--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o
glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78861 paths analyzed, 6360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.031ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2 (SLICE_X97Y114.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.526   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X93Y111.A3     net (fanout=2)        0.641   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X97Y114.CE     net (fanout=4)        1.033   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X97Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (1.244ns logic, 5.713ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y109.D2     net (fanout=13)       1.390   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y109.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y111.A6     net (fanout=2)        0.405   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X97Y114.CE     net (fanout=4)        1.033   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X97Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (1.244ns logic, 5.341ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X92Y108.D2     net (fanout=13)       1.434   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X92Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X94Y111.A1     net (fanout=2)        0.874   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X94Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X95Y111.A5     net (fanout=1)        0.180   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X97Y114.CE     net (fanout=4)        1.033   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X97Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_2
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (1.244ns logic, 5.319ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0 (SLICE_X98Y113.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.526   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X93Y111.A3     net (fanout=2)        0.641   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.244ns logic, 5.706ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y109.D2     net (fanout=13)       1.390   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y109.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y111.A6     net (fanout=2)        0.405   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.244ns logic, 5.334ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X92Y108.D2     net (fanout=13)       1.434   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X92Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X94Y111.A1     net (fanout=2)        0.874   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X94Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X95Y111.A5     net (fanout=1)        0.180   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_0
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (1.244ns logic, 5.312ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1 (SLICE_X98Y113.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X88Y111.D2     net (fanout=13)       1.526   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X88Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen2
    SLICE_X93Y111.A3     net (fanout=2)        0.641   system/eth_B.fmc2_ipb_ctrl/udp_len<1>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.244ns logic, 5.706ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y109.D2     net (fanout=13)       1.390   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y109.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y111.A6     net (fanout=2)        0.405   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X95Y111.A2     net (fanout=1)        0.715   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.244ns logic, 5.334ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.871 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A6     net (fanout=4)        0.563   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X79Y102.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X92Y108.D2     net (fanout=13)       1.434   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X92Y108.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen10
    SLICE_X94Y111.A1     net (fanout=2)        0.874   system/eth_B.fmc2_ipb_ctrl/udp_len<9>
    SLICE_X94Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X95Y111.A5     net (fanout=1)        0.180   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X95Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X92Y106.B2     net (fanout=6)        0.757   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X92Y106.BMUX   Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/udp_we
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X93Y106.A3     net (fanout=2)        0.478   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X93Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv1
    SLICE_X98Y113.CE     net (fanout=4)        1.026   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv
    SLICE_X98Y113.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txd<1>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txd_1
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (1.244ns logic, 5.312ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_8 (SLICE_X84Y85.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.688 - 0.653)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y83.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1
    SLICE_X84Y85.A5      net (fanout=14)       0.380   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
    SLICE_X84Y85.CLK     Tah         (-Th)     0.076   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_xor<8>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.022ns logic, 0.380ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (SLICE_X84Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.688 - 0.653)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.CQ      Tcko                  0.115   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3
    SLICE_X84Y85.C5      net (fanout=15)       0.370   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
    SLICE_X84Y85.CLK     Tah         (-Th)     0.076   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_xor<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.039ns logic, 0.370ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4 (SLICE_X82Y85.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.687 - 0.653)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y83.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1
    SLICE_X82Y85.B4      net (fanout=14)       0.389   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
    SLICE_X82Y85.CLK     Tah         (-Th)     0.074   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len<4>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0180[11:0]_xor<4>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/ip_len_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.024ns logic, 0.389ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6854 paths analyzed, 1087 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 (SLICE_X92Y16.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.AQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4
    SLICE_X92Y13.A3      net (fanout=2)        3.157   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>
    SLICE_X92Y13.COUT    Topcya                0.410   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (1.332ns logic, 5.629ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 5)
  Clock Path Skew:      -0.304ns (0.196 - 0.500)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y12.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2
    SLICE_X92Y12.C5      net (fanout=2)        3.024   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>
    SLICE_X92Y12.COUT    Topcyc                0.340   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (1.340ns logic, 5.496ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.BQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5
    SLICE_X92Y13.B5      net (fanout=2)        2.974   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>
    SLICE_X92Y13.COUT    Topcyb                0.406   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.140   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.328ns logic, 5.446ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17 (SLICE_X92Y16.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.921ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.AQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4
    SLICE_X92Y13.A3      net (fanout=2)        3.157   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>
    SLICE_X92Y13.COUT    Topcya                0.410   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.100   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      6.921ns (1.292ns logic, 5.629ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.304ns (0.196 - 0.500)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y12.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2
    SLICE_X92Y12.C5      net (fanout=2)        3.024   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>
    SLICE_X92Y12.COUT    Topcyc                0.340   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.100   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (1.300ns logic, 5.496ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.BQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5
    SLICE_X92Y13.B5      net (fanout=2)        2.974   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>
    SLICE_X92Y13.COUT    Topcyb                0.406   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.100   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (1.288ns logic, 5.446ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18 (SLICE_X92Y16.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.896ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.AQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_4
    SLICE_X92Y13.A3      net (fanout=2)        3.157   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>
    SLICE_X92Y13.COUT    Topcya                0.410   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<4>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.075   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      6.896ns (1.267ns logic, 5.629ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.304ns (0.196 - 0.500)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y12.CQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_2
    SLICE_X92Y12.C5      net (fanout=2)        3.024   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>
    SLICE_X92Y12.COUT    Topcyc                0.340   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<2>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X92Y13.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.075   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (1.275ns logic, 5.496ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (0.196 - 0.494)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y13.BQ      Tcko                  0.381   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_5
    SLICE_X92Y13.B5      net (fanout=2)        2.974   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>
    SLICE_X92Y13.COUT    Topcyb                0.406   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<5>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.AX      net (fanout=1)        2.472   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X92Y14.COUT    Taxcy                 0.323   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X92Y15.COUT    Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CIN     net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X92Y16.CLK     Tcinck                0.075   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (1.263ns logic, 5.446ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X59Y114.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y114.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X59Y114.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X59Y114.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X59Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y114.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X59Y114.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_12
    SLICE_X59Y114.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X59Y113.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y113.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X59Y113.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X59Y113.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y68.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X35Y66.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.593ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.230ns (1.591ns logic, 9.639ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.130ns (1.591ns logic, 9.539ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.B3      net (fanout=39)       0.345   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.BMUX    Tilo                  0.186   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X57Y88.B6      net (fanout=1)        0.235   system/ipb_fabric/N36
    SLICE_X57Y88.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (1.777ns logic, 9.335ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.230ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.230ns (1.591ns logic, 9.639ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.130ns (1.591ns logic, 9.539ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.112ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (2.381 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.B3      net (fanout=39)       0.345   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.BMUX    Tilo                  0.186   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X57Y88.B6      net (fanout=1)        0.235   system/ipb_fabric/N36
    SLICE_X57Y88.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y82.SR      net (fanout=15)       1.855   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.112ns (1.777ns logic, 9.335ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X38Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.989ns (Levels of Logic = 9)
  Clock Path Skew:      -0.159ns (2.380 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       1.614   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     10.989ns (1.591ns logic, 9.398ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.159ns (2.380 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D2      net (fanout=39)       0.872   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X58Y89.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X57Y88.C3      net (fanout=34)       0.598   system/ipb_fabric/sel<2>
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       1.614   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     10.889ns (1.591ns logic, 9.298ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.871ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (2.380 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.B3      net (fanout=39)       0.345   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.BMUX    Tilo                  0.186   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X57Y88.B6      net (fanout=1)        0.235   system/ipb_fabric/N36
    SLICE_X57Y88.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C2      net (fanout=33)       0.586   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X57Y88.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y104.B2     net (fanout=4)        2.104   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y104.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y104.A2     net (fanout=7)        0.608   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X32Y104.A5     net (fanout=7)        0.376   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X32Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X38Y82.SR      net (fanout=15)       1.614   system/sram2_if/sramInterface/_n0147
    SLICE_X38Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     10.871ns (1.777ns logic, 9.094ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X43Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/clk_31_25_C_from_glib_pll rising at 36.000ns
  Destination Clock:    system/clk_31_25_C_from_glib_pll rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y102.AQ     Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y102.A5     net (fanout=3)        0.071   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y102.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_8 (SLICE_X18Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.428 - 0.398)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8 to system/sram2_if/bist/prbsPatterGenerator/pdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.DQ      Tcko                  0.115   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_8
    SLICE_X18Y93.AX      net (fanout=1)        0.097   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
    SLICE_X18Y93.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<11>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_8
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X28Y94.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y94.DQ      Tcko                  0.098   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X28Y94.AX      net (fanout=1)        0.094   system/sram2_if/bist/write_rrr
    SLICE_X28Y94.CLK     Tckdi       (-Th)     0.089   system/sram2_if/bist/write_rr
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y68.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 212887 paths analyzed, 11652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.576ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20 (SLICE_X63Y86.A3), 544 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (1.500 - 1.552)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y91.A       Tshcko                1.343   system/eth_B.fmc2_ipb_ctrl/packet_req_len<8>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y89.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y89.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X69Y89.C2      net (fanout=3)        0.589   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X69Y89.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X62Y81.D3      net (fanout=18)       1.478   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X62Y81.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X63Y86.A3      net (fanout=1)        1.220   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<20>
    SLICE_X63Y86.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600131
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (2.455ns logic, 4.022ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.205ns (Levels of Logic = 9)
  Clock Path Skew:      -0.050ns (1.500 - 1.550)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y91.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y91.A2      net (fanout=11)       0.622   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_req_len<8>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y89.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y89.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X69Y89.C2      net (fanout=3)        0.589   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X69Y89.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X62Y81.D3      net (fanout=18)       1.478   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X62Y81.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X63Y86.A3      net (fanout=1)        1.220   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<20>
    SLICE_X63Y86.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600131
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    -------------------------------------------------  ---------------------------
    Total                                      6.205ns (1.561ns logic, 4.644ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.190ns (Levels of Logic = 8)
  Clock Path Skew:      -0.060ns (1.500 - 1.560)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y91.CMUX    Tshcko                1.493   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X71Y91.D5      net (fanout=1)        0.194   system/eth_B.fmc2_ipb_ctrl/packet_req_len<4>
    SLICE_X71Y91.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<6>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X75Y86.C2      net (fanout=5)        0.902   system/eth_B.fmc2_ipb_ctrl/moti_rdata<4>
    SLICE_X75Y86.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/err_code<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X62Y81.A3      net (fanout=18)       1.316   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<4>
    SLICE_X62Y81.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X63Y86.A3      net (fanout=1)        1.220   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<20>
    SLICE_X63Y86.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600131
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_20
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.558ns logic, 3.632ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (SLICE_X64Y87.A2), 754 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (1.486 - 1.552)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y91.A       Tshcko                1.343   system/eth_B.fmc2_ipb_ctrl/packet_req_len<8>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y89.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y89.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X69Y89.C2      net (fanout=3)        0.589   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X69Y89.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X62Y81.D3      net (fanout=18)       1.478   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X62Y81.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X64Y87.A2      net (fanout=1)        0.986   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X64Y87.CLK     Tas                   0.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (2.568ns logic, 3.788ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (1.486 - 1.550)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y91.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y91.A2      net (fanout=11)       0.622   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y91.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_req_len<8>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y89.B2      net (fanout=1)        0.735   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y89.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X69Y89.C2      net (fanout=3)        0.589   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X69Y89.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X62Y81.D3      net (fanout=18)       1.478   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X62Y81.COUT    Topcyd                0.319   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X64Y87.A2      net (fanout=1)        0.986   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X64Y87.CLK     Tas                   0.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.084ns (1.674ns logic, 4.410ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 10)
  Clock Path Skew:      -0.074ns (1.486 - 1.560)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y91.CMUX    Tshcko                1.493   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X71Y91.D5      net (fanout=1)        0.194   system/eth_B.fmc2_ipb_ctrl/packet_req_len<4>
    SLICE_X71Y91.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<6>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X75Y86.C2      net (fanout=5)        0.902   system/eth_B.fmc2_ipb_ctrl/moti_rdata<4>
    SLICE_X75Y86.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/err_code<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X62Y81.A3      net (fanout=18)       1.316   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<4>
    SLICE_X62Y81.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X62Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X62Y83.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X62Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X62Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X62Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X62Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X64Y87.A2      net (fanout=1)        0.986   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X64Y87.CLK     Tas                   0.030   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (2.671ns logic, 3.398ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0 (SLICE_X57Y80.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac (CPU)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (1.500 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    TEMAC_X0Y1.EMACPHYSYNCACQSTATUS Tmaccko_SYNC          1.019   system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
                                                                  system/eth_B.fmc2_eth/basex/v6_emac_v1_5_basex_inst/v6_emac
    SLICE_X94Y89.A3                 net (fanout=1)        0.865   user_mac_syncacqstatus<3>
    SLICE_X94Y89.A                  Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                                  system/Mmux_ipb_rst<3>11
    SLICE_X74Y85.B1                 net (fanout=114)      1.739   system/ipb_rst<3>
    SLICE_X74Y85.B                  Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_req_addr<6>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X60Y85.C1                 net (fanout=4)        1.355   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X60Y85.C                  Tilo                  0.068   user_ipb_mosi[0]_ipb_wdata<8>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CE                 net (fanout=8)        0.778   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CLK                Tceck                 0.318   system/ipb_from_masters[3]_ipb_addr<3>
                                                                  system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    ------------------------------------------------------------  ---------------------------
    Total                                                 6.278ns (1.541ns logic, 4.737ns route)
                                                                  (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.718ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (1.500 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.AQ    Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X94Y89.A6      net (fanout=1)        0.987   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_rx_r
    SLICE_X94Y89.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X74Y85.B1      net (fanout=114)      1.739   system/ipb_rst<3>
    SLICE_X74Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_req_addr<6>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X60Y85.C1      net (fanout=4)        1.355   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X60Y85.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_wdata<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CE      net (fanout=8)        0.778   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CLK     Tceck                 0.318   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (0.859ns logic, 4.859ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (1.500 - 1.537)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r to system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y102.AQ     Tcko                  0.337   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
                                                       system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X94Y89.A4      net (fanout=1)        0.896   system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/resetdone_tx_r
    SLICE_X94Y89.A       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X74Y85.B1      net (fanout=114)      1.739   system/ipb_rst<3>
    SLICE_X74Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_req_addr<6>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv41
    SLICE_X60Y85.C1      net (fanout=4)        1.355   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0429_inv4
    SLICE_X60Y85.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_wdata<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CE      net (fanout=8)        0.778   system/eth_B.fmc2_ipb_ctrl/trans/sm/_n0517_inv
    SLICE_X57Y80.CLK     Tceck                 0.318   system/ipb_from_masters[3]_ipb_addr<3>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/addr_0
    -------------------------------------------------  ---------------------------
    Total                                      5.627ns (0.859ns logic, 4.768ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.802 - 0.635)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y102.AQ            Tcko                  0.115   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRL14 net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.545ns (0.018ns logic, 0.527ns route)
                                                              (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.802 - 0.635)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y102.AQ            Tcko                  0.115   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRU14 net (fanout=4)        0.528   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.546ns (0.018ns logic, 0.528ns route)
                                                              (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat1_reg_11 (SLICE_X62Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat2_reg_11 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat2_reg_11 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y40.BQ      Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat2_reg<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat2_reg_11
    SLICE_X62Y39.BX      net (fanout=2)        0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat2_reg<11>
    SLICE_X62Y39.CLK     Tckdi       (-Th)     0.076   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat1_reg<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora2_rdbk_stat1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.190ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X36Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.938ns (1.527ns logic, 9.411ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.838ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (1.527ns logic, 9.311ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.564ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_16 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.AQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_16
    SLICE_X58Y88.D5      net (fanout=5)        0.728   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (1.527ns logic, 9.037ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X36Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.938ns (1.527ns logic, 9.411ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.838ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (1.527ns logic, 9.311ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.564ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_16 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.AQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_16
    SLICE_X58Y88.D5      net (fanout=5)        0.728   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (1.527ns logic, 9.037ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X36Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X58Y88.D1      net (fanout=5)        1.102   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.938ns (1.527ns logic, 9.411ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.838ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.CQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X58Y88.D3      net (fanout=5)        1.002   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (1.527ns logic, 9.311ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_16 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.564ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_16 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y81.AQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_16
    SLICE_X58Y88.D5      net (fanout=5)        0.728   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X58Y88.D       Tilo                  0.068   ics874003_mr_OBUF
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A3      net (fanout=2)        0.602   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X58Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X60Y92.B4      net (fanout=7)        0.789   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X60Y92.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<7>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y88.A2      net (fanout=1)        0.733   system/ipb_fabric/N01
    SLICE_X59Y88.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A1      net (fanout=39)       0.988   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y89.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<19>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B3      net (fanout=33)       0.750   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X59Y83.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X59Y83.D2      net (fanout=4)        0.488   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X59Y83.DMUX    Tilo                  0.191   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y48.B4      net (fanout=7)        1.985   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y48.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X51Y48.D4      net (fanout=7)        0.407   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X51Y48.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X36Y71.SR      net (fanout=7)        1.567   system/sram1_if/sramInterface/_n0147
    SLICE_X36Y71.CLK     Tsrck                 0.455   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (1.527ns logic, 9.037ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X43Y94.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Destination Clock:    system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y94.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y94.A5      net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y94.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_17 (SLICE_X38Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_17 (FF)
  Destination:          system/sram1_if/bist/addr_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.471 - 0.435)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_17 to system/sram1_if/bist/addr_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.BQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<19>
                                                       system/sram1_if/bist/addr_rr_17
    SLICE_X38Y70.BX      net (fanout=1)        0.100   system/sram1_if/bist/addr_rr<17>
    SLICE_X38Y70.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/addr_r<19>
                                                       system/sram1_if/bist/addr_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_19 (SLICE_X38Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_19 (FF)
  Destination:          system/sram1_if/bist/addr_r_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.471 - 0.435)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_19 to system/sram1_if/bist/addr_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.DQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<19>
                                                       system/sram1_if/bist/addr_rr_19
    SLICE_X38Y70.DX      net (fanout=1)        0.100   system/sram1_if/bist/addr_rr<19>
    SLICE_X38Y70.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/addr_r<19>
                                                       system/sram1_if/bist/addr_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X35Y66.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.228ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (SLICE_X72Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.DQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X71Y117.A1     net (fanout=2)        0.912   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.801ns logic, 2.274ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.877 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X71Y115.A6     net (fanout=1)        1.440   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.689ns logic, 2.222ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X71Y117.A3     net (fanout=2)        0.582   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.801ns logic, 1.944ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (SLICE_X72Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.DQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X71Y117.A1     net (fanout=2)        0.912   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.801ns logic, 2.274ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.877 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X71Y115.A6     net (fanout=1)        1.440   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.689ns logic, 2.222ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X71Y117.A3     net (fanout=2)        0.582   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.801ns logic, 1.944ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (SLICE_X72Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_15 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.DQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_15
    SLICE_X71Y117.A1     net (fanout=2)        0.912   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.801ns logic, 2.274ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.877 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X71Y115.A6     net (fanout=1)        1.440   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.689ns logic, 2.222ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.877 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y117.AQ     Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X71Y117.A3     net (fanout=2)        0.582   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X71Y117.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X71Y115.A3     net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X71Y115.A      Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X72Y119.CE     net (fanout=4)        0.782   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X72Y119.CLK    Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.801ns logic, 1.944ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X60Y118.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y118.CQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    SLICE_X60Y118.BI     net (fanout=4)        0.105   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<14>
    SLICE_X60Y118.CLK    Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.012ns logic, 0.105ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X70Y118.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.440 - 0.401)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y118.AQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X70Y118.BI     net (fanout=4)        0.117   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X70Y118.CLK    Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.029ns logic, 0.117ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X70Y118.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.440 - 0.401)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y118.CQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X70Y118.CI     net (fanout=4)        0.122   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X70Y118.CLK    Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.030ns logic, 0.122ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y113.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.067ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y103.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D3      net (fanout=5)        1.015   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.DMUX    Tilo                  0.190   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y94.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.824ns logic, 1.243ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    30.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y92.AQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D1      net (fanout=356)      0.921   user_reset
    SLICE_X78Y95.DMUX    Tilo                  0.196   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y94.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.830ns logic, 1.149ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.103ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y103.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D3      net (fanout=5)        1.015   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.D       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.477   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.405ns logic, 1.492ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.197ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y92.AQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D1      net (fanout=356)      0.921   user_reset
    SLICE_X78Y95.D       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.477   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.405ns logic, 1.398ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y92.AQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D1      net (fanout=356)      0.361   user_reset
    SLICE_X78Y95.DMUX    Tilo                  0.077   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.087   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y94.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.250ns logic, 0.448ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y103.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D3      net (fanout=5)        0.459   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.DMUX    Tilo                  0.081   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.087   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y94.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.254ns logic, 0.546ns route)
                                                       (31.8% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.686ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y92.AQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D1      net (fanout=356)      0.361   user_reset
    SLICE_X78Y95.D       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.193   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.132ns logic, 0.554ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.784ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.784ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y103.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D3      net (fanout=5)        0.459   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.D       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.193   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.132ns logic, 0.652ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.031ns|            0|            0|            0|       426718|
| TS_clk125_2_n                 |      8.000ns|      7.031ns|      6.894ns|            0|            0|        78861|       347853|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     11.593ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     27.576ns|          N/A|            0|            0|       212887|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     11.190ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      2.067ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.067ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.368ns|            0|            0|            0|         8776|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.368ns|            0|            0|         6854|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.228ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.593|    7.276|    6.872|    6.554|
clk125_2_p     |   11.593|    7.276|    6.872|    6.554|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.593|    7.276|    6.872|    6.554|
clk125_2_p     |   11.593|    7.276|    6.872|    6.554|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    7.294|         |         |         |
xpoint1_clk1_p |    7.294|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    7.294|         |         |         |
xpoint1_clk1_p |    7.294|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435494 paths, 0 nets, and 28173 connections

Design statistics:
   Minimum period:  27.576ns{1}   (Maximum frequency:  36.263MHz)
   Maximum path delay from/to any node:   2.067ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 18 16:16:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 633 MB



