INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/frame_buffer/sim/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
