JDF B
// Created by Version 1.4 
PROJECT Laboratorinis_1_10_24
DESIGN laboratorinis_1_10_24 Normal
DEVKIT LC4064V-75T48C
ENTRY ABEL/Schematic
MODULE 1_variantas.sch
MODSTYLE 1_variantas.sch Normal
MODULE 2_variantas.sch
MODSTYLE 2_variantas.sch Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE 1_variantas.sch
