[INF:CM0023] Creating log file ../../build/tests/UnsignedParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<170> s<169> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:15>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<169> c<7> s<168> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<top> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:11>
n<> u<11> t<Port> p<12> l<4:12> el<4:12>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:11> el<4:13>
n<> u<13> t<Module_nonansi_header> p<167> c<9> s<41> l<4:1> el<4:14>
n<> u<14> t<Signing_Signed> p<25> s<24> l<5:14> el<5:20>
n<63> u<15> t<IntConst> p<16> l<5:22> el<5:24>
n<> u<16> t<Primary_literal> p<17> c<15> l<5:22> el<5:24>
n<> u<17> t<Constant_primary> p<18> c<16> l<5:22> el<5:24>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<5:22> el<5:24>
n<0> u<19> t<IntConst> p<20> l<5:25> el<5:26>
n<> u<20> t<Primary_literal> p<21> c<19> l<5:25> el<5:26>
n<> u<21> t<Constant_primary> p<22> c<20> l<5:25> el<5:26>
n<> u<22> t<Constant_expression> p<23> c<21> l<5:25> el<5:26>
n<> u<23> t<Constant_range> p<24> c<18> l<5:22> el<5:26>
n<> u<24> t<Packed_dimension> p<25> c<23> l<5:21> el<5:27>
n<> u<25> t<Data_type_or_implicit> p<35> c<14> s<34> l<5:14> el<5:27>
n<n> u<26> t<StringConst> p<33> s<32> l<5:28> el<5:29>
n<32'h8000_0000> u<27> t<IntConst> p<28> l<5:32> el<5:45>
n<> u<28> t<Primary_literal> p<29> c<27> l<5:32> el<5:45>
n<> u<29> t<Constant_primary> p<30> c<28> l<5:32> el<5:45>
n<> u<30> t<Constant_expression> p<31> c<29> l<5:32> el<5:45>
n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<5:32> el<5:45>
n<> u<32> t<Constant_param_expression> p<33> c<31> l<5:32> el<5:45>
n<> u<33> t<Param_assignment> p<34> c<26> l<5:28> el<5:45>
n<> u<34> t<List_of_param_assignments> p<35> c<33> l<5:28> el<5:45>
n<> u<35> t<Local_parameter_declaration> p<36> c<25> l<5:3> el<5:45>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5:3> el<5:46>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<5:3> el<5:46>
n<> u<38> t<Module_common_item> p<39> c<37> l<5:3> el<5:46>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<5:3> el<5:46>
n<> u<40> t<Non_port_module_item> p<41> c<39> l<5:3> el<5:46>
n<> u<41> t<Module_item> p<167> c<40> s<75> l<5:3> el<5:46>
n<> u<42> t<Signing_Signed> p<53> s<52> l<6:14> el<6:20>
n<63> u<43> t<IntConst> p<44> l<6:22> el<6:24>
n<> u<44> t<Primary_literal> p<45> c<43> l<6:22> el<6:24>
n<> u<45> t<Constant_primary> p<46> c<44> l<6:22> el<6:24>
n<> u<46> t<Constant_expression> p<51> c<45> s<50> l<6:22> el<6:24>
n<0> u<47> t<IntConst> p<48> l<6:25> el<6:26>
n<> u<48> t<Primary_literal> p<49> c<47> l<6:25> el<6:26>
n<> u<49> t<Constant_primary> p<50> c<48> l<6:25> el<6:26>
n<> u<50> t<Constant_expression> p<51> c<49> l<6:25> el<6:26>
n<> u<51> t<Constant_range> p<52> c<46> l<6:22> el<6:26>
n<> u<52> t<Packed_dimension> p<53> c<51> l<6:21> el<6:27>
n<> u<53> t<Data_type_or_implicit> p<69> c<42> s<68> l<6:14> el<6:27>
n<n2> u<54> t<StringConst> p<67> s<66> l<6:28> el<6:30>
n<n> u<55> t<StringConst> p<56> l<6:33> el<6:34>
n<> u<56> t<Primary_literal> p<57> c<55> l<6:33> el<6:34>
n<> u<57> t<Constant_primary> p<58> c<56> l<6:33> el<6:34>
n<> u<58> t<Constant_expression> p<64> c<57> s<63> l<6:33> el<6:34>
n<> u<59> t<Number_1Tickb1> p<60> l<6:37> el<6:41>
n<> u<60> t<Primary_literal> p<61> c<59> l<6:37> el<6:41>
n<> u<61> t<Constant_primary> p<62> c<60> l<6:37> el<6:41>
n<> u<62> t<Constant_expression> p<64> c<61> l<6:37> el<6:41>
n<> u<63> t<BinOp_Plus> p<64> s<62> l<6:35> el<6:36>
n<> u<64> t<Constant_expression> p<65> c<58> l<6:33> el<6:41>
n<> u<65> t<Constant_mintypmax_expression> p<66> c<64> l<6:33> el<6:41>
n<> u<66> t<Constant_param_expression> p<67> c<65> l<6:33> el<6:41>
n<> u<67> t<Param_assignment> p<68> c<54> l<6:28> el<6:41>
n<> u<68> t<List_of_param_assignments> p<69> c<67> l<6:28> el<6:41>
n<> u<69> t<Local_parameter_declaration> p<70> c<53> l<6:3> el<6:41>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<6:3> el<6:42>
n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<6:3> el<6:42>
n<> u<72> t<Module_common_item> p<73> c<71> l<6:3> el<6:42>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<6:3> el<6:42>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<6:3> el<6:42>
n<> u<75> t<Module_item> p<167> c<74> s<103> l<6:3> el<6:42>
n<> u<76> t<Signing_Signed> p<87> s<86> l<7:14> el<7:20>
n<63> u<77> t<IntConst> p<78> l<7:22> el<7:24>
n<> u<78> t<Primary_literal> p<79> c<77> l<7:22> el<7:24>
n<> u<79> t<Constant_primary> p<80> c<78> l<7:22> el<7:24>
n<> u<80> t<Constant_expression> p<85> c<79> s<84> l<7:22> el<7:24>
n<0> u<81> t<IntConst> p<82> l<7:25> el<7:26>
n<> u<82> t<Primary_literal> p<83> c<81> l<7:25> el<7:26>
n<> u<83> t<Constant_primary> p<84> c<82> l<7:25> el<7:26>
n<> u<84> t<Constant_expression> p<85> c<83> l<7:25> el<7:26>
n<> u<85> t<Constant_range> p<86> c<80> l<7:22> el<7:26>
n<> u<86> t<Packed_dimension> p<87> c<85> l<7:21> el<7:27>
n<> u<87> t<Data_type_or_implicit> p<97> c<76> s<96> l<7:14> el<7:27>
n<n3> u<88> t<StringConst> p<95> s<94> l<7:28> el<7:30>
n<64'h8FFF_FFFF_FFFF_0000> u<89> t<IntConst> p<90> l<7:33> el<7:56>
n<> u<90> t<Primary_literal> p<91> c<89> l<7:33> el<7:56>
n<> u<91> t<Constant_primary> p<92> c<90> l<7:33> el<7:56>
n<> u<92> t<Constant_expression> p<93> c<91> l<7:33> el<7:56>
n<> u<93> t<Constant_mintypmax_expression> p<94> c<92> l<7:33> el<7:56>
n<> u<94> t<Constant_param_expression> p<95> c<93> l<7:33> el<7:56>
n<> u<95> t<Param_assignment> p<96> c<88> l<7:28> el<7:56>
n<> u<96> t<List_of_param_assignments> p<97> c<95> l<7:28> el<7:56>
n<> u<97> t<Local_parameter_declaration> p<98> c<87> l<7:3> el<7:56>
n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<7:3> el<7:57>
n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<7:3> el<7:57>
n<> u<100> t<Module_common_item> p<101> c<99> l<7:3> el<7:57>
n<> u<101> t<Module_or_generate_item> p<102> c<100> l<7:3> el<7:57>
n<> u<102> t<Non_port_module_item> p<103> c<101> l<7:3> el<7:57>
n<> u<103> t<Module_item> p<167> c<102> s<137> l<7:3> el<7:57>
n<> u<104> t<Signing_Signed> p<115> s<114> l<8:14> el<8:20>
n<63> u<105> t<IntConst> p<106> l<8:22> el<8:24>
n<> u<106> t<Primary_literal> p<107> c<105> l<8:22> el<8:24>
n<> u<107> t<Constant_primary> p<108> c<106> l<8:22> el<8:24>
n<> u<108> t<Constant_expression> p<113> c<107> s<112> l<8:22> el<8:24>
n<0> u<109> t<IntConst> p<110> l<8:25> el<8:26>
n<> u<110> t<Primary_literal> p<111> c<109> l<8:25> el<8:26>
n<> u<111> t<Constant_primary> p<112> c<110> l<8:25> el<8:26>
n<> u<112> t<Constant_expression> p<113> c<111> l<8:25> el<8:26>
n<> u<113> t<Constant_range> p<114> c<108> l<8:22> el<8:26>
n<> u<114> t<Packed_dimension> p<115> c<113> l<8:21> el<8:27>
n<> u<115> t<Data_type_or_implicit> p<131> c<104> s<130> l<8:14> el<8:27>
n<n4> u<116> t<StringConst> p<129> s<128> l<8:28> el<8:30>
n<n3> u<117> t<StringConst> p<118> l<8:33> el<8:35>
n<> u<118> t<Primary_literal> p<119> c<117> l<8:33> el<8:35>
n<> u<119> t<Constant_primary> p<120> c<118> l<8:33> el<8:35>
n<> u<120> t<Constant_expression> p<126> c<119> s<125> l<8:33> el<8:35>
n<64'h0000_0000_0000_FFFF> u<121> t<IntConst> p<122> l<8:38> el<8:61>
n<> u<122> t<Primary_literal> p<123> c<121> l<8:38> el<8:61>
n<> u<123> t<Constant_primary> p<124> c<122> l<8:38> el<8:61>
n<> u<124> t<Constant_expression> p<126> c<123> l<8:38> el<8:61>
n<> u<125> t<BinOp_Plus> p<126> s<124> l<8:36> el<8:37>
n<> u<126> t<Constant_expression> p<127> c<120> l<8:33> el<8:61>
n<> u<127> t<Constant_mintypmax_expression> p<128> c<126> l<8:33> el<8:61>
n<> u<128> t<Constant_param_expression> p<129> c<127> l<8:33> el<8:61>
n<> u<129> t<Param_assignment> p<130> c<116> l<8:28> el<8:61>
n<> u<130> t<List_of_param_assignments> p<131> c<129> l<8:28> el<8:61>
n<> u<131> t<Local_parameter_declaration> p<132> c<115> l<8:3> el<8:61>
n<> u<132> t<Package_or_generate_item_declaration> p<133> c<131> l<8:3> el<8:62>
n<> u<133> t<Module_or_generate_item_declaration> p<134> c<132> l<8:3> el<8:62>
n<> u<134> t<Module_common_item> p<135> c<133> l<8:3> el<8:62>
n<> u<135> t<Module_or_generate_item> p<136> c<134> l<8:3> el<8:62>
n<> u<136> t<Non_port_module_item> p<137> c<135> l<8:3> el<8:62>
n<> u<137> t<Module_item> p<167> c<136> s<166> l<8:3> el<8:62>
n<n4> u<138> t<StringConst> p<139> l<9:7> el<9:9>
n<> u<139> t<Primary_literal> p<140> c<138> l<9:7> el<9:9>
n<> u<140> t<Constant_primary> p<141> c<139> l<9:7> el<9:9>
n<> u<141> t<Constant_expression> p<147> c<140> s<146> l<9:7> el<9:9>
n<10376293541461622783> u<142> t<IntConst> p<143> l<9:13> el<9:33>
n<> u<143> t<Primary_literal> p<144> c<142> l<9:13> el<9:33>
n<> u<144> t<Constant_primary> p<145> c<143> l<9:13> el<9:33>
n<> u<145> t<Constant_expression> p<147> c<144> l<9:13> el<9:33>
n<> u<146> t<BinOp_Equiv> p<147> s<145> l<9:10> el<9:12>
n<> u<147> t<Constant_expression> p<161> c<141> s<159> l<9:7> el<9:33>
n<GOOD> u<148> t<StringConst> p<154> s<153> l<10:4> el<10:8>
n<good> u<149> t<StringConst> p<150> l<10:9> el<10:13>
n<> u<150> t<Name_of_instance> p<153> c<149> s<152> l<10:9> el<10:13>
n<> u<151> t<Ordered_port_connection> p<152> l<10:14> el<10:14>
n<> u<152> t<List_of_port_connections> p<153> c<151> l<10:14> el<10:14>
n<> u<153> t<Hierarchical_instance> p<154> c<150> l<10:9> el<10:15>
n<> u<154> t<Module_instantiation> p<155> c<148> l<10:4> el<10:16>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<10:4> el<10:16>
n<> u<156> t<Generate_item> p<157> c<155> l<10:4> el<10:16>
n<> u<157> t<Generate_block> p<159> c<156> s<158> l<10:4> el<10:16>
n<> u<158> t<End> p<159> l<11:3> el<11:6>
n<> u<159> t<Generate_block> p<161> c<157> l<9:35> el<11:6>
n<> u<160> t<IF> p<161> s<147> l<9:3> el<9:5>
n<> u<161> t<If_generate_construct> p<162> c<160> l<9:3> el<11:6>
n<> u<162> t<Conditional_generate_construct> p<163> c<161> l<9:3> el<11:6>
n<> u<163> t<Module_common_item> p<164> c<162> l<9:3> el<11:6>
n<> u<164> t<Module_or_generate_item> p<165> c<163> l<9:3> el<11:6>
n<> u<165> t<Non_port_module_item> p<166> c<164> l<9:3> el<11:6>
n<> u<166> t<Module_item> p<167> c<165> l<9:3> el<11:6>
n<> u<167> t<Module_declaration> p<168> c<13> l<4:1> el<12:10>
n<> u<168> t<Description> p<169> c<167> l<4:1> el<12:10>
n<> u<169> t<Source_text> p<170> c<8> l<1:1> el<12:10>
n<> u<170> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:4:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:4:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:9:3: Compile generate block "work@top.genblk1".

[NTE:EL0503] dut.sv:4:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/UnsignedParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/UnsignedParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/UnsignedParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:1:1: , endln:2:10, parent:work@top
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
    |HEX:80000000
    |vpiTypespec:
    \_int_typespec: , line:5:14, endln:5:20, parent:work@top.n
      |vpiParent:
      \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:5:22, endln:5:26
        |vpiLeftRange:
        \_constant: , line:5:22, endln:5:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:5:22, endln:5:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:25, endln:5:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:5:22, endln:5:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParameter:
  \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:6:14, endln:6:20, parent:work@top.n2
      |vpiParent:
      \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:6:22, endln:6:26
        |vpiLeftRange:
        \_constant: , line:6:22, endln:6:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:6:22, endln:6:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:25, endln:6:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:6:22, endln:6:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:n2
    |vpiFullName:work@top.n2
  |vpiParameter:
  \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
    |HEX:8FFFFFFFFFFF0000
    |vpiTypespec:
    \_int_typespec: , line:7:14, endln:7:20, parent:work@top.n3
      |vpiParent:
      \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:7:22, endln:7:26
        |vpiLeftRange:
        \_constant: , line:7:22, endln:7:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:7:22, endln:7:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:7:22, endln:7:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:n3
    |vpiFullName:work@top.n3
  |vpiParameter:
  \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:20, parent:work@top.n4
      |vpiParent:
      \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:8:22, endln:8:26
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:8:22, endln:8:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:8:22, endln:8:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:n4
    |vpiFullName:work@top.n4
  |vpiParamAssign:
  \_param_assign: , line:5:28, endln:5:45, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiRhs:
    \_constant: , line:5:32, endln:5:45
      |vpiDecompile:32'h8000_0000
      |vpiSize:64
      |HEX:80000000
      |vpiTypespec:
      \_int_typespec: , line:5:14, endln:5:20, parent:work@top.n
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:6:28, endln:6:41, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiRhs:
    \_operation: , line:6:33, endln:6:41
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (n), line:6:33, endln:6:34
        |vpiParent:
        \_operation: , line:6:33, endln:6:41
        |vpiName:n
      |vpiOperand:
      \_constant: , line:6:37, endln:6:41
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiParent:
        \_operation: , line:6:33, endln:6:41
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:56, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiRhs:
    \_constant: , line:7:33, endln:7:56
      |vpiDecompile:64'h8FFF_FFFF_FFFF_0000
      |vpiSize:64
      |HEX:8FFFFFFFFFFF0000
      |vpiTypespec:
      \_int_typespec: , line:7:14, endln:7:20, parent:work@top.n3
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:61, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10, parent:work@top
    |vpiRhs:
    \_operation: , line:8:33, endln:8:61
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (n3), line:8:33, endln:8:35
        |vpiParent:
        \_operation: , line:8:33, endln:8:61
        |vpiName:n3
      |vpiOperand:
      \_constant: , line:8:38, endln:8:61
        |vpiDecompile:64'h0000_0000_0000_FFFF
        |vpiSize:64
        |HEX:000000000000FFFF
        |vpiParent:
        \_operation: , line:8:33, endln:8:61
        |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:4:1: , endln:12:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
    |HEX:80000000
    |vpiTypespec:
    \_int_typespec: , line:5:14, endln:5:20, parent:work@top.n
      |vpiParent:
      \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:5:22, endln:5:26
        |vpiParent:
        \_int_typespec: , line:5:14, endln:5:20, parent:work@top.n
        |vpiLeftRange:
        \_constant: , line:5:22, endln:5:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:5:22, endln:5:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:25, endln:5:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:5:22, endln:5:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParameter:
  \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:6:14, endln:6:20, parent:work@top.n2
      |vpiParent:
      \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:6:22, endln:6:26
        |vpiParent:
        \_int_typespec: , line:6:14, endln:6:20, parent:work@top.n2
        |vpiLeftRange:
        \_constant: , line:6:22, endln:6:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:6:22, endln:6:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:25, endln:6:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:6:22, endln:6:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiLocalParam:1
    |vpiName:n2
    |vpiFullName:work@top.n2
  |vpiParameter:
  \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
    |HEX:8FFFFFFFFFFF0000
    |vpiTypespec:
    \_int_typespec: , line:7:14, endln:7:20, parent:work@top.n3
      |vpiParent:
      \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:7:22, endln:7:26
        |vpiParent:
        \_int_typespec: , line:7:14, endln:7:20, parent:work@top.n3
        |vpiLeftRange:
        \_constant: , line:7:22, endln:7:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:7:22, endln:7:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:7:22, endln:7:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiLocalParam:1
    |vpiName:n3
    |vpiFullName:work@top.n3
  |vpiParameter:
  \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:20, parent:work@top.n4
      |vpiParent:
      \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:8:22, endln:8:26
        |vpiParent:
        \_int_typespec: , line:8:14, endln:8:20, parent:work@top.n4
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:8:22, endln:8:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:8:22, endln:8:26
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiLocalParam:1
    |vpiName:n4
    |vpiFullName:work@top.n4
  |vpiParamAssign:
  \_param_assign: , line:5:28, endln:5:45, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiRhs:
    \_constant: , line:5:32, endln:5:45
      |vpiDecompile:64'h80000000
      |vpiSize:64
      |HEX:80000000
      |vpiTypespec:
      \_int_typespec: , line:5:14, endln:5:20, parent:work@top.n
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:5:28, endln:5:29, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:6:28, endln:6:41, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiRhs:
    \_constant: , line:6:33, endln:6:41
      |vpiDecompile:2147483649
      |vpiSize:64
      |UINT:2147483649
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:20, parent:work@top.n2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.n2), line:6:28, endln:6:30, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:7:28, endln:7:56, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:56
      |vpiDecompile:64'h8FFFFFFFFFFF0000
      |vpiSize:64
      |HEX:8FFFFFFFFFFF0000
      |vpiTypespec:
      \_int_typespec: , line:7:14, endln:7:20, parent:work@top.n3
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n3), line:7:28, endln:7:30, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:8:28, endln:8:61, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:61
      |vpiDecompile:10376293541461622783
      |vpiSize:64
      |UINT:10376293541461622783
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:20, parent:work@top.n4
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.n4), line:8:28, endln:8:30, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:9:3, endln:11:6, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:4:1: , endln:12:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), parent:work@top.genblk1
      |vpiFullName:work@top.genblk1
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:9:3, endln:11:6, parent:work@top
      |vpiModule:
      \_module: work@GOOD (work@top.genblk1.good) dut.sv:10:4: , endln:10:16, parent:work@top.genblk1
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
        |vpiParent:
        \_gen_scope: (work@top.genblk1), parent:work@top.genblk1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

