<stg><name>MADCpt<2048, 3, ap_int<16> ></name>


<trans_list>

<trans id="201" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %sorted_list_R_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sorted_list_R_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %sorted_list_I_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sorted_list_I_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %RDRi_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RDRi_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %RDIi_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="RDIi_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %deviation_list_R_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="deviation_list_R_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %deviation_list_I_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="deviation_list_I_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %sorted_deviated_list_R_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sorted_deviated_list_R_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %sorted_deviated_list_I_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sorted_deviated_list_I_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %MRo_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="MRo_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %MIo_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="MIo_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:27 %call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:28 %empty_338 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:29 %call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:29 %call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:30 %call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:31 %median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V

]]></Node>
<StgValue><ssdm name="median_R_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:30 %call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:31 %median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V

]]></Node>
<StgValue><ssdm name="median_R_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:32 %median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V

]]></Node>
<StgValue><ssdm name="median_I_V"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:33 %call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:32 %median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V

]]></Node>
<StgValue><ssdm name="median_I_V"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:33 %call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:34 %call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:35 %call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:34 %call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:35 %call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:37 %op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V

]]></Node>
<StgValue><ssdm name="op_V_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:37 %op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V

]]></Node>
<StgValue><ssdm name="op_V_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="65" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:83 %op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V

]]></Node>
<StgValue><ssdm name="op_V_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="66" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:83 %op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V

]]></Node>
<StgValue><ssdm name="op_V_2_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="67" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
entry:38 %sext_ln1617 = sext i16 %op_V_i

]]></Node>
<StgValue><ssdm name="sext_ln1617"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:39 %conv_i_i = sitodp i32 %sext_ln1617

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
entry:84 %sext_ln1617_1 = sext i16 %op_V_2_i

]]></Node>
<StgValue><ssdm name="sext_ln1617_1"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
entry:85 %conv_i1_i = sitodp i32 %sext_ln1617_1

]]></Node>
<StgValue><ssdm name="conv_i1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:39 %conv_i_i = sitodp i32 %sext_ln1617

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
entry:85 %conv_i1_i = sitodp i32 %sext_ln1617_1

]]></Node>
<StgValue><ssdm name="conv_i1_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="73" st_id="17" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:39 %conv_i_i = sitodp i32 %sext_ln1617

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
entry:85 %conv_i1_i = sitodp i32 %sext_ln1617_1

]]></Node>
<StgValue><ssdm name="conv_i1_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="75" st_id="18" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:39 %conv_i_i = sitodp i32 %sext_ln1617

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="76" st_id="18" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
entry:85 %conv_i1_i = sitodp i32 %sext_ln1617_1

]]></Node>
<StgValue><ssdm name="conv_i1_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="77" st_id="19" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:39 %conv_i_i = sitodp i32 %sext_ln1617

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
entry:85 %conv_i1_i = sitodp i32 %sext_ln1617_1

]]></Node>
<StgValue><ssdm name="conv_i1_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="79" st_id="20" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="81" st_id="21" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="82" st_id="21" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="83" st_id="22" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="84" st_id="22" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="85" st_id="23" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="86" st_id="23" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="87" st_id="24" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="89" st_id="25" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %val = dmul i64 %conv_i_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="90" st_id="25" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:86 %val_1 = dmul i64 %conv_i1_i, i64 1.4826

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="91" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
entry:41 %reg = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="64">
<![CDATA[
entry:42 %trunc_ln337 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln337"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:43 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="11">
<![CDATA[
entry:45 %zext_ln342 = zext i11 %exp

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %median_absolute_deviation_R_V = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V"/></StgValue>
</operation>

<operation id="97" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:50 %icmp_ln354 = icmp_eq  i63 %trunc_ln337, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:51 %sh_amt = sub i12 1075, i12 %zext_ln342

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="12">
<![CDATA[
entry:52 %trunc_ln357 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="100" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:53 %icmp_ln358 = icmp_eq  i11 %exp, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln358"/></StgValue>
</operation>

<operation id="101" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:54 %icmp_ln360 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="102" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:55 %icmp_ln361 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="103" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:56 %sh_amt_3 = sub i10 0, i10 %trunc_ln357

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="104" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_3, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:58 %icmp_ln379 = icmp_eq  i6 %tmp, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %or_ln358 = or i1 %icmp_ln354, i1 %icmp_ln358

]]></Node>
<StgValue><ssdm name="or_ln358"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %xor_ln358 = xor i1 %or_ln358, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln358"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:67 %and_ln360 = and i1 %icmp_ln360, i1 %xor_ln358

]]></Node>
<StgValue><ssdm name="and_ln360"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:70 %or_ln360 = or i1 %or_ln358, i1 %icmp_ln360

]]></Node>
<StgValue><ssdm name="or_ln360"/></StgValue>
</operation>

<operation id="110" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %xor_ln360 = xor i1 %or_ln360, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln360"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %and_ln379 = and i1 %icmp_ln379, i1 %xor_ln360

]]></Node>
<StgValue><ssdm name="and_ln379"/></StgValue>
</operation>

<operation id="112" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
entry:87 %reg_1 = bitcast i64 %val_1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="63" op_0_bw="64">
<![CDATA[
entry:88 %trunc_ln337_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln337_1"/></StgValue>
</operation>

<operation id="114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:89 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_1"/></StgValue>
</operation>

<operation id="116" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="11">
<![CDATA[
entry:91 %zext_ln342_1 = zext i11 %exp_1

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="117" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:93 %median_absolute_deviation_I_V = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V"/></StgValue>
</operation>

<operation id="118" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:96 %icmp_ln354_1 = icmp_eq  i63 %trunc_ln337_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln354_1"/></StgValue>
</operation>

<operation id="119" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:97 %sh_amt_4 = sub i12 1075, i12 %zext_ln342_1

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="12">
<![CDATA[
entry:98 %trunc_ln357_1 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln357_1"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:99 %icmp_ln358_1 = icmp_eq  i11 %exp_1, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln358_1"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:100 %icmp_ln360_1 = icmp_sgt  i12 %sh_amt_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln360_1"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:101 %icmp_ln361_1 = icmp_slt  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln361_1"/></StgValue>
</operation>

<operation id="124" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:102 %sh_amt_5 = sub i10 0, i10 %trunc_ln357_1

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="125" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:103 %tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_5, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="126" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:104 %icmp_ln379_1 = icmp_eq  i6 %tmp_37, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln379_1"/></StgValue>
</operation>

<operation id="127" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:111 %or_ln358_1 = or i1 %icmp_ln354_1, i1 %icmp_ln358_1

]]></Node>
<StgValue><ssdm name="or_ln358_1"/></StgValue>
</operation>

<operation id="128" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:112 %xor_ln358_1 = xor i1 %or_ln358_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln358_1"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:113 %and_ln360_1 = and i1 %icmp_ln360_1, i1 %xor_ln358_1

]]></Node>
<StgValue><ssdm name="and_ln360_1"/></StgValue>
</operation>

<operation id="130" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:116 %or_ln360_1 = or i1 %or_ln358_1, i1 %icmp_ln360_1

]]></Node>
<StgValue><ssdm name="or_ln360_1"/></StgValue>
</operation>

<operation id="131" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:117 %xor_ln360_1 = xor i1 %or_ln360_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln360_1"/></StgValue>
</operation>

<operation id="132" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:118 %and_ln379_1 = and i1 %icmp_ln379_1, i1 %xor_ln360_1

]]></Node>
<StgValue><ssdm name="and_ln379_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="52" op_0_bw="64">
<![CDATA[
entry:46 %trunc_ln346 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln346"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry:48 %p_Result_16 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="53">
<![CDATA[
entry:49 %zext_ln351 = zext i53 %p_Result_16

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="12">
<![CDATA[
entry:59 %trunc_ln363 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln363"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="6">
<![CDATA[
entry:60 %zext_ln363 = zext i6 %trunc_ln363

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:61 %lshr_ln363 = lshr i54 %zext_ln351, i54 %zext_ln363

]]></Node>
<StgValue><ssdm name="lshr_ln363"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="54">
<![CDATA[
entry:62 %median_absolute_deviation_R_V_1 = trunc i54 %lshr_ln363

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_1"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="10">
<![CDATA[
entry:63 %sh_amt_3cast = zext i10 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sh_amt_3cast"/></StgValue>
</operation>

<operation id="141" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:64 %shl_ln381 = shl i16 %median_absolute_deviation_R_V, i16 %sh_amt_3cast

]]></Node>
<StgValue><ssdm name="shl_ln381"/></StgValue>
</operation>

<operation id="142" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:68 %and_ln361 = and i1 %and_ln360, i1 %icmp_ln361

]]></Node>
<StgValue><ssdm name="and_ln361"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:69 %median_absolute_deviation_R_V_3 = select i1 %and_ln361, i16 %median_absolute_deviation_R_V_1, i16 0

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_3"/></StgValue>
</operation>

<operation id="144" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:73 %median_absolute_deviation_R_V_4 = select i1 %and_ln379, i16 %shl_ln381, i16 %median_absolute_deviation_R_V_3

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_4"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %xor_ln361 = xor i1 %icmp_ln361, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln361"/></StgValue>
</operation>

<operation id="146" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:75 %and_ln361_3 = and i1 %and_ln360, i1 %xor_ln361

]]></Node>
<StgValue><ssdm name="and_ln361_3"/></StgValue>
</operation>

<operation id="147" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:76 %or_ln361 = or i1 %and_ln361_3, i1 %icmp_ln354

]]></Node>
<StgValue><ssdm name="or_ln361"/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:77 %median_absolute_deviation_R_V_5 = select i1 %or_ln361, i16 0, i16 %median_absolute_deviation_R_V_4

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_5"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="64">
<![CDATA[
entry:92 %trunc_ln346_1 = trunc i64 %reg_1

]]></Node>
<StgValue><ssdm name="trunc_ln346_1"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry:94 %p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346_1

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="53">
<![CDATA[
entry:95 %zext_ln351_1 = zext i53 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="12">
<![CDATA[
entry:105 %trunc_ln363_1 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln363_1"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="54" op_0_bw="6">
<![CDATA[
entry:106 %zext_ln363_1 = zext i6 %trunc_ln363_1

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:107 %lshr_ln363_1 = lshr i54 %zext_ln351_1, i54 %zext_ln363_1

]]></Node>
<StgValue><ssdm name="lshr_ln363_1"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="54">
<![CDATA[
entry:108 %median_absolute_deviation_I_V_1 = trunc i54 %lshr_ln363_1

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_1"/></StgValue>
</operation>

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
entry:109 %sh_amt_5cast = zext i10 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sh_amt_5cast"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:110 %shl_ln381_1 = shl i16 %median_absolute_deviation_I_V, i16 %sh_amt_5cast

]]></Node>
<StgValue><ssdm name="shl_ln381_1"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:114 %and_ln361_4 = and i1 %and_ln360_1, i1 %icmp_ln361_1

]]></Node>
<StgValue><ssdm name="and_ln361_4"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln379_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:115 %median_absolute_deviation_I_V_3 = select i1 %and_ln361_4, i16 %median_absolute_deviation_I_V_1, i16 0

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_3"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:119 %median_absolute_deviation_I_V_4 = select i1 %and_ln379_1, i16 %shl_ln381_1, i16 %median_absolute_deviation_I_V_3

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_4"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:120 %xor_ln361_1 = xor i1 %icmp_ln361_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln361_1"/></StgValue>
</operation>

<operation id="162" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:121 %and_ln361_5 = and i1 %and_ln360_1, i1 %xor_ln361_1

]]></Node>
<StgValue><ssdm name="and_ln361_5"/></StgValue>
</operation>

<operation id="163" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:122 %or_ln361_1 = or i1 %and_ln361_5, i1 %icmp_ln354_1

]]></Node>
<StgValue><ssdm name="or_ln361_1"/></StgValue>
</operation>

<operation id="164" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:123 %median_absolute_deviation_I_V_5 = select i1 %or_ln361_1, i16 0, i16 %median_absolute_deviation_I_V_4

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="165" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:78 %xor_ln354 = xor i1 %icmp_ln354, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln354"/></StgValue>
</operation>

<operation id="166" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:79 %and_ln358 = and i1 %icmp_ln358, i1 %xor_ln354

]]></Node>
<StgValue><ssdm name="and_ln358"/></StgValue>
</operation>

<operation id="167" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:80 %median_absolute_deviation_R_V_6 = select i1 %and_ln358, i16 %median_absolute_deviation_R_V, i16 %median_absolute_deviation_R_V_5

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_6"/></StgValue>
</operation>

<operation id="168" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:81 %median_absolute_deviation_R_V_7 = sub i16 0, i16 %median_absolute_deviation_R_V_6

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_7"/></StgValue>
</operation>

<operation id="169" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:82 %median_absolute_deviation_R_V_8 = select i1 %p_Result_s, i16 %median_absolute_deviation_R_V_7, i16 %median_absolute_deviation_R_V_6

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_R_V_8"/></StgValue>
</operation>

<operation id="170" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:124 %xor_ln354_1 = xor i1 %icmp_ln354_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln354_1"/></StgValue>
</operation>

<operation id="171" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:125 %and_ln358_1 = and i1 %icmp_ln358_1, i1 %xor_ln354_1

]]></Node>
<StgValue><ssdm name="and_ln358_1"/></StgValue>
</operation>

<operation id="172" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:126 %median_absolute_deviation_I_V_6 = select i1 %and_ln358_1, i16 %median_absolute_deviation_I_V, i16 %median_absolute_deviation_I_V_5

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_6"/></StgValue>
</operation>

<operation id="173" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:127 %median_absolute_deviation_I_V_7 = sub i16 0, i16 %median_absolute_deviation_I_V_6

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_7"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:128 %median_absolute_deviation_I_V_8 = select i1 %p_Result_17, i16 %median_absolute_deviation_I_V_7, i16 %median_absolute_deviation_I_V_6

]]></Node>
<StgValue><ssdm name="median_absolute_deviation_I_V_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %empty_339 = shl i16 %median_absolute_deviation_R_V_8, i16 2

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:130 %mul_i_i46_i = sub i16 %empty_339, i16 %median_absolute_deviation_R_V_8

]]></Node>
<StgValue><ssdm name="mul_i_i46_i"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %empty_340 = shl i16 %median_absolute_deviation_I_V_8, i16 2

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:132 %mul_i_i_i = sub i16 %empty_340, i16 %median_absolute_deviation_I_V_8

]]></Node>
<StgValue><ssdm name="mul_i_i_i"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:133 %call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln390"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:133 %call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i

]]></Node>
<StgValue><ssdm name="call_ln390"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:134 %empty_341 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="182" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:135 %call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:135 %call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
entry:136 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
