

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_92_10'
================================================================
* Date:           Mon Mar 11 09:29:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.068 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.476 us|  0.476 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_10  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06 = alloca i32 1"   --->   Operation 6 'alloca' 'sum_s8_24fixp_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv51 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv51"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum_s8_24fixp_06"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_95_11"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv51_load = load i5 %indvars_iv51"   --->   Operation 11 'load' 'indvars_iv51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "%exitcond546 = icmp_eq  i5 %indvars_iv51_load, i5 16"   --->   Operation 12 'icmp' 'exitcond546' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%indvars_iv_next52 = add i5 %indvars_iv51_load, i5 1"   --->   Operation 14 'add' 'indvars_iv_next52' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond546, void %VITIS_LOOP_95_11.split, void %for.end129.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv51_cast = zext i5 %indvars_iv51_load"   --->   Operation 16 'zext' 'indvars_iv51_cast' <Predicate = (!exitcond546)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%D_s9_23fixp_0_addr = getelementptr i31 %D_s9_23fixp_0, i64 0, i64 %indvars_iv51_cast"   --->   Operation 17 'getelementptr' 'D_s9_23fixp_0_addr' <Predicate = (!exitcond546)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.14ns)   --->   "%D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr"   --->   Operation 18 'load' 'D_s9_23fixp_0_load' <Predicate = (!exitcond546)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next52, i5 %indvars_iv51"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond546)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%D_s9_23fixp_1_addr = getelementptr i31 %D_s9_23fixp_1, i64 0, i64 %indvars_iv51_cast"   --->   Operation 20 'getelementptr' 'D_s9_23fixp_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%D_s9_23fixp_2_addr = getelementptr i31 %D_s9_23fixp_2, i64 0, i64 %indvars_iv51_cast"   --->   Operation 21 'getelementptr' 'D_s9_23fixp_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%D_s9_23fixp_3_addr = getelementptr i31 %D_s9_23fixp_3, i64 0, i64 %indvars_iv51_cast"   --->   Operation 22 'getelementptr' 'D_s9_23fixp_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%D_s9_23fixp_4_addr = getelementptr i31 %D_s9_23fixp_4, i64 0, i64 %indvars_iv51_cast"   --->   Operation 23 'getelementptr' 'D_s9_23fixp_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%D_s9_23fixp_5_addr = getelementptr i31 %D_s9_23fixp_5, i64 0, i64 %indvars_iv51_cast"   --->   Operation 24 'getelementptr' 'D_s9_23fixp_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%D_s9_23fixp_6_addr = getelementptr i31 %D_s9_23fixp_6, i64 0, i64 %indvars_iv51_cast"   --->   Operation 25 'getelementptr' 'D_s9_23fixp_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%D_s9_23fixp_7_addr = getelementptr i31 %D_s9_23fixp_7, i64 0, i64 %indvars_iv51_cast"   --->   Operation 26 'getelementptr' 'D_s9_23fixp_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%D_s9_23fixp_8_addr = getelementptr i31 %D_s9_23fixp_8, i64 0, i64 %indvars_iv51_cast"   --->   Operation 27 'getelementptr' 'D_s9_23fixp_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%D_s9_23fixp_9_addr = getelementptr i31 %D_s9_23fixp_9, i64 0, i64 %indvars_iv51_cast"   --->   Operation 28 'getelementptr' 'D_s9_23fixp_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%D_s9_23fixp_10_addr = getelementptr i31 %D_s9_23fixp_10, i64 0, i64 %indvars_iv51_cast"   --->   Operation 29 'getelementptr' 'D_s9_23fixp_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%D_s9_23fixp_11_addr = getelementptr i31 %D_s9_23fixp_11, i64 0, i64 %indvars_iv51_cast"   --->   Operation 30 'getelementptr' 'D_s9_23fixp_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%D_s9_23fixp_12_addr = getelementptr i31 %D_s9_23fixp_12, i64 0, i64 %indvars_iv51_cast"   --->   Operation 31 'getelementptr' 'D_s9_23fixp_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%D_s9_23fixp_13_addr = getelementptr i31 %D_s9_23fixp_13, i64 0, i64 %indvars_iv51_cast"   --->   Operation 32 'getelementptr' 'D_s9_23fixp_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%D_s9_23fixp_14_addr = getelementptr i31 %D_s9_23fixp_14, i64 0, i64 %indvars_iv51_cast"   --->   Operation 33 'getelementptr' 'D_s9_23fixp_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%D_s9_23fixp_15_addr = getelementptr i31 %D_s9_23fixp_15, i64 0, i64 %indvars_iv51_cast"   --->   Operation 34 'getelementptr' 'D_s9_23fixp_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (1.14ns)   --->   "%D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr"   --->   Operation 35 'load' 'D_s9_23fixp_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 36 [2/2] (1.14ns)   --->   "%D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr"   --->   Operation 36 'load' 'D_s9_23fixp_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 37 [2/2] (1.14ns)   --->   "%D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr"   --->   Operation 37 'load' 'D_s9_23fixp_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 38 [2/2] (1.14ns)   --->   "%D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr"   --->   Operation 38 'load' 'D_s9_23fixp_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (1.14ns)   --->   "%D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr"   --->   Operation 39 'load' 'D_s9_23fixp_4_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 40 [2/2] (1.14ns)   --->   "%D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr"   --->   Operation 40 'load' 'D_s9_23fixp_5_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 41 [2/2] (1.14ns)   --->   "%D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr"   --->   Operation 41 'load' 'D_s9_23fixp_6_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 42 [2/2] (1.14ns)   --->   "%D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr"   --->   Operation 42 'load' 'D_s9_23fixp_7_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 43 [2/2] (1.14ns)   --->   "%D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr"   --->   Operation 43 'load' 'D_s9_23fixp_8_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 44 [2/2] (1.14ns)   --->   "%D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr"   --->   Operation 44 'load' 'D_s9_23fixp_9_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 45 [2/2] (1.14ns)   --->   "%D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr"   --->   Operation 45 'load' 'D_s9_23fixp_10_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 46 [2/2] (1.14ns)   --->   "%D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr"   --->   Operation 46 'load' 'D_s9_23fixp_11_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 47 [2/2] (1.14ns)   --->   "%D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr"   --->   Operation 47 'load' 'D_s9_23fixp_12_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 48 [2/2] (1.14ns)   --->   "%D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr"   --->   Operation 48 'load' 'D_s9_23fixp_13_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 49 [2/2] (1.14ns)   --->   "%D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr"   --->   Operation 49 'load' 'D_s9_23fixp_14_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 50 [2/2] (1.14ns)   --->   "%D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr"   --->   Operation 50 'load' 'D_s9_23fixp_15_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_load_1 = load i32 %sum_s8_24fixp_06"   --->   Operation 135 'load' 'sum_s8_24fixp_06_load_1' <Predicate = (exitcond546)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_s8_24fixp_06_out, i32 %sum_s8_24fixp_06_load_1"   --->   Operation 136 'write' 'write_ln0' <Predicate = (exitcond546)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (exitcond546)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 25.0>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_load = load i32 %sum_s8_24fixp_06"   --->   Operation 51 'load' 'sum_s8_24fixp_06_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.14ns)   --->   "%D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr"   --->   Operation 54 'load' 'D_s9_23fixp_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/2] (1.14ns)   --->   "%D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr"   --->   Operation 55 'load' 'D_s9_23fixp_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/2] (1.14ns)   --->   "%D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr"   --->   Operation 56 'load' 'D_s9_23fixp_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 57 [1/2] (1.14ns)   --->   "%D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr"   --->   Operation 57 'load' 'D_s9_23fixp_4_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/2] (1.14ns)   --->   "%D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr"   --->   Operation 58 'load' 'D_s9_23fixp_5_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/2] (1.14ns)   --->   "%D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr"   --->   Operation 59 'load' 'D_s9_23fixp_6_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/2] (1.14ns)   --->   "%D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr"   --->   Operation 60 'load' 'D_s9_23fixp_7_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/2] (1.14ns)   --->   "%D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr"   --->   Operation 61 'load' 'D_s9_23fixp_8_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/2] (1.14ns)   --->   "%D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr"   --->   Operation 62 'load' 'D_s9_23fixp_9_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/2] (1.14ns)   --->   "%D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr"   --->   Operation 63 'load' 'D_s9_23fixp_10_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/2] (1.14ns)   --->   "%D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr"   --->   Operation 64 'load' 'D_s9_23fixp_11_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/2] (1.14ns)   --->   "%D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr"   --->   Operation 65 'load' 'D_s9_23fixp_12_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/2] (1.14ns)   --->   "%D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr"   --->   Operation 66 'load' 'D_s9_23fixp_13_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/2] (1.14ns)   --->   "%D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr"   --->   Operation 67 'load' 'D_s9_23fixp_14_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/2] (1.14ns)   --->   "%D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr"   --->   Operation 68 'load' 'D_s9_23fixp_15_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_0_load, i1 0"   --->   Operation 69 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.51ns)   --->   "%fold85 = add i32 %tmp_s, i32 %sum_s8_24fixp_06_load"   --->   Operation 70 'add' 'fold85' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold85, i32 2, i32 31"   --->   Operation 71 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_1, i2 0"   --->   Operation 72 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_1_load, i1 0"   --->   Operation 73 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.51ns)   --->   "%fold = add i32 %tmp_3, i32 %tmp_2"   --->   Operation 74 'add' 'fold' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold, i32 2, i32 31"   --->   Operation 75 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_4, i2 0"   --->   Operation 76 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_2_load, i1 0"   --->   Operation 77 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.51ns)   --->   "%fold71 = add i32 %tmp_6, i32 %tmp_5"   --->   Operation 78 'add' 'fold71' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold71, i32 2, i32 31"   --->   Operation 79 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_7, i2 0"   --->   Operation 80 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_3_load, i1 0"   --->   Operation 81 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.51ns)   --->   "%fold72 = add i32 %tmp_9, i32 %tmp_8"   --->   Operation 82 'add' 'fold72' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold72, i32 2, i32 31"   --->   Operation 83 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_10, i2 0"   --->   Operation 84 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_4_load, i1 0"   --->   Operation 85 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.51ns)   --->   "%fold73 = add i32 %tmp_12, i32 %tmp_11"   --->   Operation 86 'add' 'fold73' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold73, i32 2, i32 31"   --->   Operation 87 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_13, i2 0"   --->   Operation 88 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_5_load, i1 0"   --->   Operation 89 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.51ns)   --->   "%fold74 = add i32 %tmp_15, i32 %tmp_14"   --->   Operation 90 'add' 'fold74' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold74, i32 2, i32 31"   --->   Operation 91 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_16, i2 0"   --->   Operation 92 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_6_load, i1 0"   --->   Operation 93 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.51ns)   --->   "%fold75 = add i32 %tmp_18, i32 %tmp_17"   --->   Operation 94 'add' 'fold75' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold75, i32 2, i32 31"   --->   Operation 95 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_19, i2 0"   --->   Operation 96 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_7_load, i1 0"   --->   Operation 97 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.51ns)   --->   "%fold76 = add i32 %tmp_21, i32 %tmp_20"   --->   Operation 98 'add' 'fold76' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold76, i32 2, i32 31"   --->   Operation 99 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_22, i2 0"   --->   Operation 100 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_8_load, i1 0"   --->   Operation 101 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.51ns)   --->   "%fold77 = add i32 %tmp_24, i32 %tmp_23"   --->   Operation 102 'add' 'fold77' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold77, i32 2, i32 31"   --->   Operation 103 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_25, i2 0"   --->   Operation 104 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_9_load, i1 0"   --->   Operation 105 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.51ns)   --->   "%fold78 = add i32 %tmp_27, i32 %tmp_26"   --->   Operation 106 'add' 'fold78' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold78, i32 2, i32 31"   --->   Operation 107 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_28, i2 0"   --->   Operation 108 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_10_load, i1 0"   --->   Operation 109 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.51ns)   --->   "%fold79 = add i32 %tmp_30, i32 %tmp_29"   --->   Operation 110 'add' 'fold79' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold79, i32 2, i32 31"   --->   Operation 111 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_31, i2 0"   --->   Operation 112 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_11_load, i1 0"   --->   Operation 113 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.51ns)   --->   "%fold80 = add i32 %tmp_33, i32 %tmp_32"   --->   Operation 114 'add' 'fold80' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold80, i32 2, i32 31"   --->   Operation 115 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_34, i2 0"   --->   Operation 116 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_12_load, i1 0"   --->   Operation 117 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.51ns)   --->   "%fold81 = add i32 %tmp_36, i32 %tmp_35"   --->   Operation 118 'add' 'fold81' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold81, i32 2, i32 31"   --->   Operation 119 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_37, i2 0"   --->   Operation 120 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_13_load, i1 0"   --->   Operation 121 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.51ns)   --->   "%fold82 = add i32 %tmp_39, i32 %tmp_38"   --->   Operation 122 'add' 'fold82' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold82, i32 2, i32 31"   --->   Operation 123 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_40, i2 0"   --->   Operation 124 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_14_load, i1 0"   --->   Operation 125 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.51ns)   --->   "%fold83 = add i32 %tmp_42, i32 %tmp_41"   --->   Operation 126 'add' 'fold83' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold83, i32 2, i32 31"   --->   Operation 127 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_43, i2 0"   --->   Operation 128 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_15_load, i1 0"   --->   Operation 129 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.51ns)   --->   "%fold84 = add i32 %tmp_45, i32 %tmp_44"   --->   Operation 130 'add' 'fold84' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold84, i32 2, i32 31"   --->   Operation 131 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_46, i2 0"   --->   Operation 132 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %tmp_47, i32 %sum_s8_24fixp_06"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_95_11"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv51') [19]  (0 ns)
	'load' operation ('indvars_iv51_load') on local variable 'indvars_iv51' [24]  (0 ns)
	'add' operation ('indvars_iv_next52') [27]  (1.1 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_next52' on local variable 'indvars_iv51' [130]  (0.844 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	'load' operation ('D_s9_23fixp_0_load') on array 'D_s9_23fixp_0' [50]  (1.15 ns)

 <State 3>: 25.1ns
The critical path consists of the following:
	'load' operation ('sum_s8_24fixp_06_load') on local variable 'sum_s8_24fixp_06' [30]  (0 ns)
	'add' operation ('fold85') [67]  (1.51 ns)
	'add' operation ('fold') [71]  (1.51 ns)
	'add' operation ('fold71') [75]  (1.51 ns)
	'add' operation ('fold72') [79]  (1.51 ns)
	'add' operation ('fold73') [83]  (1.51 ns)
	'add' operation ('fold74') [87]  (1.51 ns)
	'add' operation ('fold75') [91]  (1.51 ns)
	'add' operation ('fold76') [95]  (1.51 ns)
	'add' operation ('fold77') [99]  (1.51 ns)
	'add' operation ('fold78') [103]  (1.51 ns)
	'add' operation ('fold79') [107]  (1.51 ns)
	'add' operation ('fold80') [111]  (1.51 ns)
	'add' operation ('fold81') [115]  (1.51 ns)
	'add' operation ('fold82') [119]  (1.51 ns)
	'add' operation ('fold83') [123]  (1.51 ns)
	'add' operation ('fold84') [127]  (1.51 ns)
	'store' operation ('store_ln0') of variable 'tmp_47' on local variable 'sum_s8_24fixp_06' [131]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
