verilog xil_defaultlib -i "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/a9be" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" \
"../../../bd/system/ip/system_axi_interconnect_0_imp_xbar_0/sim/system_axi_interconnect_0_imp_xbar_0.v" \
"../../../bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_1/sim/system_axi_bram_ctrl_0_bram_1.v" \

sv xil_defaultlib -i "../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/a9be" --include "../../../../riscv_microprocessor.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" \
"../../../bd/system/ip/system_axi_protocol_checker_0_1/sim/system_axi_protocol_checker_0_1.sv" \
"../../../bd/system/ip/system_axi_interconnect_0_imp_s00_pchk_0/sim/system_axi_interconnect_0_imp_s00_pchk_0.sv" \
"../../../bd/system/ip/system_axi_interconnect_0_imp_s01_pchk_0/sim/system_axi_interconnect_0_imp_s01_pchk_0.sv" \
"../../../bd/system/ip/system_axi_interconnect_0_imp_m00_pchk_0/sim/system_axi_interconnect_0_imp_m00_pchk_0.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
