

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s'
================================================================
* Date:           Sun May 19 04:58:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.298 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_89 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_90 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_91 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_92 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_93 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_94 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2047 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_95 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_96 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_97 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_98 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_99 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_100 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_101 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_102 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_103 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1037 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read936 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read835 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read734 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read633 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read532 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read431 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read330 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read229 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read128 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i6 %p_read27"   --->   Operation 31 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read27, i4 0"   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i10 %shl_ln"   --->   Operation 33 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read27, i2 0"   --->   Operation 34 'bitconcatenate' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i8 %mult_V_1"   --->   Operation 35 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%r_V = add i11 %zext_ln1273_14, i11 %zext_ln1273_16"   --->   Operation 36 'add' 'r_V' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.72ns)   --->   "%r_V_11 = add i11 %zext_ln1273_14, i11 %zext_ln1273_13"   --->   Operation 38 'add' 'r_V_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_11, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 39 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i6 %p_read128"   --->   Operation 40 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i6 %p_read128"   --->   Operation 41 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i6 %p_read128"   --->   Operation 42 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i6 %p_read128"   --->   Operation 43 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%r_V_12 = mul i10 %zext_ln1273_28, i10 13"   --->   Operation 44 'mul' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_12, i32 1, i32 9"   --->   Operation 45 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%r_V_13 = mul i11 %zext_ln1273_27, i11 27"   --->   Operation 46 'mul' 'r_V_13' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_13, i32 1, i32 10"   --->   Operation 47 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%r_V_14 = mul i11 %zext_ln1273_27, i11 19"   --->   Operation 48 'mul' 'r_V_14' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_14, i32 1, i32 10"   --->   Operation 49 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i10 %mult_V_7"   --->   Operation 50 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read128, i4 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i10 %shl_ln1273_4"   --->   Operation 52 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%r_V_15 = sub i11 %zext_ln1273_27, i11 %zext_ln1273_29"   --->   Operation 53 'sub' 'r_V_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_15, i32 1, i32 10"   --->   Operation 54 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read128, i2 0"   --->   Operation 55 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i8 %shl_ln1273_5"   --->   Operation 56 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%r_V_16 = sub i9 %zext_ln1273_24, i9 %zext_ln1273_30"   --->   Operation 57 'sub' 'r_V_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_16, i32 1, i32 8"   --->   Operation 58 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.72ns)   --->   "%sub_ln1273 = sub i11 0, i11 %zext_ln1273_29"   --->   Operation 59 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i11 %sub_ln1273"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.73ns)   --->   "%r_V_17 = sub i12 %sext_ln1273, i12 %zext_ln1273_1"   --->   Operation 61 'sub' 'r_V_17' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_17, i32 1, i32 11"   --->   Operation 62 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i8 %shl_ln1273_5"   --->   Operation 63 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%r_V_18 = sub i9 0, i9 %zext_ln1273_30"   --->   Operation 64 'sub' 'r_V_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_18, i32 1, i32 8"   --->   Operation 65 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i8 %trunc_ln818_9"   --->   Operation 66 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.72ns)   --->   "%r_V_19 = sub i11 %zext_ln1273_29, i11 %zext_ln1273_31"   --->   Operation 67 'sub' 'r_V_19' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_19, i32 1, i32 10"   --->   Operation 68 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read229, i32 1, i32 5"   --->   Operation 69 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i5 %mult_V_19"   --->   Operation 70 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read229, i1 0"   --->   Operation 71 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i7 %r_V_1"   --->   Operation 72 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read229, i3 0"   --->   Operation 73 'bitconcatenate' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i9 %mult_V_20"   --->   Operation 74 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.71ns)   --->   "%r_V_22 = add i10 %zext_ln1273_36, i10 %zext_ln1270_1"   --->   Operation 75 'add' 'r_V_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_22, i32 1, i32 9"   --->   Operation 76 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.71ns)   --->   "%r_V_24 = sub i10 %zext_ln1273_36, i10 %zext_ln1270_1"   --->   Operation 77 'sub' 'r_V_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_24, i32 1, i32 9"   --->   Operation 78 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i6 %p_read330"   --->   Operation 79 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i6 %p_read330"   --->   Operation 80 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read330, i3 0"   --->   Operation 81 'bitconcatenate' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i9 %mult_V_44"   --->   Operation 82 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.71ns)   --->   "%r_V_28 = add i10 %zext_ln1273_40, i10 %zext_ln1273_39"   --->   Operation 83 'add' 'r_V_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_28, i32 1, i32 9"   --->   Operation 84 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%r_V_32 = sub i10 %zext_ln1273_40, i10 %zext_ln1273_39"   --->   Operation 85 'sub' 'r_V_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_32, i32 1, i32 9"   --->   Operation 86 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%r_V_36 = mul i10 %zext_ln1273_39, i10 11"   --->   Operation 87 'mul' 'r_V_36' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_36, i32 1, i32 9"   --->   Operation 88 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%r_V_39 = mul i11 %zext_ln1273_37, i11 2035"   --->   Operation 89 'mul' 'r_V_39' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_39, i32 1, i32 10"   --->   Operation 90 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read431, i3 0"   --->   Operation 91 'bitconcatenate' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i9 %mult_V_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 92 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read431, i32 1, i32 5"   --->   Operation 93 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i6 %p_read532"   --->   Operation 94 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1273_55 = zext i6 %p_read532"   --->   Operation 95 'zext' 'zext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%r_V_46 = mul i12 %zext_ln1273_5, i12 4073"   --->   Operation 96 'mul' 'r_V_46' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_46, i32 1, i32 11"   --->   Operation 97 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%r_V_48 = mul i10 %zext_ln1273_55, i10 13"   --->   Operation 98 'mul' 'r_V_48' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_48, i32 1, i32 9"   --->   Operation 99 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read532, i3 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1273_58 = zext i9 %shl_ln1273_11"   --->   Operation 101 'zext' 'zext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.71ns)   --->   "%r_V_50 = add i10 %zext_ln1273_58, i10 %zext_ln1273_55"   --->   Operation 102 'add' 'r_V_50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_50, i32 1, i32 9"   --->   Operation 103 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln818_12 = zext i9 %mult_V_16"   --->   Operation 104 'zext' 'zext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%r_V_51 = mul i12 %zext_ln1273_5, i12 4069"   --->   Operation 105 'mul' 'r_V_51' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_51, i32 1, i32 11"   --->   Operation 106 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read532, i1 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1273_59 = zext i7 %shl_ln1273_12"   --->   Operation 108 'zext' 'zext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.71ns)   --->   "%r_V_52 = sub i10 %zext_ln1273_59, i10 %zext_ln1273_58"   --->   Operation 109 'sub' 'r_V_52' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_52, i32 1, i32 9"   --->   Operation 110 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1273_73 = zext i6 %p_read835"   --->   Operation 111 'zext' 'zext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.23ns)   --->   "%r_V_66 = mul i11 %zext_ln1273_73, i11 2037"   --->   Operation 112 'mul' 'r_V_66' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_66, i32 1, i32 10"   --->   Operation 113 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%r_V_73 = mul i11 %zext_ln1273_73, i11 26"   --->   Operation 114 'mul' 'r_V_73' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_73, i32 1, i32 10"   --->   Operation 115 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read936, i32 1, i32 5"   --->   Operation 116 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i6 %p_read1037"   --->   Operation 117 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read1037, i1 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i7 %shl_ln1273_23"   --->   Operation 119 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1273_92 = zext i7 %shl_ln1273_23"   --->   Operation 120 'zext' 'zext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%r_V_81 = sub i8 0, i8 %zext_ln1273_92"   --->   Operation 121 'sub' 'r_V_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_81, i32 1, i32 7"   --->   Operation 122 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read1037, i32 1, i32 5"   --->   Operation 123 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read1037, i4 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273_95 = zext i10 %shl_ln1273_26"   --->   Operation 125 'zext' 'zext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.72ns)   --->   "%r_V_85 = add i11 %zext_ln1273_95, i11 %zext_ln1273_90"   --->   Operation 126 'add' 'r_V_85' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_85, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 127 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.23ns)   --->   "%r_V_86 = mul i11 %zext_ln1273_90, i11 25"   --->   Operation 128 'mul' 'r_V_86' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_86, i32 1, i32 10"   --->   Operation 129 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read1037, i3 0"   --->   Operation 130 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1273_96 = zext i9 %shl_ln1273_27"   --->   Operation 131 'zext' 'zext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.71ns)   --->   "%r_V_87 = add i10 %zext_ln1273_96, i10 %zext_ln1273_91"   --->   Operation 132 'add' 'r_V_87' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_87, i32 1, i32 9"   --->   Operation 133 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i9 %mult_V_42" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 134 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1273_97 = zext i6 %p_read_103"   --->   Operation 135 'zext' 'zext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.23ns)   --->   "%r_V_90 = mul i10 %zext_ln1273_97, i10 11"   --->   Operation 136 'mul' 'r_V_90' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_90, i32 1, i32 9"   --->   Operation 137 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1273_106 = zext i6 %p_read_102"   --->   Operation 138 'zext' 'zext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.23ns)   --->   "%r_V_93 = mul i11 %zext_ln1273_106, i11 2037"   --->   Operation 139 'mul' 'r_V_93' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_93, i32 1, i32 10"   --->   Operation 140 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.23ns)   --->   "%r_V_99 = mul i11 %zext_ln1273_106, i11 19"   --->   Operation 141 'mul' 'r_V_99' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_99, i32 1, i32 10"   --->   Operation 142 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_100, i32 1, i32 5"   --->   Operation 143 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_97, i32 1, i32 5"   --->   Operation 144 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_96, i32 1, i32 5"   --->   Operation 145 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read_89, i32 1, i32 5"   --->   Operation 146 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.72ns)   --->   "%add_ln813_80 = add i10 %trunc_ln17_1, i10 96"   --->   Operation 147 'add' 'add_ln813_80' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i10 %add_ln813_80"   --->   Operation 148 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.72ns)   --->   "%add_ln813_81 = add i11 %zext_ln813_31, i11 %zext_ln17_20"   --->   Operation 149 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln818_7"   --->   Operation 150 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i7 %or_ln"   --->   Operation 151 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.72ns)   --->   "%add_ln813_125 = add i11 %zext_ln818_4, i11 %sext_ln813_42"   --->   Operation 152 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.71ns)   --->   "%add_ln813_151 = add i10 %zext_ln1273_40, i10 128"   --->   Operation 153 'add' 'add_ln813_151' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i10 %add_ln813_151"   --->   Operation 154 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.71ns)   --->   "%add_ln813_152 = add i10 %zext_ln17_4, i10 %zext_ln818_12"   --->   Operation 155 'add' 'add_ln813_152' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln813_42 = zext i10 %add_ln813_152"   --->   Operation 156 'zext' 'zext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.72ns)   --->   "%add_ln813_153 = add i11 %zext_ln813_42, i11 %zext_ln813_15"   --->   Operation 157 'add' 'add_ln813_153' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.71ns)   --->   "%add_ln813_163 = add i9 %sext_ln1273_22, i9 288"   --->   Operation 158 'add' 'add_ln813_163' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %p_read27"   --->   Operation 159 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i6 %p_read27"   --->   Operation 160 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i8 %mult_V_1"   --->   Operation 161 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read27, i5 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i11 %shl_ln1273_2"   --->   Operation 163 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read27, i3 0"   --->   Operation 164 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i9 %r_V_6"   --->   Operation 165 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.73ns)   --->   "%r_V_5 = sub i12 %zext_ln1273_20, i12 %zext_ln1273_23"   --->   Operation 166 'sub' 'r_V_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_5, i32 1, i32 11"   --->   Operation 167 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i11 %mult_V"   --->   Operation 168 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.23ns)   --->   "%r_V_7 = mul i12 %zext_ln1273, i12 4073"   --->   Operation 169 'mul' 'r_V_7' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_7, i32 1, i32 11"   --->   Operation 170 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 171 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.70ns)   --->   "%r_V_8 = sub i9 %zext_ln1273_15, i9 %zext_ln1273_12"   --->   Operation 172 'sub' 'r_V_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_8, i32 1, i32 8"   --->   Operation 173 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i8 %mult_V_3"   --->   Operation 174 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i11 %sext_ln818"   --->   Operation 175 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.70ns)   --->   "%r_V_9 = sub i9 0, i9 %zext_ln1273_15"   --->   Operation 176 'sub' 'r_V_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_9, i32 1, i32 8"   --->   Operation 177 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i8 %trunc_ln1"   --->   Operation 178 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.73ns)   --->   "%r_V_10 = sub i12 0, i12 %zext_ln1273_20"   --->   Operation 179 'sub' 'r_V_10' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_10, i32 1, i32 11"   --->   Operation 180 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i11 %mult_V_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i9 %mult_V_5"   --->   Operation 182 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i10 %mult_V_6"   --->   Operation 183 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i10 %trunc_ln818_6"   --->   Operation 184 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i8 %trunc_ln818_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i8 %trunc_ln818_7"   --->   Operation 186 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i11 %mult_V_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 187 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i10 %trunc_ln818_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 188 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i11 %sext_ln17_4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i6 %p_read229"   --->   Operation 190 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i6 %p_read229"   --->   Operation 191 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i6 %p_read229"   --->   Operation 192 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read229, i4 0"   --->   Operation 193 'bitconcatenate' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1273_34 = zext i10 %r_V_26"   --->   Operation 194 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.72ns)   --->   "%r_V_20 = sub i11 %zext_ln1273_34, i11 %zext_ln1273_32"   --->   Operation 195 'sub' 'r_V_20' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_20, i32 1, i32 10"   --->   Operation 196 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i10 %mult_V_9"   --->   Operation 197 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i11 %sext_ln818_1"   --->   Operation 198 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read229, i5 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1273_35 = zext i11 %shl_ln1273_7"   --->   Operation 200 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.73ns)   --->   "%r_V_21 = sub i12 %zext_ln1273_35, i12 %zext_ln1273_2"   --->   Operation 201 'sub' 'r_V_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_21, i32 1, i32 11"   --->   Operation 202 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i11 %mult_V_15"   --->   Operation 203 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i7 %r_V_1"   --->   Operation 204 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %p_read229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 205 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln818_8 = zext i9 %mult_V_10"   --->   Operation 206 'zext' 'zext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.72ns)   --->   "%r_V_23 = sub i11 %zext_ln1270, i11 %zext_ln1273_34"   --->   Operation 207 'sub' 'r_V_23' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_23, i32 1, i32 10"   --->   Operation 208 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i10 %trunc_ln818_1"   --->   Operation 209 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i9 %trunc_ln818_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 210 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i11 %sext_ln17_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.71ns)   --->   "%r_V_25 = sub i10 %zext_ln1273_33, i10 %zext_ln1273_36"   --->   Operation 212 'sub' 'r_V_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_25, i32 1, i32 9"   --->   Operation 213 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i9 %trunc_ln818_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 214 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i6 %p_read330"   --->   Operation 215 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i6 %p_read330"   --->   Operation 216 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.23ns)   --->   "%r_V_27 = mul i12 %zext_ln1273_3, i12 4070"   --->   Operation 217 'mul' 'r_V_27' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_27, i32 1, i32 11"   --->   Operation 218 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i11 %mult_V_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 219 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln818_9 = zext i9 %mult_V_11"   --->   Operation 220 'zext' 'zext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.70ns)   --->   "%r_V_29 = sub i7 0, i7 %zext_ln1273_38"   --->   Operation 221 'sub' 'r_V_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_29, i32 1, i32 6"   --->   Operation 222 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i6 %trunc_ln818_4"   --->   Operation 223 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i6 %trunc_ln818_4"   --->   Operation 224 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read330, i5 0"   --->   Operation 225 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i11 %shl_ln1273_1"   --->   Operation 226 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.73ns)   --->   "%r_V_30 = sub i12 %zext_ln1273_3, i12 %zext_ln1273_41"   --->   Operation 227 'sub' 'r_V_30' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_30, i32 1, i32 11"   --->   Operation 228 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i11 %mult_V_12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 229 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read330, i2 0"   --->   Operation 230 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1273_42 = zext i8 %shl_ln1273_3"   --->   Operation 231 'zext' 'zext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1273_43 = zext i8 %shl_ln1273_3"   --->   Operation 232 'zext' 'zext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.70ns)   --->   "%r_V_35 = sub i9 0, i9 %zext_ln1273_43"   --->   Operation 233 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i9 %r_V_35"   --->   Operation 234 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.71ns)   --->   "%r_V_31 = sub i10 %sext_ln1273_7, i10 %zext_ln1273_39"   --->   Operation 235 'sub' 'r_V_31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_31, i32 1, i32 9"   --->   Operation 236 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i9 %trunc_ln818_5"   --->   Operation 237 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i9 %trunc_ln818_8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i11 %sext_ln17_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 239 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%r_V_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read330, i4 0"   --->   Operation 240 'bitconcatenate' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1273_44 = zext i10 %r_V_34"   --->   Operation 241 'zext' 'zext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read330, i1 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1273_45 = zext i7 %shl_ln1273_6"   --->   Operation 243 'zext' 'zext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1273_46 = zext i7 %shl_ln1273_6"   --->   Operation 244 'zext' 'zext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.72ns)   --->   "%r_V_33 = add i11 %zext_ln1273_44, i11 %zext_ln1273_46"   --->   Operation 245 'add' 'r_V_33' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_33, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 246 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_35, i32 1, i32 8"   --->   Operation 247 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i8 %trunc_ln818_10"   --->   Operation 248 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln818_10 = zext i9 %mult_V_48"   --->   Operation 249 'zext' 'zext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.72ns)   --->   "%r_V_37 = sub i11 %zext_ln1273_42, i11 %zext_ln1273_44"   --->   Operation 250 'sub' 'r_V_37' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_37, i32 1, i32 10"   --->   Operation 251 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i10 %trunc_ln818_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 252 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.70ns)   --->   "%r_V_38 = sub i8 0, i8 %zext_ln1273_45"   --->   Operation 253 'sub' 'r_V_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_38, i32 1, i32 7"   --->   Operation 254 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i7 %trunc_ln818_12"   --->   Operation 255 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %trunc_ln818_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 256 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i6 %p_read431"   --->   Operation 257 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1273_47 = zext i6 %p_read431"   --->   Operation 258 'zext' 'zext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_48 = zext i6 %p_read431"   --->   Operation 259 'zext' 'zext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1273_49 = zext i6 %p_read431"   --->   Operation 260 'zext' 'zext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (1.23ns)   --->   "%r_V_40 = mul i12 %zext_ln1273_4, i12 4073"   --->   Operation 261 'mul' 'r_V_40' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_40, i32 1, i32 11"   --->   Operation 262 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i11 %mult_V_52" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 263 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%r_V_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read431, i4 0"   --->   Operation 264 'bitconcatenate' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1273_50 = zext i10 %r_V_43"   --->   Operation 265 'zext' 'zext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read431, i2 0"   --->   Operation 266 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1273_51 = zext i8 %shl_ln1273_s"   --->   Operation 267 'zext' 'zext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1273_52 = zext i8 %shl_ln1273_s"   --->   Operation 268 'zext' 'zext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.72ns)   --->   "%r_V_41 = sub i11 %zext_ln1273_52, i11 %zext_ln1273_50"   --->   Operation 269 'sub' 'r_V_41' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_41, i32 1, i32 10"   --->   Operation 270 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i10 %trunc_ln818_14"   --->   Operation 271 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.72ns)   --->   "%r_V_42 = sub i11 %zext_ln1273_47, i11 %zext_ln1273_50"   --->   Operation 272 'sub' 'r_V_42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_42, i32 1, i32 10"   --->   Operation 273 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i10 %trunc_ln818_15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 274 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read431, i1 0"   --->   Operation 275 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i7 %r_V_2"   --->   Operation 276 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln818_11 = zext i5 %mult_V_66"   --->   Operation 277 'zext' 'zext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read431, i5 0"   --->   Operation 278 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1273_53 = zext i11 %shl_ln1273_8"   --->   Operation 279 'zext' 'zext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.73ns)   --->   "%r_V_44 = sub i12 %zext_ln1273_53, i12 %zext_ln1270_2"   --->   Operation 280 'sub' 'r_V_44' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_44, i32 1, i32 11"   --->   Operation 281 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i11 %mult_V_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 282 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.70ns)   --->   "%sub_ln1273_16 = sub i9 0, i9 %zext_ln1273_51"   --->   Operation 283 'sub' 'sub_ln1273_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i9 %sub_ln1273_16"   --->   Operation 284 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.71ns)   --->   "%r_V_45 = sub i10 %sext_ln1273_8, i10 %zext_ln1273_49"   --->   Operation 285 'sub' 'r_V_45' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_45, i32 1, i32 9"   --->   Operation 286 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i9 %trunc_ln818_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 287 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1273_54 = zext i6 %p_read532"   --->   Operation 288 'zext' 'zext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read532, i4 0"   --->   Operation 289 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1273_56 = zext i10 %shl_ln1273_9"   --->   Operation 290 'zext' 'zext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read532, i2 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1273_57 = zext i8 %shl_ln1273_10"   --->   Operation 292 'zext' 'zext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.72ns)   --->   "%r_V_47 = sub i11 %zext_ln1273_57, i11 %zext_ln1273_56"   --->   Operation 293 'sub' 'r_V_47' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_47, i32 1, i32 10"   --->   Operation 294 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i10 %trunc_ln818_17"   --->   Operation 295 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i9 %mult_V_14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 296 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.70ns)   --->   "%r_V_49 = sub i7 0, i7 %zext_ln1273_54"   --->   Operation 297 'sub' 'r_V_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_49, i32 1, i32 6"   --->   Operation 298 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i6 %trunc_ln818_18"   --->   Operation 299 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i11 %mult_V_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i9 %trunc_ln818_19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 301 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i6 %p_read633"   --->   Operation 302 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1273_60 = zext i6 %p_read633"   --->   Operation 303 'zext' 'zext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1273_61 = zext i6 %p_read633"   --->   Operation 304 'zext' 'zext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read633, i2 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1273_62 = zext i8 %shl_ln1273_13"   --->   Operation 306 'zext' 'zext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1273_63 = zext i8 %shl_ln1273_13"   --->   Operation 307 'zext' 'zext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.70ns)   --->   "%r_V_53 = sub i9 0, i9 %zext_ln1273_63"   --->   Operation 308 'sub' 'r_V_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_53, i32 1, i32 8"   --->   Operation 309 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i8 %trunc_ln818_20"   --->   Operation 310 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read633, i5 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1273_64 = zext i11 %shl_ln1273_14"   --->   Operation 312 'zext' 'zext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.73ns)   --->   "%r_V_54 = sub i12 %zext_ln1273_6, i12 %zext_ln1273_64"   --->   Operation 313 'sub' 'r_V_54' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_54, i32 1, i32 11"   --->   Operation 314 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i11 %mult_V_18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 315 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read633, i4 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1273_65 = zext i10 %shl_ln1273_15"   --->   Operation 317 'zext' 'zext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.72ns)   --->   "%r_V_55 = sub i11 %zext_ln1273_65, i11 %zext_ln1273_62"   --->   Operation 318 'sub' 'r_V_55' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_55, i32 1, i32 10"   --->   Operation 319 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i10 %mult_V_21"   --->   Operation 320 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln818_13 = zext i11 %sext_ln818_2"   --->   Operation 321 'zext' 'zext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read633, i3 0"   --->   Operation 322 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1273_66 = zext i9 %shl_ln1273_16"   --->   Operation 323 'zext' 'zext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.71ns)   --->   "%r_V_56 = add i10 %zext_ln1273_66, i10 %zext_ln1273_60"   --->   Operation 324 'add' 'r_V_56' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_56, i32 1, i32 9"   --->   Operation 325 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i9 %mult_V_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 326 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.72ns)   --->   "%r_V_57 = sub i11 %zext_ln1273_61, i11 %zext_ln1273_65"   --->   Operation 327 'sub' 'r_V_57' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_57, i32 1, i32 10"   --->   Operation 328 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i10 %trunc_ln818_21"   --->   Operation 329 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.73ns)   --->   "%r_V_58 = sub i12 %zext_ln1273_64, i12 %zext_ln1273_6"   --->   Operation 330 'sub' 'r_V_58' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_58, i32 1, i32 11"   --->   Operation 331 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln818_14 = zext i11 %mult_V_23"   --->   Operation 332 'zext' 'zext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i6 %p_read734"   --->   Operation 333 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1273_67 = zext i6 %p_read734"   --->   Operation 334 'zext' 'zext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i6 %p_read734"   --->   Operation 335 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.23ns)   --->   "%r_V_59 = mul i11 %zext_ln1273_68, i11 21"   --->   Operation 336 'mul' 'r_V_59' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_59, i32 1, i32 10"   --->   Operation 337 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %mult_V_24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 338 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read734, i5 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_69 = zext i11 %shl_ln1273_17"   --->   Operation 340 'zext' 'zext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.73ns)   --->   "%r_V_60 = sub i12 %zext_ln1273_69, i12 %zext_ln1273_7"   --->   Operation 341 'sub' 'r_V_60' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_60, i32 1, i32 11"   --->   Operation 342 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln818_15 = zext i11 %mult_V_25"   --->   Operation 343 'zext' 'zext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i11 %mult_V_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 344 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read734, i4 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1273_70 = zext i10 %shl_ln1273_18"   --->   Operation 346 'zext' 'zext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.72ns)   --->   "%r_V_61 = sub i11 %zext_ln1273_70, i11 %zext_ln1273_68"   --->   Operation 347 'sub' 'r_V_61' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_61, i32 1, i32 10"   --->   Operation 348 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i10 %trunc_ln818_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 349 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i11 %sext_ln17_16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 350 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%r_V_63 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read734, i2 0"   --->   Operation 351 'bitconcatenate' 'r_V_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln1273_71 = zext i8 %r_V_63"   --->   Operation 352 'zext' 'zext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.70ns)   --->   "%r_V_62 = add i9 %zext_ln1273_71, i9 %zext_ln1273_67"   --->   Operation 353 'add' 'r_V_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_62, i32 1, i32 8"   --->   Operation 354 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i8 %mult_V_26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 355 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_27 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read734, i1 0"   --->   Operation 356 'bitconcatenate' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i7 %mult_V_27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.73ns)   --->   "%r_V_64 = sub i12 %zext_ln1273_7, i12 %zext_ln1273_69"   --->   Operation 358 'sub' 'r_V_64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_64, i32 1, i32 11"   --->   Operation 359 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i11 %mult_V_28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 360 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i6 %p_read835"   --->   Operation 361 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1273_72 = zext i6 %p_read835"   --->   Operation 362 'zext' 'zext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1273_74 = zext i6 %p_read835"   --->   Operation 363 'zext' 'zext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (1.23ns)   --->   "%r_V_65 = mul i10 %zext_ln1273_74, i10 11"   --->   Operation 364 'mul' 'r_V_65' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_65, i32 1, i32 9"   --->   Operation 365 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln818_16 = zext i9 %mult_V_29"   --->   Operation 366 'zext' 'zext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i10 %trunc_ln818_23"   --->   Operation 367 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read835, i4 0"   --->   Operation 368 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1273_75 = zext i10 %shl_ln1273_19"   --->   Operation 369 'zext' 'zext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.72ns)   --->   "%sub_ln1273_26 = sub i11 0, i11 %zext_ln1273_75"   --->   Operation 370 'sub' 'sub_ln1273_26' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i11 %sub_ln1273_26"   --->   Operation 371 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.73ns)   --->   "%r_V_67 = sub i12 %sext_ln1273_9, i12 %zext_ln1273_8"   --->   Operation 372 'sub' 'r_V_67' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_67, i32 1, i32 11"   --->   Operation 373 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i11 %mult_V_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 374 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i11 %mult_V_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 375 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read835, i5 0"   --->   Operation 376 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1273_76 = zext i11 %shl_ln1273_20"   --->   Operation 377 'zext' 'zext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_111 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read835, i2 0"   --->   Operation 378 'bitconcatenate' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1273_77 = zext i8 %mult_V_111"   --->   Operation 379 'zext' 'zext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1273_78 = zext i8 %mult_V_111"   --->   Operation 380 'zext' 'zext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1273_79 = zext i8 %mult_V_111"   --->   Operation 381 'zext' 'zext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.73ns)   --->   "%r_V_68 = sub i12 %zext_ln1273_76, i12 %zext_ln1273_77"   --->   Operation 382 'sub' 'r_V_68' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_68, i32 1, i32 11"   --->   Operation 383 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln818_17 = zext i11 %mult_V_32"   --->   Operation 384 'zext' 'zext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.72ns)   --->   "%r_V_69 = sub i11 %zext_ln1273_75, i11 %zext_ln1273_79"   --->   Operation 385 'sub' 'r_V_69' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_69, i32 1, i32 10"   --->   Operation 386 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i10 %trunc_ln818_24"   --->   Operation 387 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1273_80 = zext i11 %sext_ln1273_35"   --->   Operation 388 'zext' 'zext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%r_V_70 = sub i9 %zext_ln1273_78, i9 %zext_ln1273_72"   --->   Operation 389 'sub' 'r_V_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_70, i32 1, i32 8"   --->   Operation 390 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i8 %trunc_ln818_25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 391 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i11 %sext_ln17_20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 392 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.70ns)   --->   "%r_V_71 = sub i9 0, i9 %zext_ln1273_78"   --->   Operation 393 'sub' 'r_V_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_71, i32 1, i32 8"   --->   Operation 394 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i8 %trunc_ln818_26"   --->   Operation 395 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read835, i3 0"   --->   Operation 396 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln1273_81 = zext i9 %r_V_3"   --->   Operation 397 'zext' 'zext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%mult_V_33 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read835, i1 0"   --->   Operation 398 'bitconcatenate' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1273_82 = zext i7 %mult_V_33"   --->   Operation 399 'zext' 'zext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.71ns)   --->   "%r_V_72 = sub i10 %zext_ln1273_82, i10 %zext_ln1273_81"   --->   Operation 400 'sub' 'r_V_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_72, i32 1, i32 9"   --->   Operation 401 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i9 %trunc_ln818_27"   --->   Operation 402 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i10 %mult_V_34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 403 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i8 %mult_V_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 404 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i7 %mult_V_33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 405 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i5 %mult_V_35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 406 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i6 %p_read936"   --->   Operation 407 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_83 = zext i6 %p_read936"   --->   Operation 408 'zext' 'zext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1273_84 = zext i6 %p_read936"   --->   Operation 409 'zext' 'zext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1273_85 = zext i6 %p_read936"   --->   Operation 410 'zext' 'zext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read936, i3 0"   --->   Operation 411 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1273_86 = zext i9 %shl_ln1273_21"   --->   Operation 412 'zext' 'zext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.71ns)   --->   "%r_V_75 = add i10 %zext_ln1273_86, i10 %zext_ln1273_84"   --->   Operation 413 'add' 'r_V_75' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_75, i32 1, i32 9"   --->   Operation 414 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i9 %mult_V_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 415 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read936, i2 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1273_87 = zext i8 %shl_ln1273_22"   --->   Operation 417 'zext' 'zext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.70ns)   --->   "%r_V_76 = sub i9 %zext_ln1273_87, i9 %zext_ln1273_85"   --->   Operation 418 'sub' 'r_V_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_76, i32 1, i32 8"   --->   Operation 419 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i8 %trunc_ln818_28"   --->   Operation 420 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln1273_88 = zext i11 %sext_ln1273_38"   --->   Operation 421 'zext' 'zext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (1.23ns)   --->   "%r_V_77 = mul i11 %zext_ln1273_83, i11 2037"   --->   Operation 422 'mul' 'r_V_77' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_77, i32 1, i32 10"   --->   Operation 423 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (1.23ns)   --->   "%r_V_78 = mul i12 %zext_ln1273_9, i12 4073"   --->   Operation 424 'mul' 'r_V_78' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_78, i32 1, i32 11"   --->   Operation 425 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i11 %mult_V_37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 426 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.23ns)   --->   "%r_V_79 = mul i10 %zext_ln1273_84, i10 11"   --->   Operation 427 'mul' 'r_V_79' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_79, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 428 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.71ns)   --->   "%sub_ln1273_34 = sub i10 0, i10 %zext_ln1273_86"   --->   Operation 429 'sub' 'sub_ln1273_34' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i10 %sub_ln1273_34"   --->   Operation 430 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.72ns)   --->   "%r_V_80 = sub i11 %sext_ln1273_10, i11 %zext_ln1273_83"   --->   Operation 431 'sub' 'r_V_80' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_80, i32 1, i32 10"   --->   Operation 432 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i10 %trunc_ln818_30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 433 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i6 %p_read1037"   --->   Operation 434 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i6 %p_read1037"   --->   Operation 435 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i7 %trunc_ln818_31"   --->   Operation 436 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (1.23ns)   --->   "%r_V_82 = mul i12 %zext_ln1273_10, i12 4075"   --->   Operation 437 'mul' 'r_V_82' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_82, i32 1, i32 11"   --->   Operation 438 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i11 %mult_V_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 439 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read1037, i2 0"   --->   Operation 440 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1273_94 = zext i8 %shl_ln1273_25"   --->   Operation 441 'zext' 'zext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.70ns)   --->   "%r_V_84 = sub i9 %zext_ln1273_89, i9 %zext_ln1273_94"   --->   Operation 442 'sub' 'r_V_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_84, i32 1, i32 8"   --->   Operation 443 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i8 %trunc_ln818_32"   --->   Operation 444 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i5 %mult_V_40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 445 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln818_18 = zext i10 %mult_V_41"   --->   Operation 446 'zext' 'zext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i6 %p_read_103"   --->   Operation 447 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1273_98 = zext i6 %p_read_103"   --->   Operation 448 'zext' 'zext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (1.23ns)   --->   "%r_V_88 = mul i12 %zext_ln1273_11, i12 4071"   --->   Operation 449 'mul' 'r_V_88' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_88, i32 1, i32 11"   --->   Operation 450 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_103, i2 0"   --->   Operation 451 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln1273_99 = zext i8 %shl_ln1273_28"   --->   Operation 452 'zext' 'zext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln1273_100 = zext i8 %shl_ln1273_28"   --->   Operation 453 'zext' 'zext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.70ns)   --->   "%r_V_89 = add i9 %zext_ln1273_100, i9 %zext_ln1273_98"   --->   Operation 454 'add' 'r_V_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_89, i32 1, i32 8"   --->   Operation 455 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i8 %mult_V_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 456 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i9 %mult_V_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 457 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_103, i4 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1273_101 = zext i10 %shl_ln1273_29"   --->   Operation 459 'zext' 'zext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.72ns)   --->   "%sub_ln1273_38 = sub i11 0, i11 %zext_ln1273_101"   --->   Operation 460 'sub' 'sub_ln1273_38' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i11 %sub_ln1273_38"   --->   Operation 461 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.73ns)   --->   "%r_V_91 = sub i12 %sext_ln1273_11, i12 %zext_ln1273_99"   --->   Operation 462 'sub' 'r_V_91' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_91, i32 1, i32 11"   --->   Operation 463 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i11 %mult_V_49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 464 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_103, i5 0"   --->   Operation 465 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1273_102 = zext i11 %shl_ln1273_30"   --->   Operation 466 'zext' 'zext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_103, i1 0"   --->   Operation 467 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1273_103 = zext i7 %shl_ln1273_31"   --->   Operation 468 'zext' 'zext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.73ns)   --->   "%r_V_92 = sub i12 %zext_ln1273_103, i12 %zext_ln1273_102"   --->   Operation 469 'sub' 'r_V_92' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_92, i32 1, i32 11"   --->   Operation 470 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i11 %mult_V_50" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 471 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1273_104 = zext i6 %p_read_102"   --->   Operation 472 'zext' 'zext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1273_105 = zext i6 %p_read_102"   --->   Operation 473 'zext' 'zext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i10 %trunc_ln818_33"   --->   Operation 474 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_102, i3 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln1273_107 = zext i9 %shl_ln1273_32"   --->   Operation 476 'zext' 'zext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_102, i1 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1273_108 = zext i7 %shl_ln1273_33"   --->   Operation 478 'zext' 'zext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln1273_109 = zext i7 %shl_ln1273_33"   --->   Operation 479 'zext' 'zext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1273_110 = zext i7 %shl_ln1273_33"   --->   Operation 480 'zext' 'zext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.71ns)   --->   "%r_V_94 = sub i10 %zext_ln1273_110, i10 %zext_ln1273_107"   --->   Operation 481 'sub' 'r_V_94' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_94, i32 1, i32 9"   --->   Operation 482 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i9 %trunc_ln818_34"   --->   Operation 483 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_102, i2 0"   --->   Operation 484 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln1273_111 = zext i8 %shl_ln1273_34"   --->   Operation 485 'zext' 'zext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.70ns)   --->   "%r_V_95 = add i9 %zext_ln1273_111, i9 %zext_ln1273_105"   --->   Operation 486 'add' 'r_V_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_95, i32 1, i32 8"   --->   Operation 487 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i8 %mult_V_51" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 488 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.70ns)   --->   "%r_V_96 = sub i9 0, i9 %zext_ln1273_111"   --->   Operation 489 'sub' 'r_V_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_96, i32 1, i32 8"   --->   Operation 490 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_102, i4 0"   --->   Operation 491 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln1273_112 = zext i10 %shl_ln1273_35"   --->   Operation 492 'zext' 'zext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.72ns)   --->   "%sub_ln1273_43 = sub i11 0, i11 %zext_ln1273_112"   --->   Operation 493 'sub' 'sub_ln1273_43' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i11 %sub_ln1273_43"   --->   Operation 494 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.73ns)   --->   "%r_V_97 = sub i12 %sext_ln1273_12, i12 %zext_ln1273_108"   --->   Operation 495 'sub' 'r_V_97' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_97, i32 1, i32 11"   --->   Operation 496 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.71ns)   --->   "%sub_ln1273_45 = sub i10 0, i10 %zext_ln1273_107"   --->   Operation 497 'sub' 'sub_ln1273_45' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i10 %sub_ln1273_45"   --->   Operation 498 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.72ns)   --->   "%r_V_98 = sub i11 %sext_ln1273_13, i11 %zext_ln1273_106"   --->   Operation 499 'sub' 'r_V_98' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_98, i32 1, i32 10"   --->   Operation 500 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i10 %trunc_ln818_36"   --->   Operation 501 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i10 %mult_V_54" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_102, i5 0"   --->   Operation 503 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1273_113 = zext i11 %shl_ln1273_36"   --->   Operation 504 'zext' 'zext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.73ns)   --->   "%r_V_100 = sub i12 %zext_ln1273_113, i12 %zext_ln1273_108"   --->   Operation 505 'sub' 'r_V_100' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_100, i32 1, i32 11"   --->   Operation 506 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.72ns)   --->   "%r_V_101 = sub i11 %sext_ln1273_13, i11 %zext_ln1273_109"   --->   Operation 507 'sub' 'r_V_101' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_101, i32 1, i32 10"   --->   Operation 508 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i10 %trunc_ln818_37"   --->   Operation 509 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.71ns)   --->   "%r_V_102 = sub i10 %zext_ln1273_107, i10 %zext_ln1273_104"   --->   Operation 510 'sub' 'r_V_102' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_102, i32 1, i32 9"   --->   Operation 511 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln1273_114 = zext i6 %p_read_101"   --->   Operation 512 'zext' 'zext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1273_115 = zext i6 %p_read_101"   --->   Operation 513 'zext' 'zext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_101, i4 0"   --->   Operation 514 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1273_116 = zext i10 %shl_ln1273_37"   --->   Operation 515 'zext' 'zext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_101, i1 0"   --->   Operation 516 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1273_117 = zext i7 %shl_ln1273_38"   --->   Operation 517 'zext' 'zext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.72ns)   --->   "%r_V_103 = sub i11 %zext_ln1273_117, i11 %zext_ln1273_116"   --->   Operation 518 'sub' 'r_V_103' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_103, i32 1, i32 10"   --->   Operation 519 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i10 %trunc_ln818_39"   --->   Operation 520 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%mult_V_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_101, i2 0"   --->   Operation 521 'bitconcatenate' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1273_118 = zext i8 %mult_V_56"   --->   Operation 522 'zext' 'zext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.72ns)   --->   "%r_V_104 = sub i11 %zext_ln1273_118, i11 %zext_ln1273_116"   --->   Operation 523 'sub' 'r_V_104' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_104, i32 1, i32 10"   --->   Operation 524 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i10 %trunc_ln818_40"   --->   Operation 525 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.72ns)   --->   "%r_V_105 = sub i11 %zext_ln1273_116, i11 %zext_ln1273_117"   --->   Operation 526 'sub' 'r_V_105' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_105, i32 1, i32 10"   --->   Operation 527 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.72ns)   --->   "%r_V_106 = sub i11 %zext_ln1273_116, i11 %zext_ln1273_118"   --->   Operation 528 'sub' 'r_V_106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_106, i32 1, i32 10"   --->   Operation 529 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i10 %trunc_ln818_42"   --->   Operation 530 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1273_120 = zext i11 %sext_ln1273_48"   --->   Operation 531 'zext' 'zext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (1.23ns)   --->   "%r_V_107 = mul i10 %zext_ln1273_115, i10 11"   --->   Operation 532 'mul' 'r_V_107' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_107, i32 1, i32 9"   --->   Operation 533 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%r_V_109 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_101, i3 0"   --->   Operation 534 'bitconcatenate' 'r_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1273_121 = zext i9 %r_V_109"   --->   Operation 535 'zext' 'zext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.71ns)   --->   "%r_V_108 = sub i10 0, i10 %zext_ln1273_121"   --->   Operation 536 'sub' 'r_V_108' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_108, i32 1, i32 9"   --->   Operation 537 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i9 %trunc_ln818_43"   --->   Operation 538 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i8 %mult_V_56" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 539 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (1.23ns)   --->   "%r_V_110 = mul i10 %zext_ln1273_115, i10 13"   --->   Operation 540 'mul' 'r_V_110' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln17_8 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_110, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 541 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_101, i5 0"   --->   Operation 542 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1273_122 = zext i11 %shl_ln1273_39"   --->   Operation 543 'zext' 'zext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.73ns)   --->   "%r_V_111 = sub i12 0, i12 %zext_ln1273_122"   --->   Operation 544 'sub' 'r_V_111' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_111, i32 1, i32 11"   --->   Operation 545 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i11 %mult_V_58" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 546 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.72ns)   --->   "%r_V_112 = sub i11 %zext_ln1273_116, i11 %zext_ln1273_114"   --->   Operation 547 'sub' 'r_V_112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_112, i32 1, i32 10"   --->   Operation 548 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i5 %mult_V_59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 549 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i5 %mult_V_59" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 550 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1273_123 = zext i6 %p_read_100"   --->   Operation 551 'zext' 'zext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln1273_124 = zext i6 %p_read_100"   --->   Operation 552 'zext' 'zext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_100, i4 0"   --->   Operation 553 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1273_125 = zext i10 %shl_ln1273_40"   --->   Operation 554 'zext' 'zext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.72ns)   --->   "%sub_ln1273_57 = sub i11 0, i11 %zext_ln1273_125"   --->   Operation 555 'sub' 'sub_ln1273_57' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i11 %sub_ln1273_57"   --->   Operation 556 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_100, i2 0"   --->   Operation 557 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln1273_126 = zext i8 %shl_ln1273_41"   --->   Operation 558 'zext' 'zext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1273_127 = zext i8 %shl_ln1273_41"   --->   Operation 559 'zext' 'zext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.73ns)   --->   "%r_V_113 = sub i12 %sext_ln1273_14, i12 %zext_ln1273_126"   --->   Operation 560 'sub' 'r_V_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_113, i32 1, i32 11"   --->   Operation 561 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.23ns)   --->   "%r_V_114 = mul i11 %zext_ln1273_124, i11 2037"   --->   Operation 562 'mul' 'r_V_114' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_114, i32 1, i32 10"   --->   Operation 563 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.70ns)   --->   "%r_V_115 = add i9 %zext_ln1273_127, i9 %zext_ln1273_123"   --->   Operation 564 'add' 'r_V_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_115, i32 1, i32 8"   --->   Operation 565 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i8 %mult_V_61" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 566 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_100, i3 0"   --->   Operation 567 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1273_128 = zext i9 %shl_ln1273_42"   --->   Operation 568 'zext' 'zext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_100, i1 0"   --->   Operation 569 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1273_129 = zext i7 %shl_ln1273_43"   --->   Operation 570 'zext' 'zext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.71ns)   --->   "%r_V_116 = add i10 %zext_ln1273_128, i10 %zext_ln1273_129"   --->   Operation 571 'add' 'r_V_116' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_116, i32 1, i32 9"   --->   Operation 572 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i9 %mult_V_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 573 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1273_130 = zext i6 %p_read_99"   --->   Operation 574 'zext' 'zext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%r_V_199 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_99, i1 0"   --->   Operation 575 'bitconcatenate' 'r_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i7 %r_V_199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 576 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_99, i5 0"   --->   Operation 577 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1273_133 = zext i11 %shl_ln1273_44"   --->   Operation 578 'zext' 'zext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_99, i3 0"   --->   Operation 579 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1273_134 = zext i9 %shl_ln1273_45"   --->   Operation 580 'zext' 'zext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.73ns)   --->   "%r_V_119 = sub i12 %zext_ln1273_134, i12 %zext_ln1273_133"   --->   Operation 581 'sub' 'r_V_119' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_119, i32 1, i32 11"   --->   Operation 582 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1273_136 = zext i9 %shl_ln1273_45"   --->   Operation 583 'zext' 'zext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.71ns)   --->   "%r_V_121 = sub i10 %zext_ln1273_130, i10 %zext_ln1273_136"   --->   Operation 584 'sub' 'r_V_121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_121, i32 1, i32 9"   --->   Operation 585 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i9 %trunc_ln818_47"   --->   Operation 586 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.73ns)   --->   "%r_V_122 = sub i12 0, i12 %zext_ln1273_133"   --->   Operation 587 'sub' 'r_V_122' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_122, i32 1, i32 11"   --->   Operation 588 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1273_137 = zext i6 %p_read_98"   --->   Operation 589 'zext' 'zext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (1.23ns)   --->   "%r_V_123 = mul i10 %zext_ln1273_137, i10 13"   --->   Operation 590 'mul' 'r_V_123' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_123, i32 1, i32 9"   --->   Operation 591 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln818_19 = zext i9 %mult_V_69"   --->   Operation 592 'zext' 'zext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_98, i4 0"   --->   Operation 593 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln1273_138 = zext i10 %shl_ln1273_47"   --->   Operation 594 'zext' 'zext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_98, i1 0"   --->   Operation 595 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1273_139 = zext i7 %shl_ln1273_48"   --->   Operation 596 'zext' 'zext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.72ns)   --->   "%r_V_124 = add i11 %zext_ln1273_138, i11 %zext_ln1273_139"   --->   Operation 597 'add' 'r_V_124' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_124, i32 1, i32 10"   --->   Operation 598 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln818_20 = zext i10 %mult_V_70"   --->   Operation 599 'zext' 'zext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i6 %p_read_97"   --->   Operation 600 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1273_140 = zext i6 %p_read_97"   --->   Operation 601 'zext' 'zext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1273_141 = zext i6 %p_read_97"   --->   Operation 602 'zext' 'zext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1273_142 = zext i6 %p_read_97"   --->   Operation 603 'zext' 'zext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (1.23ns)   --->   "%r_V_125 = mul i12 %zext_ln1273_17, i12 4074"   --->   Operation 604 'mul' 'r_V_125' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_125, i32 1, i32 11"   --->   Operation 605 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i11 %mult_V_71" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 606 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%r_V_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_97, i4 0"   --->   Operation 607 'bitconcatenate' 'r_V_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln1273_143 = zext i10 %r_V_130"   --->   Operation 608 'zext' 'zext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.72ns)   --->   "%r_V_126 = add i11 %zext_ln1273_143, i11 %zext_ln1273_141"   --->   Operation 609 'add' 'r_V_126' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_126, i32 1, i32 10"   --->   Operation 610 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln818_21 = zext i10 %mult_V_72"   --->   Operation 611 'zext' 'zext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.72ns)   --->   "%r_V_127 = sub i11 %zext_ln1273_143, i11 %zext_ln1273_141"   --->   Operation 612 'sub' 'r_V_127' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_127, i32 1, i32 10"   --->   Operation 613 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i10 %trunc_ln818_48"   --->   Operation 614 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1273_144 = zext i11 %sext_ln1273_52"   --->   Operation 615 'zext' 'zext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_97, i2 0"   --->   Operation 616 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1273_145 = zext i8 %shl_ln1273_49"   --->   Operation 617 'zext' 'zext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.70ns)   --->   "%r_V_128 = add i9 %zext_ln1273_145, i9 %zext_ln1273_140"   --->   Operation 618 'add' 'r_V_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_128, i32 1, i32 8"   --->   Operation 619 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i8 %mult_V_73" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 620 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_97, i1 0"   --->   Operation 621 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1273_146 = zext i7 %shl_ln1273_50"   --->   Operation 622 'zext' 'zext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.72ns)   --->   "%r_V_129 = sub i11 %zext_ln1273_143, i11 %zext_ln1273_146"   --->   Operation 623 'sub' 'r_V_129' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_129, i32 1, i32 10"   --->   Operation 624 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i10 %trunc_ln818_49" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 625 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i11 %sext_ln17_36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%mult_V_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_97, i3 0"   --->   Operation 627 'bitconcatenate' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i9 %mult_V_74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 628 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1273_147 = zext i9 %mult_V_74"   --->   Operation 629 'zext' 'zext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.71ns)   --->   "%r_V_131 = add i10 %zext_ln1273_147, i10 %zext_ln1273_142"   --->   Operation 630 'add' 'r_V_131' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_131, i32 1, i32 9"   --->   Operation 631 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln818_22 = zext i9 %mult_V_75"   --->   Operation 632 'zext' 'zext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i5 %mult_V_76" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 633 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1273_149 = zext i6 %p_read_96"   --->   Operation 634 'zext' 'zext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.23ns)   --->   "%r_V_132 = mul i11 %zext_ln1273_149, i11 19"   --->   Operation 635 'mul' 'r_V_132' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_132, i32 1, i32 10"   --->   Operation 636 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln818_23 = zext i10 %mult_V_77"   --->   Operation 637 'zext' 'zext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_96, i4 0"   --->   Operation 638 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1273_150 = zext i10 %shl_ln1273_51"   --->   Operation 639 'zext' 'zext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.72ns)   --->   "%sub_ln1273_64 = sub i11 0, i11 %zext_ln1273_150"   --->   Operation 640 'sub' 'sub_ln1273_64' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (1.23ns)   --->   "%r_V_135 = mul i11 %zext_ln1273_149, i11 21"   --->   Operation 641 'mul' 'r_V_135' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_135, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 642 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i5 %mult_V_80" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 643 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i6 %p_read_95"   --->   Operation 644 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln1273_152 = zext i6 %p_read_95"   --->   Operation 645 'zext' 'zext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1273_153 = zext i6 %p_read_95"   --->   Operation 646 'zext' 'zext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_95, i4 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln1273_154 = zext i10 %shl_ln1273_53"   --->   Operation 648 'zext' 'zext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%r_V_138 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_95, i2 0"   --->   Operation 649 'bitconcatenate' 'r_V_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln1273_155 = zext i8 %r_V_138"   --->   Operation 650 'zext' 'zext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.72ns)   --->   "%r_V_137 = sub i11 %zext_ln1273_155, i11 %zext_ln1273_154"   --->   Operation 651 'sub' 'r_V_137' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_137, i32 1, i32 10"   --->   Operation 652 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i10 %trunc_ln818_51"   --->   Operation 653 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%mult_V_81 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_95, i1 0"   --->   Operation 654 'bitconcatenate' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i7 %mult_V_81" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 655 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_95, i5 0"   --->   Operation 656 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1273_156 = zext i11 %shl_ln1273_54"   --->   Operation 657 'zext' 'zext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.73ns)   --->   "%r_V_139 = sub i12 0, i12 %zext_ln1273_156"   --->   Operation 658 'sub' 'r_V_139' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_139, i32 1, i32 11"   --->   Operation 659 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i11 %mult_V_82" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 660 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.73ns)   --->   "%r_V_140 = sub i12 %zext_ln1273_156, i12 %zext_ln1273_19"   --->   Operation 661 'sub' 'r_V_140' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_140, i32 1, i32 11"   --->   Operation 662 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (1.23ns)   --->   "%r_V_141 = mul i11 %zext_ln1273_153, i11 25"   --->   Operation 663 'mul' 'r_V_141' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_141, i32 1, i32 10"   --->   Operation 664 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_95, i3 0"   --->   Operation 665 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln1273_157 = zext i9 %shl_ln1273_55"   --->   Operation 666 'zext' 'zext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.71ns)   --->   "%sub_ln1273_70 = sub i10 0, i10 %zext_ln1273_157"   --->   Operation 667 'sub' 'sub_ln1273_70' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i10 %sub_ln1273_70"   --->   Operation 668 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1273_158 = zext i7 %mult_V_81"   --->   Operation 669 'zext' 'zext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1273_159 = zext i7 %mult_V_81"   --->   Operation 670 'zext' 'zext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.72ns)   --->   "%r_V_142 = sub i11 %sext_ln1273_16, i11 %zext_ln1273_159"   --->   Operation 671 'sub' 'r_V_142' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_142, i32 1, i32 10"   --->   Operation 672 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i10 %trunc_ln818_52"   --->   Operation 673 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.70ns)   --->   "%r_V_143 = sub i8 0, i8 %zext_ln1273_158"   --->   Operation 674 'sub' 'r_V_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_143, i32 1, i32 7"   --->   Operation 675 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i7 %trunc_ln818_53"   --->   Operation 676 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (1.23ns)   --->   "%r_V_144 = mul i12 %zext_ln1273_19, i12 4067"   --->   Operation 677 'mul' 'r_V_144' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_144, i32 1, i32 11"   --->   Operation 678 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i11 %mult_V_85" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 679 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.72ns)   --->   "%r_V_145 = sub i11 %zext_ln1273_154, i11 %zext_ln1273_155"   --->   Operation 680 'sub' 'r_V_145' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_145, i32 1, i32 10"   --->   Operation 681 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i10 %trunc_ln818_54"   --->   Operation 682 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln1273_160 = zext i11 %sext_ln1273_56"   --->   Operation 683 'zext' 'zext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%r_V_146 = sub i7 0, i7 %zext_ln1273_152"   --->   Operation 684 'sub' 'r_V_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_146, i32 1, i32 6"   --->   Operation 685 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i6 %trunc_ln818_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 686 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i6 %trunc_ln818_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 687 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1273_161 = zext i6 %p_read2047"   --->   Operation 688 'zext' 'zext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln1273_162 = zext i6 %p_read2047"   --->   Operation 689 'zext' 'zext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1273_163 = zext i6 %p_read2047"   --->   Operation 690 'zext' 'zext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (1.23ns)   --->   "%r_V_147 = mul i11 %zext_ln1273_163, i11 19"   --->   Operation 691 'mul' 'r_V_147' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_147, i32 1, i32 10"   --->   Operation 692 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln818_24 = zext i10 %mult_V_86"   --->   Operation 693 'zext' 'zext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%r_V_200 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read2047, i2 0"   --->   Operation 694 'bitconcatenate' 'r_V_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln1273_164 = zext i8 %r_V_200"   --->   Operation 695 'zext' 'zext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.70ns)   --->   "%r_V_148 = add i9 %zext_ln1273_164, i9 %zext_ln1273_162"   --->   Operation 696 'add' 'r_V_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_148, i32 1, i32 8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 697 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.70ns)   --->   "%r_V_149 = sub i9 0, i9 %zext_ln1273_164"   --->   Operation 698 'sub' 'r_V_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i9 %r_V_149"   --->   Operation 699 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_149, i32 1, i32 8"   --->   Operation 700 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i8 %trunc_ln818_56"   --->   Operation 701 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.71ns)   --->   "%r_V_150 = sub i10 %sext_ln1270_2, i10 %zext_ln1273_161"   --->   Operation 702 'sub' 'r_V_150' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_150, i32 1, i32 9"   --->   Operation 703 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read2047, i5 0"   --->   Operation 704 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln1273_165 = zext i11 %shl_ln1273_56"   --->   Operation 705 'zext' 'zext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read2047, i1 0"   --->   Operation 706 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln1273_166 = zext i7 %shl_ln1273_57"   --->   Operation 707 'zext' 'zext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.73ns)   --->   "%r_V_152 = sub i12 %zext_ln1273_165, i12 %zext_ln1273_166"   --->   Operation 708 'sub' 'r_V_152' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_152, i32 1, i32 11"   --->   Operation 709 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i11 %mult_V_88" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 710 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i6 %p_read_94"   --->   Operation 711 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln1273_169 = zext i6 %p_read_94"   --->   Operation 712 'zext' 'zext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_112 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_94, i1 0"   --->   Operation 713 'bitconcatenate' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i7 %mult_V_112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 714 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (1.23ns)   --->   "%r_V_155 = mul i11 %zext_ln1273_169, i11 19"   --->   Operation 715 'mul' 'r_V_155' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_155, i32 1, i32 10"   --->   Operation 716 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln818_25 = zext i10 %mult_V_91"   --->   Operation 717 'zext' 'zext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (1.23ns)   --->   "%r_V_157 = mul i12 %zext_ln1273_21, i12 4075"   --->   Operation 718 'mul' 'r_V_157' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_157, i32 1, i32 11"   --->   Operation 719 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_94, i4 0"   --->   Operation 720 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1273_174 = zext i10 %shl_ln1273_59"   --->   Operation 721 'zext' 'zext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln1273_175 = zext i7 %mult_V_112"   --->   Operation 722 'zext' 'zext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.72ns)   --->   "%r_V_159 = sub i11 %zext_ln1273_175, i11 %zext_ln1273_174"   --->   Operation 723 'sub' 'r_V_159' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_159, i32 1, i32 10"   --->   Operation 724 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i10 %trunc_ln818_59"   --->   Operation 725 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (1.23ns)   --->   "%r_V_162 = mul i11 %zext_ln1273_169, i11 2035"   --->   Operation 726 'mul' 'r_V_162' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_162, i32 1, i32 10"   --->   Operation 727 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i10 %trunc_ln818_62"   --->   Operation 728 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i6 %p_read_93"   --->   Operation 729 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln1273_177 = zext i6 %p_read_93"   --->   Operation 730 'zext' 'zext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln1273_178 = zext i6 %p_read_93"   --->   Operation 731 'zext' 'zext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1273_179 = zext i6 %p_read_93"   --->   Operation 732 'zext' 'zext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln1273_180 = zext i6 %p_read_93"   --->   Operation 733 'zext' 'zext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%r_V_166 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_93, i2 0"   --->   Operation 734 'bitconcatenate' 'r_V_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln1273_181 = zext i8 %r_V_166"   --->   Operation 735 'zext' 'zext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln1273_182 = zext i8 %r_V_166"   --->   Operation 736 'zext' 'zext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.70ns)   --->   "%sub_ln1273_82 = sub i9 0, i9 %zext_ln1273_182"   --->   Operation 737 'sub' 'sub_ln1273_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i9 %sub_ln1273_82"   --->   Operation 738 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.71ns)   --->   "%r_V_164 = sub i10 %sext_ln1273_17, i10 %zext_ln1273_179"   --->   Operation 739 'sub' 'r_V_164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_164, i32 1, i32 9"   --->   Operation 740 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i9 %trunc_ln818_63"   --->   Operation 741 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_93, i4 0"   --->   Operation 742 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1273_183 = zext i10 %shl_ln1273_60"   --->   Operation 743 'zext' 'zext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.72ns)   --->   "%r_V_165 = sub i11 %zext_ln1273_183, i11 %zext_ln1273_181"   --->   Operation 744 'sub' 'r_V_165' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_165, i32 1, i32 10"   --->   Operation 745 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i10 %trunc_ln818_64"   --->   Operation 746 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i11 %sext_ln1270_4"   --->   Operation 747 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%mult_V_113 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_93, i1 0"   --->   Operation 748 'bitconcatenate' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i7 %mult_V_113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 749 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i7 %mult_V_113"   --->   Operation 750 'zext' 'zext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_93, i3 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1273_184 = zext i9 %shl_ln1273_61"   --->   Operation 752 'zext' 'zext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.71ns)   --->   "%r_V_168 = add i10 %zext_ln1273_184, i10 %zext_ln1270_4"   --->   Operation 753 'add' 'r_V_168' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_168, i32 1, i32 9"   --->   Operation 754 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (1.23ns)   --->   "%r_V_169 = mul i11 %zext_ln1273_177, i11 29"   --->   Operation 755 'mul' 'r_V_169' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_169, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 756 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.71ns)   --->   "%r_V_170 = sub i10 %zext_ln1273_184, i10 %zext_ln1273_179"   --->   Operation 757 'sub' 'r_V_170' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_170, i32 1, i32 9"   --->   Operation 758 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.70ns)   --->   "%r_V_171 = add i9 %zext_ln1273_182, i9 %zext_ln1273_178"   --->   Operation 759 'add' 'r_V_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_171, i32 1, i32 8"   --->   Operation 760 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln818_26 = zext i8 %mult_V_96"   --->   Operation 761 'zext' 'zext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (1.23ns)   --->   "%r_V_172 = mul i12 %zext_ln1273_22, i12 4071"   --->   Operation 762 'mul' 'r_V_172' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_172, i32 1, i32 11"   --->   Operation 763 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.70ns)   --->   "%r_V_173 = sub i9 %zext_ln1273_178, i9 %zext_ln1273_182"   --->   Operation 764 'sub' 'r_V_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_173, i32 1, i32 8"   --->   Operation 765 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i8 %trunc_ln818_66"   --->   Operation 766 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.71ns)   --->   "%r_V_174 = sub i10 %zext_ln1273_179, i10 %zext_ln1273_184"   --->   Operation 767 'sub' 'r_V_174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_174, i32 1, i32 9"   --->   Operation 768 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i9 %trunc_ln818_67" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 769 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%r_V_178 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_92, i2 0"   --->   Operation 770 'bitconcatenate' 'r_V_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1273_185 = zext i8 %r_V_178"   --->   Operation 771 'zext' 'zext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.70ns)   --->   "%r_V_175 = sub i9 0, i9 %zext_ln1273_185"   --->   Operation 772 'sub' 'r_V_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_175, i32 1, i32 8"   --->   Operation 773 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i8 %trunc_ln818_68"   --->   Operation 774 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_92, i4 0"   --->   Operation 775 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1273_186 = zext i10 %shl_ln1273_62"   --->   Operation 776 'zext' 'zext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_98 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_92, i1 0"   --->   Operation 777 'bitconcatenate' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln1273_187 = zext i7 %mult_V_98"   --->   Operation 778 'zext' 'zext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1273_188 = zext i7 %mult_V_98"   --->   Operation 779 'zext' 'zext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.72ns)   --->   "%r_V_176 = add i11 %zext_ln1273_186, i11 %zext_ln1273_188"   --->   Operation 780 'add' 'r_V_176' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_176, i32 1, i32 10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 781 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_92, i3 0"   --->   Operation 782 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln1273_189 = zext i9 %shl_ln1273_63"   --->   Operation 783 'zext' 'zext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.71ns)   --->   "%r_V_177 = add i10 %zext_ln1273_189, i10 %zext_ln1273_187"   --->   Operation 784 'add' 'r_V_177' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_177, i32 1, i32 9"   --->   Operation 785 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln1273_190 = zext i6 %p_read_91"   --->   Operation 786 'zext' 'zext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1273_191 = zext i6 %p_read_91"   --->   Operation 787 'zext' 'zext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_91, i3 0"   --->   Operation 788 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1273_192 = zext i9 %shl_ln1273_64"   --->   Operation 789 'zext' 'zext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.71ns)   --->   "%r_V_179 = sub i10 %zext_ln1273_192, i10 %zext_ln1273_191"   --->   Operation 790 'sub' 'r_V_179' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_179, i32 1, i32 9"   --->   Operation 791 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i9 %trunc_ln818_69"   --->   Operation 792 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln1273_193 = zext i11 %sext_ln1273_67"   --->   Operation 793 'zext' 'zext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_91, i4 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1273_194 = zext i10 %shl_ln1273_65"   --->   Operation 795 'zext' 'zext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%r_V_202 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_91, i1 0"   --->   Operation 796 'bitconcatenate' 'r_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1273_195 = zext i7 %r_V_202"   --->   Operation 797 'zext' 'zext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.72ns)   --->   "%r_V_180 = sub i11 %zext_ln1273_194, i11 %zext_ln1273_195"   --->   Operation 798 'sub' 'r_V_180' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_180, i32 1, i32 10"   --->   Operation 799 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i10 %trunc_ln818_70"   --->   Operation 800 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i11 %sext_ln1270_5"   --->   Operation 801 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i6 %p_read_91" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 802 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (1.23ns)   --->   "%r_V_182 = mul i10 %zext_ln1273_191, i10 11"   --->   Operation 803 'mul' 'r_V_182' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_182, i32 1, i32 9"   --->   Operation 804 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln818_27 = zext i9 %mult_V_100"   --->   Operation 805 'zext' 'zext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i7 %r_V_202" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 806 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (1.23ns)   --->   "%r_V_183 = mul i11 %zext_ln1273_190, i11 2037"   --->   Operation 807 'mul' 'r_V_183' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_183, i32 1, i32 10"   --->   Operation 808 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.72ns)   --->   "%r_V_184 = sub i11 %zext_ln1273_190, i11 %zext_ln1273_194"   --->   Operation 809 'sub' 'r_V_184' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_184, i32 1, i32 10"   --->   Operation 810 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i10 %trunc_ln818_72" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 811 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i6 %p_read_90"   --->   Operation 812 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln1273_197 = zext i6 %p_read_90"   --->   Operation 813 'zext' 'zext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (1.23ns)   --->   "%r_V_185 = mul i12 %zext_ln1273_25, i12 4069"   --->   Operation 814 'mul' 'r_V_185' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_185, i32 1, i32 11"   --->   Operation 815 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i11 %mult_V_102" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 816 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_90, i2 0"   --->   Operation 817 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln1273_198 = zext i8 %shl_ln1273_66"   --->   Operation 818 'zext' 'zext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.70ns)   --->   "%r_V_186 = sub i9 %zext_ln1273_197, i9 %zext_ln1273_198"   --->   Operation 819 'sub' 'r_V_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_186, i32 1, i32 8"   --->   Operation 820 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i8 %trunc_ln818_73"   --->   Operation 821 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i6 %p_read_89"   --->   Operation 822 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln1273_199 = zext i6 %p_read_89"   --->   Operation 823 'zext' 'zext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1273_200 = zext i6 %p_read_89"   --->   Operation 824 'zext' 'zext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%r_V_190 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_89, i3 0"   --->   Operation 825 'bitconcatenate' 'r_V_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln1273_201 = zext i9 %r_V_190"   --->   Operation 826 'zext' 'zext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_89, i1 0"   --->   Operation 827 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln1273_203 = zext i7 %shl_ln1273_67"   --->   Operation 828 'zext' 'zext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.71ns)   --->   "%r_V_188 = add i10 %zext_ln1273_201, i10 %zext_ln1273_203"   --->   Operation 829 'add' 'r_V_188' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_188, i32 1, i32 9"   --->   Operation 830 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i9 %mult_V_103" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 831 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_104 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_89, i2 0"   --->   Operation 832 'bitconcatenate' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln1273_207 = zext i8 %mult_V_104"   --->   Operation 833 'zext' 'zext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.70ns)   --->   "%sub_ln1273_90 = sub i9 0, i9 %zext_ln1273_207"   --->   Operation 834 'sub' 'sub_ln1273_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i9 %sub_ln1273_90"   --->   Operation 835 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.71ns)   --->   "%r_V_191 = sub i10 %sext_ln1273_18, i10 %zext_ln1273_199"   --->   Operation 836 'sub' 'r_V_191' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_191, i32 1, i32 9"   --->   Operation 837 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i9 %trunc_ln818_75"   --->   Operation 838 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i5 %mult_V_107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 839 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i5 %mult_V_107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 840 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (1.23ns)   --->   "%r_V_195 = mul i11 %zext_ln1273_200, i11 21"   --->   Operation 841 'mul' 'r_V_195' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_195, i32 1, i32 10"   --->   Operation 842 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i10 %mult_V_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 843 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.71ns)   --->   "%sub_ln1273_95 = sub i10 0, i10 %zext_ln1273_201"   --->   Operation 844 'sub' 'sub_ln1273_95' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i10 %sub_ln1273_95"   --->   Operation 845 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.72ns)   --->   "%r_V_196 = sub i11 %sext_ln1273_19, i11 %zext_ln1273_200"   --->   Operation 846 'sub' 'r_V_196' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_196, i32 1, i32 10"   --->   Operation 847 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i10 %trunc_ln818_78"   --->   Operation 848 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (1.23ns)   --->   "%r_V_197 = mul i12 %zext_ln1273_26, i12 4074"   --->   Operation 849 'mul' 'r_V_197' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_197, i32 1, i32 11"   --->   Operation 850 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i11 %mult_V_109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 851 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (1.23ns)   --->   "%r_V_198 = mul i12 %zext_ln1273_26, i12 4075"   --->   Operation 852 'mul' 'r_V_198' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_198, i32 1, i32 11"   --->   Operation 853 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i11 %mult_V_110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 854 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.72ns)   --->   "%add_ln813 = add i10 %trunc_ln, i10 224"   --->   Operation 855 'add' 'add_ln813' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i10 %add_ln813"   --->   Operation 856 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.72ns)   --->   "%add_ln813_4 = add i12 %zext_ln813, i12 %sext_ln17_2"   --->   Operation 857 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5 = add i12 %add_ln813_4, i12 %sext_ln1273_23"   --->   Operation 858 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 859 [1/1] (0.70ns)   --->   "%add_ln813_6 = add i8 %sext_ln1273_25, i8 %zext_ln1273_48"   --->   Operation 859 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %add_ln813_6"   --->   Operation 860 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_7 = add i12 %sext_ln813, i12 %add_ln813_5"   --->   Operation 861 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 862 [1/1] (0.73ns)   --->   "%add_ln813_9 = add i12 %zext_ln1273_80, i12 %zext_ln17_19"   --->   Operation 862 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.73ns)   --->   "%add_ln813_14 = add i12 %zext_ln818_1, i12 224"   --->   Operation 863 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i12 %add_ln813_14"   --->   Operation 864 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.74ns)   --->   "%add_ln813_15 = add i13 %zext_ln813_1, i13 %sext_ln17_6"   --->   Operation 865 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.73ns)   --->   "%add_ln813_16 = add i13 %zext_ln17_5, i13 %sext_ln1273_45"   --->   Operation 866 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.70ns)   --->   "%add_ln813_18 = add i8 %zext_ln17_12, i8 %zext_ln17_41"   --->   Operation 867 'add' 'add_ln813_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i8 %add_ln813_18"   --->   Operation 868 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.71ns)   --->   "%add_ln813_19 = add i9 %zext_ln813_13, i9 %trunc_ln17_6"   --->   Operation 869 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.73ns)   --->   "%add_ln813_21 = add i12 %zext_ln1273_160, i12 %zext_ln1273_21"   --->   Operation 870 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.73ns)   --->   "%add_ln813_23 = add i12 %sext_ln17_30, i12 %zext_ln17_14"   --->   Operation 871 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.71ns)   --->   "%add_ln813_27 = add i9 %mult_V_10, i9 192"   --->   Operation 872 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i9 %add_ln813_27"   --->   Operation 873 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.73ns)   --->   "%add_ln813_28 = add i12 %sext_ln17_14, i12 %zext_ln813_2"   --->   Operation 874 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i12 %add_ln813_28"   --->   Operation 875 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_29 = add i13 %sext_ln813_10, i13 %sext_ln17_27"   --->   Operation 876 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 877 [1/1] (0.72ns)   --->   "%add_ln813_30 = add i11 %sext_ln1273_33, i11 %zext_ln17_11"   --->   Operation 877 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i11 %add_ln813_30"   --->   Operation 878 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_31 = add i13 %sext_ln813_17, i13 %add_ln813_29"   --->   Operation 879 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 880 [1/1] (0.71ns)   --->   "%add_ln813_33 = add i10 %zext_ln818_19, i10 %zext_ln17_36"   --->   Operation 880 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.70ns)   --->   "%add_ln813_36 = add i9 %zext_ln1273_164, i9 %zext_ln818_26"   --->   Operation 881 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i9 %add_ln813_36"   --->   Operation 882 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.72ns)   --->   "%add_ln813_37 = add i11 %zext_ln813_25, i11 %sext_ln1270_1"   --->   Operation 883 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.72ns)   --->   "%add_ln813_39 = add i10 %zext_ln818_2, i10 352"   --->   Operation 884 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i10 %add_ln813_39"   --->   Operation 885 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.73ns)   --->   "%add_ln813_40 = add i12 %sext_ln17_8, i12 %zext_ln813_3"   --->   Operation 886 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i12 %add_ln813_40"   --->   Operation 887 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_41 = add i13 %sext_ln813_14, i13 %zext_ln17_6"   --->   Operation 888 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 889 [1/1] (0.72ns)   --->   "%add_ln813_42 = add i11 %sext_ln1273_41, i11 %zext_ln17_21"   --->   Operation 889 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i11 %add_ln813_42"   --->   Operation 890 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_43 = add i13 %sext_ln813_24, i13 %add_ln813_41"   --->   Operation 891 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 892 [1/1] (0.72ns)   --->   "%add_ln813_46 = add i10 %trunc_ln17_4, i10 %zext_ln17_42"   --->   Operation 892 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i10 %add_ln813_46"   --->   Operation 893 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.72ns)   --->   "%add_ln813_47 = add i11 %zext_ln813_26, i11 %zext_ln818_25"   --->   Operation 894 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.72ns)   --->   "%add_ln813_49 = add i11 %zext_ln818_3, i11 320"   --->   Operation 895 'add' 'add_ln813_49' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i11 %add_ln813_49"   --->   Operation 896 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.73ns)   --->   "%add_ln813_50 = add i12 %zext_ln818_6, i12 %zext_ln813_4"   --->   Operation 897 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.71ns)   --->   "%add_ln813_52 = add i10 %sext_ln1273_42, i10 %sext_ln1273_26"   --->   Operation 898 'add' 'add_ln813_52' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_58 = add i12 %zext_ln818_5, i12 320"   --->   Operation 899 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 900 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_59 = add i12 %add_ln813_58, i12 %sext_ln1273_24"   --->   Operation 900 'add' 'add_ln813_59' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 901 [1/1] (0.73ns)   --->   "%add_ln813_60 = add i12 %sext_ln17_11, i12 %sext_ln17_23"   --->   Operation 901 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.72ns)   --->   "%add_ln813_62 = add i11 %sext_ln1273_30, i11 %sext_ln1273_32"   --->   Operation 902 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i11 %add_ln813_62"   --->   Operation 903 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.73ns)   --->   "%add_ln813_63 = add i12 %sext_ln813_56, i12 %zext_ln17_8"   --->   Operation 904 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.72ns)   --->   "%add_ln813_67 = add i11 %sext_ln1273_47, i11 %sext_ln1270_1"   --->   Operation 905 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i11 %add_ln813_67"   --->   Operation 906 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.73ns)   --->   "%add_ln813_68 = add i13 %sext_ln813_63, i13 %zext_ln1270_6"   --->   Operation 907 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_70 = add i12 %sext_ln17, i12 256"   --->   Operation 908 'add' 'add_ln813_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 909 [1/1] (0.71ns)   --->   "%add_ln813_71 = add i10 %sext_ln1273_37, i10 %sext_ln1273_27"   --->   Operation 909 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i10 %add_ln813_71"   --->   Operation 910 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_72 = add i12 %sext_ln813_70, i12 %add_ln813_70"   --->   Operation 911 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 912 [1/1] (0.73ns)   --->   "%add_ln813_73 = add i12 %zext_ln17_24, i12 %zext_ln1273_144"   --->   Operation 912 'add' 'add_ln813_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.71ns)   --->   "%add_ln813_75 = add i9 %trunc_ln17_8, i9 %zext_ln17_31"   --->   Operation 913 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i11 %add_ln813_81"   --->   Operation 914 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.73ns)   --->   "%add_ln813_82 = add i12 %zext_ln813_32, i12 %zext_ln818_14"   --->   Operation 915 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i12 %add_ln813_82"   --->   Operation 916 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_83 = add i13 %zext_ln813_8, i13 %sext_ln17_41"   --->   Operation 917 'add' 'add_ln813_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 918 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_84 = add i13 %add_ln813_83, i13 %sext_ln70_5"   --->   Operation 918 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 919 [1/1] (0.72ns)   --->   "%add_ln813_85 = add i10 %trunc_ln, i10 864"   --->   Operation 919 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i10 %add_ln813_85"   --->   Operation 920 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.73ns)   --->   "%add_ln813_86 = add i12 %sext_ln17_7, i12 %sext_ln813_28"   --->   Operation 921 'add' 'add_ln813_86' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.72ns)   --->   "%add_ln813_88 = add i10 %mult_V_24, i10 %zext_ln818_16"   --->   Operation 922 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.72ns)   --->   "%add_ln813_90 = add i11 %zext_ln818_23, i11 %zext_ln818_24"   --->   Operation 923 'add' 'add_ln813_90' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_92 = add i11 %sext_ln1273_46, i11 %sext_ln1273_66"   --->   Operation 924 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 925 [1/1] (0.70ns)   --->   "%add_ln813_93 = add i9 %zext_ln17_46, i9 %sext_ln1273_40"   --->   Operation 925 'add' 'add_ln813_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i9 %add_ln813_93"   --->   Operation 926 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_94 = add i11 %sext_ln813_77, i11 %add_ln813_92"   --->   Operation 927 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 928 [1/1] (0.73ns)   --->   "%add_ln813_96 = add i13 %zext_ln1273_193, i13 %sext_ln17_45"   --->   Operation 928 'add' 'add_ln813_96' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.72ns)   --->   "%add_ln813_98 = add i10 %zext_ln818_8, i10 256"   --->   Operation 929 'add' 'add_ln813_98' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i10 %add_ln813_98"   --->   Operation 930 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.72ns)   --->   "%add_ln813_99 = add i12 %zext_ln813_9, i12 %sext_ln17_12"   --->   Operation 931 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i12 %add_ln813_99"   --->   Operation 932 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.73ns)   --->   "%add_ln813_100 = add i12 %sext_ln17_15, i12 %sext_ln1273_31"   --->   Operation 933 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i12 %add_ln813_100"   --->   Operation 934 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.74ns)   --->   "%add_ln813_101 = add i13 %sext_ln813_81, i13 %sext_ln813_33"   --->   Operation 935 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.70ns)   --->   "%add_ln813_103 = add i9 %sext_ln818_3, i9 %sext_ln1273_69"   --->   Operation 936 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i9 %add_ln813_103"   --->   Operation 937 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.71ns)   --->   "%add_ln813_104 = add i10 %sext_ln813_82, i10 %zext_ln17_28"   --->   Operation 938 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.71ns)   --->   "%add_ln813_106 = add i9 %zext_ln1273_15, i9 128"   --->   Operation 939 'add' 'add_ln813_106' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i9 %add_ln813_106"   --->   Operation 940 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.73ns)   --->   "%add_ln813_107 = add i12 %sext_ln17_3, i12 %zext_ln813_10"   --->   Operation 941 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i12 %add_ln813_107"   --->   Operation 942 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.74ns)   --->   "%add_ln813_108 = add i13 %sext_ln813_36, i13 %sext_ln17_26"   --->   Operation 943 'add' 'add_ln813_108' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.72ns)   --->   "%add_ln813_109 = add i10 %trunc_ln17_9, i10 %zext_ln818_27"   --->   Operation 944 'add' 'add_ln813_109' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.71ns)   --->   "%add_ln813_112 = add i9 %mult_V_11, i9 64"   --->   Operation 945 'add' 'add_ln813_112' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i9 %add_ln813_112"   --->   Operation 946 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.73ns)   --->   "%add_ln813_113 = add i12 %zext_ln813_36, i12 %zext_ln818"   --->   Operation 947 'add' 'add_ln813_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i12 %add_ln813_113"   --->   Operation 948 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_114 = add i13 %zext_ln813_11, i13 %zext_ln17_9"   --->   Operation 949 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 950 [1/1] (0.71ns)   --->   "%add_ln813_115 = add i9 %mult_V_103, i9 %zext_ln17_31"   --->   Operation 950 'add' 'add_ln813_115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i9 %add_ln813_115"   --->   Operation 951 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_116 = add i13 %zext_ln813_37, i13 %add_ln813_114"   --->   Operation 952 'add' 'add_ln813_116' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 953 [1/1] (0.72ns)   --->   "%add_ln813_117 = add i11 %sext_ln1273_29, i11 1824"   --->   Operation 953 'add' 'add_ln813_117' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i11 %add_ln813_117"   --->   Operation 954 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_118 = add i13 %sext_ln813_39, i13 %zext_ln17_10"   --->   Operation 955 'add' 'add_ln813_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 956 [1/1] (0.72ns)   --->   "%add_ln813_119 = add i11 %sext_ln1273_34, i11 %zext_ln17_34"   --->   Operation 956 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i11 %add_ln813_119"   --->   Operation 957 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_120 = add i13 %sext_ln813_84, i13 %add_ln813_118"   --->   Operation 958 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 959 [1/1] (0.70ns)   --->   "%add_ln813_122 = add i8 %trunc_ln17_s, i8 %zext_ln17_53"   --->   Operation 959 'add' 'add_ln813_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i8 %add_ln813_122"   --->   Operation 960 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.73ns)   --->   "%add_ln813_123 = add i12 %zext_ln813_38, i12 %sext_ln17_38"   --->   Operation 961 'add' 'add_ln813_123' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i11 %add_ln813_125"   --->   Operation 962 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_126 = add i13 %sext_ln813_43, i13 %zext_ln17_3"   --->   Operation 963 'add' 'add_ln813_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 964 [1/1] (0.72ns)   --->   "%add_ln813_127 = add i11 %sext_ln1273_34, i11 %zext_ln17_22"   --->   Operation 964 'add' 'add_ln813_127' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i11 %add_ln813_127"   --->   Operation 965 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_128 = add i13 %sext_ln813_86, i13 %add_ln813_126"   --->   Operation 966 'add' 'add_ln813_128' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i13 %add_ln813_128"   --->   Operation 967 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.75ns)   --->   "%add_ln813_129 = add i14 %sext_ln813_44, i14 %sext_ln17_35"   --->   Operation 968 'add' 'add_ln813_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.73ns)   --->   "%add_ln813_130 = add i12 %zext_ln1273_120, i12 %zext_ln17_23"   --->   Operation 969 'add' 'add_ln813_130' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.71ns)   --->   "%add_ln813_133 = add i11 %zext_ln17_55, i11 %sext_ln1273_64"   --->   Operation 970 'add' 'add_ln813_133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_136 = add i8 %zext_ln17_1, i8 160"   --->   Operation 971 'add' 'add_ln813_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 972 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_137 = add i8 %add_ln813_136, i8 %zext_ln17_17"   --->   Operation 972 'add' 'add_ln813_137' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i8 %add_ln813_137"   --->   Operation 973 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.72ns)   --->   "%add_ln813_138 = add i10 %zext_ln813_40, i10 %trunc_ln17_3"   --->   Operation 974 'add' 'add_ln813_138' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i10 %add_ln813_138"   --->   Operation 975 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.73ns)   --->   "%add_ln813_139 = add i12 %sext_ln17_19, i12 %zext_ln813_14"   --->   Operation 976 'add' 'add_ln813_139' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.72ns)   --->   "%add_ln813_143 = add i11 %sext_ln1273_20, i11 448"   --->   Operation 977 'add' 'add_ln813_143' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i11 %add_ln813_143"   --->   Operation 978 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.73ns)   --->   "%add_ln813_144 = add i12 %zext_ln818_17, i12 %zext_ln17_18"   --->   Operation 979 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i12 %add_ln813_144"   --->   Operation 980 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.74ns)   --->   "%add_ln813_145 = add i13 %zext_ln813_41, i13 %sext_ln813_49"   --->   Operation 981 'add' 'add_ln813_145' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [1/1] (0.72ns)   --->   "%add_ln813_147 = add i11 %zext_ln818_21, i11 %sext_ln1270"   --->   Operation 982 'add' 'add_ln813_147' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.73ns)   --->   "%add_ln813_149 = add i13 %zext_ln1270_5, i13 %sext_ln1273_70"   --->   Operation 983 'add' 'add_ln813_149' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i11 %add_ln813_153"   --->   Operation 984 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.73ns)   --->   "%add_ln813_154 = add i12 %zext_ln813_16, i12 %zext_ln818_13"   --->   Operation 985 'add' 'add_ln813_154' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i12 %add_ln813_154"   --->   Operation 986 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_155 = add i13 %zext_ln813_17, i13 %zext_ln17_13"   --->   Operation 987 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 988 [1/1] (0.72ns)   --->   "%add_ln813_156 = add i10 %trunc_ln17_7, i10 %zext_ln17_32"   --->   Operation 988 'add' 'add_ln813_156' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln813_43 = zext i10 %add_ln813_156"   --->   Operation 989 'zext' 'zext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_157 = add i13 %zext_ln813_43, i13 %add_ln813_155"   --->   Operation 990 'add' 'add_ln813_157' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 991 [1/1] (0.72ns)   --->   "%add_ln813_160 = add i11 %sext_ln1273_60, i11 %zext_ln17_49"   --->   Operation 991 'add' 'add_ln813_160' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i11 %add_ln813_160"   --->   Operation 992 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.73ns)   --->   "%add_ln813_161 = add i12 %sext_ln813_93, i12 %sext_ln1273_54"   --->   Operation 993 'add' 'add_ln813_161' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln813_44 = zext i9 %add_ln813_163"   --->   Operation 994 'zext' 'zext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.71ns)   --->   "%add_ln813_164 = add i10 %zext_ln813_44, i10 %zext_ln818_9"   --->   Operation 995 'add' 'add_ln813_164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln813_45 = zext i10 %add_ln813_164"   --->   Operation 996 'zext' 'zext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.73ns)   --->   "%add_ln813_165 = add i12 %zext_ln813_45, i12 %zext_ln818_15"   --->   Operation 997 'add' 'add_ln813_165' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln813_46 = zext i12 %add_ln813_165"   --->   Operation 998 'zext' 'zext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.74ns)   --->   "%add_ln813_166 = add i13 %zext_ln813_46, i13 %zext_ln1273_88"   --->   Operation 999 'add' 'add_ln813_166' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.72ns)   --->   "%add_ln813_167 = add i11 %sext_ln1273_44, i11 %sext_ln1273_36"   --->   Operation 1000 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.70ns)   --->   "%add_ln813_170 = add i8 %zext_ln17_54, i8 %zext_ln1273_180"   --->   Operation 1001 'add' 'add_ln813_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln813_48 = zext i8 %add_ln813_170"   --->   Operation 1002 'zext' 'zext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.70ns)   --->   "%add_ln813_171 = add i10 %zext_ln813_48, i10 %sext_ln1273_57"   --->   Operation 1003 'add' 'add_ln813_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.70ns)   --->   "%add_ln813_173 = add i9 %sext_ln1273_21, i9 416"   --->   Operation 1004 'add' 'add_ln813_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i9 %add_ln813_173"   --->   Operation 1005 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_174 = add i13 %sext_ln813_59, i13 %zext_ln17_2"   --->   Operation 1006 'add' 'add_ln813_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1007 [1/1] (0.71ns)   --->   "%add_ln813_175 = add i10 %zext_ln818_10, i10 %zext_ln17_15"   --->   Operation 1007 'add' 'add_ln813_175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln813_49 = zext i10 %add_ln813_175"   --->   Operation 1008 'zext' 'zext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_176 = add i13 %zext_ln813_49, i13 %add_ln813_174"   --->   Operation 1009 'add' 'add_ln813_176' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i13 %add_ln813_176"   --->   Operation 1010 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.73ns)   --->   "%add_ln813_177 = add i13 %zext_ln1273_88, i13 %sext_ln1273_51"   --->   Operation 1011 'add' 'add_ln813_177' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i13 %add_ln813_177"   --->   Operation 1012 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.75ns)   --->   "%add_ln813_178 = add i14 %sext_ln813_97, i14 %sext_ln813_60"   --->   Operation 1013 'add' 'add_ln813_178' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.72ns)   --->   "%add_ln813_180 = add i10 %trunc_ln17_2, i10 %zext_ln17_61"   --->   Operation 1014 'add' 'add_ln813_180' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%or_ln813_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln818_11"   --->   Operation 1015 'bitconcatenate' 'or_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i7 %or_ln813_1"   --->   Operation 1016 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln813_51 = zext i9 %sext_ln813_98"   --->   Operation 1017 'zext' 'zext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.71ns)   --->   "%add_ln813_182 = add i10 %zext_ln818_10, i10 %zext_ln813_51"   --->   Operation 1018 'add' 'add_ln813_182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i10 %add_ln813_182"   --->   Operation 1019 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_183 = add i11 %zext_ln813_20, i11 %zext_ln17_7"   --->   Operation 1020 'add' 'add_ln813_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1021 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_184 = add i11 %add_ln813_183, i11 %zext_ln818_18"   --->   Operation 1021 'add' 'add_ln813_184' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i11 %add_ln813_184"   --->   Operation 1022 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.73ns)   --->   "%add_ln813_185 = add i12 %zext_ln813_21, i12 %zext_ln17_33"   --->   Operation 1023 'add' 'add_ln813_185' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.72ns)   --->   "%add_ln813_188 = add i11 %sext_ln1270_3, i11 %sext_ln1273_55"   --->   Operation 1024 'add' 'add_ln813_188' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_191 = add i13 %zext_ln17, i13 %sext_ln17_21"   --->   Operation 1025 'add' 'add_ln813_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1026 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_192 = add i13 %add_ln813_191, i13 %sext_ln17_18"   --->   Operation 1026 'add' 'add_ln813_192' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1027 [1/1] (0.73ns)   --->   "%add_ln813_194 = add i12 %sext_ln17_39, i12 %zext_ln17_62"   --->   Operation 1027 'add' 'add_ln813_194' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_196 = add i12 %zext_ln17_24, i12 %sext_ln17_10"   --->   Operation 1028 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1029 [1/1] (0.70ns)   --->   "%add_ln813_197 = add i8 %zext_ln17_16, i8 224"   --->   Operation 1029 'add' 'add_ln813_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i8 %add_ln813_197"   --->   Operation 1030 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_198 = add i12 %sext_ln813_101, i12 %add_ln813_196"   --->   Operation 1031 'add' 'add_ln813_198' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i12 %add_ln813_198"   --->   Operation 1032 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_199 = add i13 %sext_ln813_69, i13 %zext_ln17_37"   --->   Operation 1033 'add' 'add_ln813_199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1034 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_200 = add i13 %add_ln813_199, i13 %sext_ln1273_72"   --->   Operation 1034 'add' 'add_ln813_200' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1035 [1/1] (0.71ns)   --->   "%add_ln813_201 = add i9 %sext_ln1273_6, i9 192"   --->   Operation 1035 'add' 'add_ln813_201' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln813_52 = zext i9 %add_ln813_201"   --->   Operation 1036 'zext' 'zext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.71ns)   --->   "%add_ln813_202 = add i10 %zext_ln813_52, i10 %zext_ln818_8"   --->   Operation 1037 'add' 'add_ln813_202' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.71ns)   --->   "%add_ln813_203 = add i10 %sext_ln70_1, i10 %sext_ln1273_28"   --->   Operation 1038 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.73ns)   --->   "%add_ln813_206 = add i12 %sext_ln17_47, i12 %zext_ln17_38"   --->   Operation 1039 'add' 'add_ln813_206' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.72ns)   --->   "%add_ln813_209 = add i10 %zext_ln1273_36, i10 256"   --->   Operation 1040 'add' 'add_ln813_209' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln813_54 = zext i10 %add_ln813_209"   --->   Operation 1041 'zext' 'zext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.73ns)   --->   "%add_ln813_210 = add i12 %zext_ln813_54, i12 %sext_ln17_1"   --->   Operation 1042 'add' 'add_ln813_210' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i12 %add_ln813_210"   --->   Operation 1043 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_211 = add i13 %sext_ln813_75, i13 %sext_ln17_22"   --->   Operation 1044 'add' 'add_ln813_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1045 [1/1] (0.71ns)   --->   "%add_ln813_212 = add i10 %sext_ln70_2, i10 %zext_ln17_30"   --->   Operation 1045 'add' 'add_ln813_212' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i10 %add_ln813_212"   --->   Operation 1046 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_213 = add i13 %sext_ln813_107, i13 %add_ln813_211"   --->   Operation 1047 'add' 'add_ln813_213' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1048 [1/1] (0.71ns)   --->   "%add_ln813_215 = add i10 %zext_ln818_22, i10 %sext_ln17_40"   --->   Operation 1048 'add' 'add_ln813_215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i10 %add_ln813_215"   --->   Operation 1049 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.72ns)   --->   "%add_ln813_216 = add i11 %sext_ln813_108, i11 %zext_ln818_20"   --->   Operation 1050 'add' 'add_ln813_216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.70ns)   --->   "%add_ln813_219 = add i9 %sext_ln1273_65, i9 %zext_ln17_60"   --->   Operation 1051 'add' 'add_ln813_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.72ns)   --->   "%add_ln813_221 = add i11 %sext_ln70, i11 160"   --->   Operation 1052 'add' 'add_ln813_221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i11 %add_ln813_221"   --->   Operation 1053 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_222 = add i12 %sext_ln17_17, i12 %zext_ln17_39"   --->   Operation 1054 'add' 'add_ln813_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1055 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_223 = add i12 %add_ln813_222, i12 %sext_ln813_111"   --->   Operation 1055 'add' 'add_ln813_223' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i12 %add_ln813_223"   --->   Operation 1056 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.74ns)   --->   "%add_ln813_224 = add i13 %sext_ln813_112, i13 %zext_ln17_45"   --->   Operation 1057 'add' 'add_ln813_224' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.71ns)   --->   "%add_ln813_225 = add i10 %sext_ln70_4, i10 %zext_ln1273_187"   --->   Operation 1058 'add' 'add_ln813_225' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i10 %add_ln813_225"   --->   Operation 1059 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.73ns)   --->   "%add_ln813_226 = add i12 %sext_ln813_114, i12 %sext_ln17_48"   --->   Operation 1060 'add' 'add_ln813_226' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1061 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 229, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1062 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i11 %mult_V_13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i10 %trunc_ln818_29"   --->   Operation 1064 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read1037, i5 0"   --->   Operation 1065 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln1273_93 = zext i11 %shl_ln1273_24"   --->   Operation 1066 'zext' 'zext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.73ns)   --->   "%r_V_83 = sub i12 0, i12 %zext_ln1273_93"   --->   Operation 1067 'sub' 'r_V_83' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_83, i32 1, i32 11"   --->   Operation 1068 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i11 %mult_V_39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1069 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i11 %mult_V_45" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1070 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i8 %trunc_ln818_35"   --->   Operation 1071 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i11 %mult_V_53" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1072 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i11 %mult_V_55" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1073 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i9 %trunc_ln818_38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1074 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70_3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1075 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i10 %trunc_ln818_41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1076 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i11 %sext_ln17_29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1077 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln1273_119 = zext i11 %sext_ln17_29"   --->   Operation 1078 'zext' 'zext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i9 %mult_V_57" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1079 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i10 %trunc_ln818_44" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1080 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i11 %sext_ln17_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1081 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i11 %mult_V_60" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1082 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i10 %trunc_ln818_45"   --->   Operation 1083 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln1273_131 = zext i6 %p_read_99"   --->   Operation 1084 'zext' 'zext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln1273_132 = zext i6 %p_read_99"   --->   Operation 1085 'zext' 'zext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (1.23ns)   --->   "%r_V_118 = mul i11 %zext_ln1273_132, i11 21"   --->   Operation 1086 'mul' 'r_V_118' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_118, i32 1, i32 10"   --->   Operation 1087 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i10 %mult_V_63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1088 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i11 %mult_V_64" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1089 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_99, i2 0"   --->   Operation 1090 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln1273_135 = zext i8 %shl_ln1273_46"   --->   Operation 1091 'zext' 'zext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.70ns)   --->   "%r_V_120 = sub i9 %zext_ln1273_131, i9 %zext_ln1273_135"   --->   Operation 1092 'sub' 'r_V_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_120, i32 1, i32 8"   --->   Operation 1093 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i8 %trunc_ln818_46"   --->   Operation 1094 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i11 %mult_V_68" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i6 %p_read_96"   --->   Operation 1096 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1273_148 = zext i6 %p_read_96"   --->   Operation 1097 'zext' 'zext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.70ns)   --->   "%r_V_133 = sub i7 0, i7 %zext_ln1273_148"   --->   Operation 1098 'sub' 'r_V_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_133, i32 1, i32 6"   --->   Operation 1099 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i6 %trunc_ln818_50"   --->   Operation 1100 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i11 %sub_ln1273_64"   --->   Operation 1101 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.73ns)   --->   "%r_V_134 = sub i12 %sext_ln1273_15, i12 %zext_ln1273_18"   --->   Operation 1102 'sub' 'r_V_134' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_134, i32 1, i32 11"   --->   Operation 1103 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i11 %mult_V_78" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1104 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_96, i5 0"   --->   Operation 1105 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln1273_151 = zext i11 %shl_ln1273_52"   --->   Operation 1106 'zext' 'zext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (0.73ns)   --->   "%r_V_136 = sub i12 %zext_ln1273_151, i12 %zext_ln1273_18"   --->   Operation 1107 'sub' 'r_V_136' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_136, i32 1, i32 11"   --->   Operation 1108 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i11 %mult_V_79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1109 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i11 %mult_V_83" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1110 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i10 %mult_V_84" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1111 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i9 %trunc_ln818_57"   --->   Operation 1112 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln1273_167 = zext i6 %p_read_94"   --->   Operation 1113 'zext' 'zext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln1273_168 = zext i6 %p_read_94"   --->   Operation 1114 'zext' 'zext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%r_V_201 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_94, i2 0"   --->   Operation 1115 'bitconcatenate' 'r_V_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i8 %r_V_201"   --->   Operation 1116 'zext' 'zext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_94, i5 0"   --->   Operation 1117 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln1273_170 = zext i11 %shl_ln1273_58"   --->   Operation 1118 'zext' 'zext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%r_V_156 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_94, i3 0"   --->   Operation 1119 'bitconcatenate' 'r_V_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln1273_171 = zext i9 %r_V_156"   --->   Operation 1120 'zext' 'zext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln1273_172 = zext i9 %r_V_156"   --->   Operation 1121 'zext' 'zext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.73ns)   --->   "%r_V_154 = sub i12 %zext_ln1273_170, i12 %zext_ln1273_171"   --->   Operation 1122 'sub' 'r_V_154' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_154, i32 1, i32 11"   --->   Operation 1123 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i11 %mult_V_90" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1124 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i8 %r_V_201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1125 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i11 %mult_V_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1126 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.71ns)   --->   "%r_V_158 = sub i10 %zext_ln1273_172, i10 %zext_ln1273_167"   --->   Operation 1127 'sub' 'r_V_158' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_158, i32 1, i32 9"   --->   Operation 1128 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i9 %trunc_ln818_58"   --->   Operation 1129 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln1273_173 = zext i11 %sext_ln1273_59"   --->   Operation 1130 'zext' 'zext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.71ns)   --->   "%r_V_160 = sub i10 %zext_ln1273_167, i10 %zext_ln1273_172"   --->   Operation 1131 'sub' 'r_V_160' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_160, i32 1, i32 9"   --->   Operation 1132 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i9 %trunc_ln818_60"   --->   Operation 1133 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i9 %trunc_ln818_60"   --->   Operation 1134 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.70ns)   --->   "%r_V_161 = sub i9 %zext_ln1270_3, i9 %zext_ln1273_168"   --->   Operation 1135 'sub' 'r_V_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_161, i32 1, i32 8"   --->   Operation 1136 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i8 %trunc_ln818_61"   --->   Operation 1137 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln1273_176 = zext i11 %sext_ln1273_63"   --->   Operation 1138 'zext' 'zext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i9 %mult_V_95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1139 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i9 %trunc_ln818_65" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i11 %sext_ln17_43" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1141 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i11 %mult_V_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i9 %mult_V_99" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1143 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i10 %trunc_ln818_71"   --->   Operation 1144 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln1273_196 = zext i6 %p_read_90"   --->   Operation 1145 'zext' 'zext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (1.23ns)   --->   "%r_V_187 = mul i11 %zext_ln1273_196, i11 2035"   --->   Operation 1146 'mul' 'r_V_187' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_187, i32 1, i32 10"   --->   Operation 1147 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i10 %trunc_ln818_74" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1148 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln1273_202 = zext i7 %shl_ln1273_67"   --->   Operation 1149 'zext' 'zext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_89, i5 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln1273_204 = zext i11 %shl_ln1273_68"   --->   Operation 1151 'zext' 'zext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln1273_205 = zext i8 %mult_V_104"   --->   Operation 1152 'zext' 'zext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln1273_206 = zext i8 %mult_V_104"   --->   Operation 1153 'zext' 'zext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.73ns)   --->   "%r_V_189 = sub i12 %zext_ln1273_204, i12 %zext_ln1273_205"   --->   Operation 1154 'sub' 'r_V_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_189, i32 1, i32 11"   --->   Operation 1155 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i11 %mult_V_105" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1156 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i8 %mult_V_104" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1157 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_89, i4 0"   --->   Operation 1158 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1273_208 = zext i10 %shl_ln1273_69"   --->   Operation 1159 'zext' 'zext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.72ns)   --->   "%r_V_192 = sub i11 %zext_ln1273_208, i11 %zext_ln1273_202"   --->   Operation 1160 'sub' 'r_V_192' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_192, i32 1, i32 10"   --->   Operation 1161 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i10 %trunc_ln818_76" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i11 %sext_ln17_46" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1163 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.73ns)   --->   "%r_V_193 = sub i12 %zext_ln1273_204, i12 %zext_ln1273_26"   --->   Operation 1164 'sub' 'r_V_193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_193, i32 1, i32 11"   --->   Operation 1165 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i11 %mult_V_106" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.72ns)   --->   "%r_V_194 = sub i11 %zext_ln1273_208, i11 %zext_ln1273_206"   --->   Operation 1167 'sub' 'r_V_194' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_194, i32 1, i32 10"   --->   Operation 1168 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i10 %trunc_ln818_77"   --->   Operation 1169 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln1273_209 = zext i11 %sext_ln1273_71"   --->   Operation 1170 'zext' 'zext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i12 %add_ln813_7"   --->   Operation 1171 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.74ns)   --->   "%add_ln813_8 = add i13 %sext_ln813_1, i13 %zext_ln17_9"   --->   Operation 1172 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i13 %add_ln813_8"   --->   Operation 1173 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i12 %add_ln813_9"   --->   Operation 1174 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_10 = add i14 %zext_ln813_6, i14 %sext_ln813_2"   --->   Operation 1175 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1176 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_11 = add i14 %add_ln813_10, i14 %sext_ln17_28"   --->   Operation 1176 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i14 %add_ln813_11"   --->   Operation 1177 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.73ns)   --->   "%add_ln813_12 = add i12 %zext_ln17_44, i12 %zext_ln1273_173"   --->   Operation 1178 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i12 %add_ln813_12"   --->   Operation 1179 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.76ns)   --->   "%add_ln813_13 = add i15 %zext_ln813_7, i15 %sext_ln813_5"   --->   Operation 1180 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i15 %add_ln813_13"   --->   Operation 1181 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i13 %add_ln813_15"   --->   Operation 1182 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i13 %add_ln813_16"   --->   Operation 1183 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln813_17 = add i14 %sext_ln813_8, i14 %sext_ln813_4"   --->   Operation 1184 'add' 'add_ln813_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i9 %add_ln813_19"   --->   Operation 1185 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_20 = add i14 %zext_ln813_19, i14 %add_ln813_17"   --->   Operation 1186 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i12 %add_ln813_21"   --->   Operation 1187 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_22 = add i14 %zext_ln813_23, i14 %add_ln813_20"   --->   Operation 1188 'add' 'add_ln813_22' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i14 %add_ln813_22"   --->   Operation 1189 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i12 %add_ln813_23"   --->   Operation 1190 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.71ns)   --->   "%add_ln813_24 = add i10 %sext_ln1273_58, i10 %sext_ln1273_50"   --->   Operation 1191 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i10 %add_ln813_24"   --->   Operation 1192 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_25 = add i13 %sext_ln813_12, i13 %sext_ln813_7"   --->   Operation 1193 'add' 'add_ln813_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1194 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_26 = add i13 %add_ln813_25, i13 %zext_ln17_50"   --->   Operation 1194 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i13 %add_ln813_26"   --->   Operation 1195 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i13 %add_ln813_31"   --->   Operation 1196 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.75ns)   --->   "%add_ln813_32 = add i14 %sext_ln813_11, i14 %zext_ln17_25"   --->   Operation 1197 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i10 %add_ln813_33"   --->   Operation 1198 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_34 = add i14 %zext_ln813_24, i14 %add_ln813_32"   --->   Operation 1199 'add' 'add_ln813_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1200 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_35 = add i14 %add_ln813_34, i14 %zext_ln17_40"   --->   Operation 1200 'add' 'add_ln813_35' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i14 %add_ln813_35"   --->   Operation 1201 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i11 %add_ln813_37"   --->   Operation 1202 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.76ns)   --->   "%add_ln813_38 = add i15 %sext_ln813_22, i15 %sext_ln813_19"   --->   Operation 1203 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i15 %add_ln813_38"   --->   Operation 1204 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i13 %add_ln813_43"   --->   Operation 1205 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.73ns)   --->   "%add_ln813_44 = add i13 %zext_ln1273_119, i13 %sext_ln17_32"   --->   Operation 1206 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i13 %add_ln813_44"   --->   Operation 1207 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_45 = add i14 %sext_ln813_26, i14 %sext_ln813_15"   --->   Operation 1208 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i11 %add_ln813_47"   --->   Operation 1209 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_48 = add i14 %zext_ln813_27, i14 %add_ln813_45"   --->   Operation 1210 'add' 'add_ln813_48' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i14 %add_ln813_48"   --->   Operation 1211 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i12 %add_ln813_50"   --->   Operation 1212 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_51 = add i14 %zext_ln813_5, i14 %sext_ln17_24"   --->   Operation 1213 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i10 %add_ln813_52"   --->   Operation 1214 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.72ns)   --->   "%add_ln813_53 = add i11 %sext_ln813_34, i11 %sext_ln1273_49"   --->   Operation 1215 'add' 'add_ln813_53' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i11 %add_ln813_53"   --->   Operation 1216 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_54 = add i14 %sext_ln813_37, i14 %add_ln813_51"   --->   Operation 1217 'add' 'add_ln813_54' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_55 = add i14 %add_ln813_54, i14 %zext_ln17_52"   --->   Operation 1218 'add' 'add_ln813_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1219 [1/1] (0.70ns)   --->   "%add_ln813_56 = add i10 %zext_ln17_48, i10 %sext_ln1273_53"   --->   Operation 1219 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i10 %add_ln813_56"   --->   Operation 1220 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_57 = add i14 %sext_ln813_45, i14 %add_ln813_55"   --->   Operation 1221 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i14 %add_ln813_57"   --->   Operation 1222 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i12 %add_ln813_59"   --->   Operation 1223 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i12 %add_ln813_60"   --->   Operation 1224 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_61 = add i14 %sext_ln813_55, i14 %zext_ln813_28"   --->   Operation 1225 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i12 %add_ln813_63"   --->   Operation 1226 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_64 = add i14 %sext_ln813_57, i14 %add_ln813_61"   --->   Operation 1227 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i14 %add_ln813_64"   --->   Operation 1228 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.73ns)   --->   "%add_ln813_65 = add i13 %zext_ln17_47, i13 %sext_ln17_25"   --->   Operation 1229 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i13 %add_ln813_65"   --->   Operation 1230 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_66 = add i15 %sext_ln813_61, i15 %sext_ln813_20"   --->   Operation 1231 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i13 %add_ln813_68"   --->   Operation 1232 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_69 = add i15 %sext_ln813_65, i15 %add_ln813_66"   --->   Operation 1233 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i15 %add_ln813_69"   --->   Operation 1234 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i12 %add_ln813_72"   --->   Operation 1235 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i12 %add_ln813_73"   --->   Operation 1236 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.74ns)   --->   "%add_ln813_74 = add i14 %zext_ln813_29, i14 %sext_ln813_23"   --->   Operation 1237 'add' 'add_ln813_74' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i9 %add_ln813_75"   --->   Operation 1238 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.72ns)   --->   "%add_ln813_76 = add i11 %zext_ln813_30, i11 %sext_ln1273_39"   --->   Operation 1239 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i11 %add_ln813_76"   --->   Operation 1240 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_77 = add i14 %sext_ln813_72, i14 %add_ln813_74"   --->   Operation 1241 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1242 [1/1] (0.72ns)   --->   "%add_ln813_78 = add i11 %sext_ln1273_68, i11 %sext_ln1273_62"   --->   Operation 1242 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i11 %add_ln813_78"   --->   Operation 1243 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_79 = add i14 %sext_ln813_73, i14 %add_ln813_77"   --->   Operation 1244 'add' 'add_ln813_79' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i14 %add_ln813_79"   --->   Operation 1245 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i13 %add_ln813_84"   --->   Operation 1246 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i12 %add_ln813_86"   --->   Operation 1247 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_87 = add i13 %sext_ln813_29, i13 %sext_ln17_13"   --->   Operation 1248 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i10 %add_ln813_88"   --->   Operation 1249 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_89 = add i13 %zext_ln813_33, i13 %add_ln813_87"   --->   Operation 1250 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i13 %add_ln813_89"   --->   Operation 1251 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i11 %add_ln813_90"   --->   Operation 1252 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_91 = add i14 %zext_ln813_34, i14 %sext_ln813_30"   --->   Operation 1253 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i11 %add_ln813_94"   --->   Operation 1254 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_95 = add i14 %sext_ln813_79, i14 %add_ln813_91"   --->   Operation 1255 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i14 %add_ln813_95"   --->   Operation 1256 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i13 %add_ln813_96"   --->   Operation 1257 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.76ns)   --->   "%add_ln813_97 = add i15 %sext_ln813_80, i15 %sext_ln813_31"   --->   Operation 1258 'add' 'add_ln813_97' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i15 %add_ln813_97"   --->   Operation 1259 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_102 = add i13 %add_ln813_101, i13 %zext_ln17_35"   --->   Operation 1260 'add' 'add_ln813_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i10 %add_ln813_104"   --->   Operation 1261 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_105 = add i13 %sext_ln813_83, i13 %add_ln813_102"   --->   Operation 1262 'add' 'add_ln813_105' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i13 %add_ln813_105"   --->   Operation 1263 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i10 %add_ln813_109"   --->   Operation 1264 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_110 = add i13 %zext_ln813_35, i13 %add_ln813_108"   --->   Operation 1265 'add' 'add_ln813_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1266 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_111 = add i13 %add_ln813_110, i13 %sext_ln70_6"   --->   Operation 1266 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i13 %add_ln813_111"   --->   Operation 1267 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i13 %add_ln813_116"   --->   Operation 1268 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i13 %add_ln813_120"   --->   Operation 1269 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_121 = add i14 %sext_ln813_40, i14 %zext_ln17_56"   --->   Operation 1270 'add' 'add_ln813_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i12 %add_ln813_123"   --->   Operation 1271 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_124 = add i14 %sext_ln813_85, i14 %add_ln813_121"   --->   Operation 1272 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i14 %add_ln813_124"   --->   Operation 1273 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln813_39 = zext i12 %add_ln813_130"   --->   Operation 1274 'zext' 'zext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_131 = add i14 %zext_ln813_39, i14 %add_ln813_129"   --->   Operation 1275 'add' 'add_ln813_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1276 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_132 = add i14 %add_ln813_131, i14 %sext_ln17_37"   --->   Operation 1276 'add' 'add_ln813_132' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i14 %add_ln813_132"   --->   Operation 1277 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i11 %add_ln813_133"   --->   Operation 1278 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.73ns)   --->   "%add_ln813_134 = add i12 %sext_ln813_88, i12 %sext_ln17_42"   --->   Operation 1279 'add' 'add_ln813_134' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i12 %add_ln813_134"   --->   Operation 1280 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.76ns)   --->   "%add_ln813_135 = add i15 %sext_ln813_89, i15 %sext_ln813_87"   --->   Operation 1281 'add' 'add_ln813_135' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i15 %add_ln813_135"   --->   Operation 1282 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i12 %add_ln813_139"   --->   Operation 1283 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_140 = add i13 %sext_ln813_47, i13 %zext_ln17_27"   --->   Operation 1284 'add' 'add_ln813_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1285 [1/1] (0.70ns)   --->   "%add_ln813_141 = add i10 %zext_ln17_57, i10 %sext_ln1273_43"   --->   Operation 1285 'add' 'add_ln813_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i10 %add_ln813_141"   --->   Operation 1286 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_142 = add i13 %sext_ln813_90, i13 %add_ln813_140"   --->   Operation 1287 'add' 'add_ln813_142' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i13 %add_ln813_142"   --->   Operation 1288 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i13 %add_ln813_145"   --->   Operation 1289 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_146 = add i14 %sext_ln813_50, i14 %zext_ln17_43"   --->   Operation 1290 'add' 'add_ln813_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i11 %add_ln813_147"   --->   Operation 1291 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_148 = add i14 %sext_ln813_91, i14 %add_ln813_146"   --->   Operation 1292 'add' 'add_ln813_148' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i14 %add_ln813_148"   --->   Operation 1293 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i13 %add_ln813_149"   --->   Operation 1294 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.76ns)   --->   "%add_ln813_150 = add i15 %sext_ln813_92, i15 %sext_ln813_51"   --->   Operation 1295 'add' 'add_ln813_150' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i15 %add_ln813_150"   --->   Operation 1296 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i13 %add_ln813_157"   --->   Operation 1297 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.75ns)   --->   "%add_ln813_158 = add i14 %zext_ln813_18, i14 %sext_ln17_33"   --->   Operation 1298 'add' 'add_ln813_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i14 %add_ln813_158"   --->   Operation 1299 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_159 = add i15 %sext_ln813_53, i15 %zext_ln17_58"   --->   Operation 1300 'add' 'add_ln813_159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i12 %add_ln813_161"   --->   Operation 1301 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_162 = add i15 %sext_ln813_94, i15 %add_ln813_159"   --->   Operation 1302 'add' 'add_ln813_162' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i15 %add_ln813_162"   --->   Operation 1303 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln813_47 = zext i13 %add_ln813_166"   --->   Operation 1304 'zext' 'zext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i11 %add_ln813_167"   --->   Operation 1305 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.75ns)   --->   "%add_ln813_168 = add i14 %sext_ln813_95, i14 %zext_ln813_47"   --->   Operation 1306 'add' 'add_ln813_168' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_169 = add i14 %add_ln813_168, i14 %zext_ln17_59"   --->   Operation 1307 'add' 'add_ln813_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i10 %add_ln813_171"   --->   Operation 1308 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_172 = add i14 %sext_ln813_96, i14 %add_ln813_169"   --->   Operation 1309 'add' 'add_ln813_172' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i14 %add_ln813_172"   --->   Operation 1310 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_179 = add i14 %add_ln813_178, i14 %zext_ln1273_176"   --->   Operation 1311 'add' 'add_ln813_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln813_50 = zext i10 %add_ln813_180"   --->   Operation 1312 'zext' 'zext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_181 = add i14 %zext_ln813_50, i14 %add_ln813_179"   --->   Operation 1313 'add' 'add_ln813_181' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i14 %add_ln813_181"   --->   Operation 1314 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i12 %add_ln813_185"   --->   Operation 1315 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.74ns)   --->   "%add_ln813_186 = add i13 %zext_ln813_22, i13 %sext_ln17_34"   --->   Operation 1316 'add' 'add_ln813_186' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i13 %add_ln813_186"   --->   Operation 1317 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.75ns)   --->   "%add_ln813_187 = add i14 %sext_ln813_64, i14 %zext_ln17_51"   --->   Operation 1318 'add' 'add_ln813_187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i11 %add_ln813_188"   --->   Operation 1319 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_189 = add i14 %sext_ln813_99, i14 %add_ln813_187"   --->   Operation 1320 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1321 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_190 = add i14 %add_ln813_189, i14 %zext_ln1273_209"   --->   Operation 1321 'add' 'add_ln813_190' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i14 %add_ln813_190"   --->   Operation 1322 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i13 %add_ln813_192"   --->   Operation 1323 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_193 = add i14 %sext_ln813_67, i14 %zext_ln17_26"   --->   Operation 1324 'add' 'add_ln813_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i12 %add_ln813_194"   --->   Operation 1325 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_195 = add i14 %sext_ln813_100, i14 %add_ln813_193"   --->   Operation 1326 'add' 'add_ln813_195' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i14 %add_ln813_195"   --->   Operation 1327 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i13 %add_ln813_200"   --->   Operation 1328 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln813_53 = zext i10 %add_ln813_202"   --->   Operation 1329 'zext' 'zext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i10 %add_ln813_203"   --->   Operation 1330 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.72ns)   --->   "%add_ln813_204 = add i11 %sext_ln813_102, i11 %zext_ln813_53"   --->   Operation 1331 'add' 'add_ln813_204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i11 %add_ln813_204"   --->   Operation 1332 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.73ns)   --->   "%add_ln813_205 = add i13 %sext_ln813_103, i13 %zext_ln70"   --->   Operation 1333 'add' 'add_ln813_205' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i13 %add_ln813_205"   --->   Operation 1334 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i12 %add_ln813_206"   --->   Operation 1335 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.74ns)   --->   "%add_ln813_207 = add i13 %sext_ln813_105, i13 %sext_ln17_44"   --->   Operation 1336 'add' 'add_ln813_207' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i13 %add_ln813_207"   --->   Operation 1337 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.75ns)   --->   "%add_ln813_208 = add i14 %sext_ln813_106, i14 %sext_ln813_104"   --->   Operation 1338 'add' 'add_ln813_208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i14 %add_ln813_208"   --->   Operation 1339 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i13 %add_ln813_213"   --->   Operation 1340 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_214 = add i14 %sext_ln813_76, i14 %zext_ln17_29"   --->   Operation 1341 'add' 'add_ln813_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i11 %add_ln813_216"   --->   Operation 1342 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_217 = add i14 %sext_ln813_109, i14 %add_ln813_214"   --->   Operation 1343 'add' 'add_ln813_217' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_218 = add i14 %add_ln813_217, i14 %sext_ln1273_61"   --->   Operation 1344 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i9 %add_ln813_219"   --->   Operation 1345 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_220 = add i14 %sext_ln813_110, i14 %add_ln813_218"   --->   Operation 1346 'add' 'add_ln813_220' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i14 %add_ln813_220"   --->   Operation 1347 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i13 %add_ln813_224"   --->   Operation 1348 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i12 %add_ln813_226"   --->   Operation 1349 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.75ns)   --->   "%add_ln813_227 = add i14 %sext_ln813_115, i14 %sext_ln813_113"   --->   Operation 1350 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%add_ln813_227_cast = sext i14 %add_ln813_227"   --->   Operation 1351 'sext' 'add_ln813_227_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%newret = insertvalue i416 <undef>, i16 %sext_ln813_32"   --->   Operation 1352 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i416 %newret, i16 %zext_ln813_12"   --->   Operation 1353 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i416 %newret2, i16 %sext_ln813_21"   --->   Operation 1354 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i416 %newret4, i16 %sext_ln813_16"   --->   Operation 1355 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i416 %newret6, i16 %sext_ln813_18"   --->   Operation 1356 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i416 %newret8, i16 %sext_ln813_41"   --->   Operation 1357 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i416 %newret10, i16 %sext_ln813_46"   --->   Operation 1358 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i416 %newret12, i16 %sext_ln813_48"   --->   Operation 1359 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i416 %newret14, i16 %sext_ln813_52"   --->   Operation 1360 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i416 %newret16, i16 %sext_ln813_35"   --->   Operation 1361 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i416 %newret18, i16 %sext_ln813_3"   --->   Operation 1362 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i416 %newret20, i16 %sext_ln813_38"   --->   Operation 1363 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i416 %newret22, i16 %sext_ln813_54"   --->   Operation 1364 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i416 %newret24, i16 %sext_ln813_58"   --->   Operation 1365 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i416 %newret26, i16 %sext_ln813_25"   --->   Operation 1366 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i416 %newret28, i16 %sext_ln813_9"   --->   Operation 1367 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i416 %newret30, i16 %sext_ln813_62"   --->   Operation 1368 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i416 %newret32, i16 %sext_ln813_66"   --->   Operation 1369 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i416 %newret34, i16 %sext_ln813_13"   --->   Operation 1370 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i416 %newret36, i16 %sext_ln813_68"   --->   Operation 1371 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i416 %newret38, i16 %sext_ln813_71"   --->   Operation 1372 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i416 %newret40, i16 %sext_ln813_6"   --->   Operation 1373 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i416 %newret42, i16 %sext_ln813_74"   --->   Operation 1374 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i416 %newret44, i16 %sext_ln813_78"   --->   Operation 1375 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i416 %newret46, i16 %sext_ln813_27"   --->   Operation 1376 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i416 %newret48, i16 %add_ln813_227_cast"   --->   Operation 1377 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i416 %newret50"   --->   Operation 1378 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read operation ('p_read27', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [56]  (0 ns)
	'add' operation ('r.V') [87]  (0.725 ns)
	'add' operation ('add_ln813_80') [1111]  (0.725 ns)
	'add' operation ('add_ln813_81') [1113]  (0.725 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln813_136') [1211]  (0 ns)
	'add' operation ('add_ln813_137') [1212]  (0.838 ns)
	'add' operation ('add_ln813_138') [1214]  (0.725 ns)
	'add' operation ('add_ln813_139') [1216]  (0.735 ns)

 <State 3>: 2.24ns
The critical path consists of the following:
	'add' operation ('add_ln813_32') [1028]  (0.755 ns)
	'add' operation ('add_ln813_34') [1031]  (0 ns)
	'add' operation ('add_ln813_35') [1032]  (0.716 ns)
	'add' operation ('add_ln813_38') [1038]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
