{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558459419181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558459419181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 14:23:38 2019 " "Processing started: Tue May 21 14:23:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558459419181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558459419181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558459419181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558459419587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex2-arch " "Found design unit 1: ex2-arch" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420072 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459420072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2 " "Elaborating entity \"ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558459420290 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "speed_count ex2.vhd(43) " "VHDL Variable Declaration warning at ex2.vhd(43): used initial value expression for variable \"speed_count\" because variable was never assigned a value" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 43 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1558459420290 "|ex2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed ex2.vhd(43) " "VHDL Process Statement warning at ex2.vhd(43): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558459420290 "|ex2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "counter_max ex2.vhd(44) " "VHDL Variable Declaration warning at ex2.vhd(44): used initial value expression for variable \"counter_max\" because variable was never assigned a value" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1558459420290 "|ex2"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420337 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1558459420337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_reverse " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_reverse\"" {  } { { "ex2.vhd" "debounce_reverse" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459420337 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "counter_max debounce.vhd(20) " "VHDL Variable Declaration warning at debounce.vhd(20): used initial value expression for variable \"counter_max\" because variable was never assigned a value" {  } { { "debounce.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/debounce.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1558459420337 "|ex2|debounce:debounce_reverse"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button debounce.vhd(23) " "VHDL Process Statement warning at debounce.vhd(23): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/debounce.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558459420337 "|ex2|debounce:debounce_reverse"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ex2.vhd" "Div0" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459420743 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ex2.vhd" "Mult0" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459420743 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1558459420743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459420868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459420868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459420868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459420868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459420868 ""}  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558459420868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459420946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459420962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459420993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459420993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459421134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459421134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459421196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459421196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421259 ""}  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558459421259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459421478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459421478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558459421571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558459421571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "h:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558459421696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558459422540 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_2_result_int\[0\]~6" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/alt_u_div_33f.tdf" 36 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_3_result_int\[0\]~8" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/alt_u_div_33f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_4_result_int\[0\]~10" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/alt_u_div_33f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_bgm:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_6_result_int\[0\]~10" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/db/alt_u_div_33f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~0 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~2 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~4 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~6 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~8 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~10 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~10\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~12 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~14 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~14\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~16 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~18 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~20 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~22 " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ffh:auto_generated\|op_1~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459422837 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1558459422837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558459423055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558459423055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558459423180 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558459423180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558459423180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558459423180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558459423227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 14:23:43 2019 " "Processing ended: Tue May 21 14:23:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558459423227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558459423227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558459423227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558459423227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558459425477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558459425477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 14:23:45 2019 " "Processing started: Tue May 21 14:23:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558459425477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558459425477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex2 -c ex2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558459425477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558459425570 ""}
{ "Info" "0" "" "Project  = ex2" {  } {  } 0 0 "Project  = ex2" 0 0 "Fitter" 0 0 1558459425570 ""}
{ "Info" "0" "" "Revision = ex2" {  } {  } 0 0 "Revision = ex2" 0 0 "Fitter" 0 0 1558459425570 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558459425664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex2 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ex2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558459425664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558459425727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558459425727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558459425727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558459425852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558459425867 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558459426117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558459426117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "h:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "h:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "h:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "h:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558459426117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "h:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558459426117 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558459426117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558459426117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex2.sdc " "Synopsys Design Constraints File file not found: 'ex2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558459427289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558459427289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558459427304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558459427304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558459427304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558459427336 ""}  } { { "ex2.vhd" "" { Text "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/ex2.vhd" 12 0 0 } } { "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 0 { 0 ""} 0 900 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558459427336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558459427789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558459427789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558459427789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558459427836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558459429106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558459429281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558459429281 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558459430297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558459430297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558459430578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558459431312 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558459431312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558459432171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558459432171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558459432171 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558459432203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558459432265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558459432718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558459432780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558459432921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558459433358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/output_files/ex2.fit.smsg " "Generated suppressed messages file H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/output_files/ex2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558459434389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558459434811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 14:23:54 2019 " "Processing ended: Tue May 21 14:23:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558459434811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558459434811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558459434811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558459434811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558459436764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558459436764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 14:23:56 2019 " "Processing started: Tue May 21 14:23:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558459436764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558459436764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex2 -c ex2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558459436764 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558459437701 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558459437732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558459438123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 14:23:58 2019 " "Processing ended: Tue May 21 14:23:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558459438123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558459438123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558459438123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558459438123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558459438904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558459440294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558459440294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 14:23:59 2019 " "Processing started: Tue May 21 14:23:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558459440294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558459440294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex2 -c ex2 " "Command: quartus_sta ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558459440294 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558459440388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558459440576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558459440576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558459440638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558459440638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex2.sdc " "Synopsys Design Constraints File file not found: 'ex2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558459440966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558459440966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558459440966 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce_reverse\|debounced_out debounce:debounce_reverse\|debounced_out " "create_clock -period 1.000 -name debounce:debounce_reverse\|debounced_out debounce:debounce_reverse\|debounced_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558459440966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558459440966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558459441194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441194 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558459441194 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558459441214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558459441254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558459441254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.375 " "Worst-case setup slack is -3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.375            -382.960 clk  " "   -3.375            -382.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 debounce:debounce_reverse\|debounced_out  " "    0.317               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459441262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.085 " "Worst-case hold slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 clk  " "   -0.085              -0.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 debounce:debounce_reverse\|debounced_out  " "    0.384               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459441272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459441272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459441288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.000 clk  " "   -3.000            -153.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out  " "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459441304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459441304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558459441435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1558459441451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1558459441936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558459442037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558459442037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.930 " "Worst-case setup slack is -2.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930            -333.027 clk  " "   -2.930            -333.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 debounce:debounce_reverse\|debounced_out  " "    0.398               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.091 " "Worst-case hold slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 clk  " "   -0.091              -0.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 debounce:debounce_reverse\|debounced_out  " "    0.341               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459442068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459442075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.000 clk  " "   -3.000            -153.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out  " "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558459442375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558459442491 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558459442491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.414 " "Worst-case setup slack is -1.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414            -144.003 clk  " "   -1.414            -144.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 debounce:debounce_reverse\|debounced_out  " "    0.624               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.185 " "Worst-case hold slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 clk  " "   -0.185              -0.185 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 debounce:debounce_reverse\|debounced_out  " "    0.206               0.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459442522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558459442538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -162.780 clk  " "   -3.000            -162.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out  " "   -1.000              -1.000 debounce:debounce_reverse\|debounced_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558459442538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558459442538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558459442823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558459442823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558459442955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 14:24:02 2019 " "Processing ended: Tue May 21 14:24:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558459442955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558459442955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558459442955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558459442955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558459444982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558459444982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 14:24:04 2019 " "Processing started: Tue May 21 14:24:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558459444982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558459444982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex2 -c ex2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558459444982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex2.vo H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/simulation/qsim// simulation " "Generated file ex2.vo in folder \"H:/UTFPR/8Periodo/logRec/LABALGO/vhdl/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558459445483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558459445568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 14:24:05 2019 " "Processing ended: Tue May 21 14:24:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558459445568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558459445568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558459445568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558459445568 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558459446302 ""}
