Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 21 15:22:18 2019
| Host         : JanGrapengeter running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1129 |          226 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              86 |           23 |
| Yes          | No                    | No                     |             176 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|        Clock Signal        |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|  Ruckteiler/downintern_reg |                                      | Detektor/downintern_i_1_n_0         |                1 |              1 |
|  Vorteiler/freqintern      |                                      | Detektor/downintern_i_1_n_0         |                1 |              1 |
|  uhr_IBUF_BUFG             | strIndex                             |                                     |                4 |              8 |
|  uhr_IBUF_BUFG             | uartSend                             |                                     |                2 |              8 |
|  uhr_IBUF_BUFG             |                                      | Inst_UART_TX_CTRL/bitTmr[0]_i_1_n_0 |                4 |             14 |
|  uhr_IBUF_BUFG             |                                      | reset_cntr0                         |                5 |             18 |
|  uhr_IBUF_BUFG             |                                      | clear                               |                7 |             27 |
| ~uhr_IBUF_BUFG             |                                      | Inst_Frequenzmessung/eqOp           |                7 |             27 |
|  uhr_IBUF_BUFG             | strIndex                             | strIndex0                           |                8 |             31 |
|  uhr_IBUF_BUFG             | Inst_UART_TX_CTRL/txBit_i_2_n_0      | Inst_UART_TX_CTRL/READY             |                9 |             32 |
|  uhr_IBUF_BUFG             | HochRunter/registerintern[0]_i_1_n_0 |                                     |                8 |             32 |
|  uhr_IBUF_BUFG             | sendStr[0][7]_i_2_n_0                | sendStr[0][7]_i_1_n_0               |               16 |             64 |
|  freqin_BUFG               |                                      |                                     |               21 |             81 |
| ~uhr_IBUF_BUFG             | Inst_Frequenzmessung/eqOp            |                                     |               16 |            128 |
|  uhr_IBUF_BUFG             |                                      |                                     |              205 |           1048 |
+----------------------------+--------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 8      |                     2 |
| 14     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


