module uart_rx_mux_3(
  input  logic [1:0] sel,
  input  logic [2:0] in0,
  input  logic [2:0] in1,
  input  logic [2:0] in2,
  output logic [2:0] out
);
  always_comb begin
    case(sel)
      2'b00: out = in0;
      2'b01: out = in1;
      2'b10: out = in2;
      default: out = in0;
    endcase
  end
endmodule