Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 15:03:25 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.373    -3145.465                   1281               139014        0.094        0.000                      0               139014        3.000        0.000                       0                 17989  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -4.373    -3145.465                   1281               138948        0.094        0.000                      0               138948        8.750        0.000                       0                 17884  
  timer_clk_clk_pll        5.775        0.000                      0                   66        0.103        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1281  Failing Endpoints,  Worst Slack       -4.373ns,  Total Violation    -3145.465ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.373ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.831ns  (logic 4.851ns (20.356%)  route 18.980ns (79.644%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT6=10 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.406    16.733    cpu/u_regfile/cpu_data_addr[0]
    SLICE_X50Y199        LUT2 (Prop_lut2_I1_O)        0.124    16.857 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62/O
                         net (fo=24, routed)          1.444    18.301    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X59Y189        LUT6 (Prop_lut6_I0_O)        0.124    18.425 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0/O
                         net (fo=1, routed)           0.783    19.208    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0_n_0
    SLICE_X54Y189        LUT6 (Prop_lut6_I2_O)        0.124    19.332 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0/O
                         net (fo=1, routed)           1.125    20.457    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0_n_0
    SLICE_X53Y191        LUT6 (Prop_lut6_I4_O)        0.124    20.581 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.036    21.617    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.527    18.057    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.498    17.558    
                         clock uncertainty           -0.087    17.471    
    SLICE_X56Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.243    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         17.243    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                 -4.373    

Slack (VIOLATED) :        -4.368ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.815ns  (logic 4.851ns (20.369%)  route 18.964ns (79.631%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT6=10 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.406    16.733    cpu/u_regfile/cpu_data_addr[0]
    SLICE_X50Y199        LUT2 (Prop_lut2_I1_O)        0.124    16.857 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62/O
                         net (fo=24, routed)          1.444    18.301    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X59Y189        LUT6 (Prop_lut6_I0_O)        0.124    18.425 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0/O
                         net (fo=1, routed)           0.783    19.208    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0_n_0
    SLICE_X54Y189        LUT6 (Prop_lut6_I2_O)        0.124    19.332 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0/O
                         net (fo=1, routed)           1.125    20.457    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0_n_0
    SLICE_X53Y191        LUT6 (Prop_lut6_I4_O)        0.124    20.581 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.021    21.601    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.527    18.057    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.498    17.558    
                         clock uncertainty           -0.087    17.471    
    SLICE_X56Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    17.233    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                         -21.601    
  -------------------------------------------------------------------
                         slack                                 -4.368    

Slack (VIOLATED) :        -4.352ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.807ns  (logic 5.385ns (22.620%)  route 18.422ns (77.380%))
  Logic Levels:           22  (CARRY4=2 LUT6=10 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.436    16.763    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A3
    SLICE_X48Y213        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.887 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.887    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X48Y213        MUXF7 (Prop_muxf7_I0_O)      0.241    17.128 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    17.128    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X48Y213        MUXF8 (Prop_muxf8_I0_O)      0.098    17.226 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           1.661    18.886    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15_n_0
    SLICE_X57Y188        LUT6 (Prop_lut6_I5_O)        0.319    19.205 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=1, routed)           0.582    19.788    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[15]
    SLICE_X58Y188        LUT6 (Prop_lut6_I3_O)        0.124    19.912 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_13_comp/O
                         net (fo=1, routed)           0.804    20.716    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_13_n_0
    SLICE_X57Y188        LUT6 (Prop_lut6_I4_O)        0.124    20.840 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3_comp_1/O
                         net (fo=2, routed)           0.753    21.593    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIB1
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.525    18.055    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.498    17.556    
                         clock uncertainty           -0.087    17.469    
    SLICE_X56Y177        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.241    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.241    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                 -4.352    

Slack (VIOLATED) :        -4.273ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.778ns  (logic 5.261ns (22.126%)  route 18.517ns (77.874%))
  Logic Levels:           21  (CARRY4=2 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 18.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.933    17.260    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/A3
    SLICE_X48Y229        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    17.384 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.384    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/OD
    SLICE_X48Y229        MUXF7 (Prop_muxf7_I0_O)      0.241    17.625 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    17.625    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/O0
    SLICE_X48Y229        MUXF8 (Prop_muxf8_I0_O)      0.098    17.723 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           1.269    18.992    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8_n_0
    SLICE_X49Y211        LUT6 (Prop_lut6_I3_O)        0.319    19.311 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.129    20.440    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[8]
    SLICE_X53Y188        LUT6 (Prop_lut6_I2_O)        0.124    20.564 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           1.000    21.564    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X56Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.532    18.062    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.498    17.563    
                         clock uncertainty           -0.087    17.476    
    SLICE_X56Y183        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.291    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         17.291    
                         arrival time                         -21.564    
  -------------------------------------------------------------------
                         slack                                 -4.273    

Slack (VIOLATED) :        -4.263ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.690ns  (logic 4.851ns (20.477%)  route 18.839ns (79.523%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT6=10 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.406    16.733    cpu/u_regfile/cpu_data_addr[0]
    SLICE_X50Y199        LUT2 (Prop_lut2_I1_O)        0.124    16.857 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62/O
                         net (fo=24, routed)          1.444    18.301    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X59Y189        LUT6 (Prop_lut6_I0_O)        0.124    18.425 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0/O
                         net (fo=1, routed)           0.783    19.208    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0_n_0
    SLICE_X54Y189        LUT6 (Prop_lut6_I2_O)        0.124    19.332 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0/O
                         net (fo=1, routed)           1.125    20.457    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0_n_0
    SLICE_X53Y191        LUT6 (Prop_lut6_I4_O)        0.124    20.581 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.896    21.477    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/D
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.527    18.057    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/WCLK
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.498    17.558    
                         clock uncertainty           -0.087    17.471    
    SLICE_X56Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.213    cpu/u_regfile/rf_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         17.213    
                         arrival time                         -21.477    
  -------------------------------------------------------------------
                         slack                                 -4.263    

Slack (VIOLATED) :        -4.181ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.616ns  (logic 5.288ns (22.393%)  route 18.327ns (77.607%))
  Logic Levels:           21  (CARRY4=2 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 18.065 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.830    17.156    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/A3
    SLICE_X46Y229        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.193    17.350 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000    17.350    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/OB
    SLICE_X46Y229        MUXF7 (Prop_muxf7_I0_O)      0.209    17.559 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F7.A/O
                         net (fo=1, routed)           0.000    17.559    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/O1
    SLICE_X46Y229        MUXF8 (Prop_muxf8_I1_O)      0.088    17.647 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           1.677    19.324    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1_n_0
    SLICE_X49Y205        LUT6 (Prop_lut6_I1_O)        0.319    19.643 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.984    20.627    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[1]
    SLICE_X59Y191        LUT6 (Prop_lut6_I5_O)        0.124    20.751 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2_comp/O
                         net (fo=2, routed)           0.651    21.402    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X56Y187        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.535    18.065    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y187        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498    17.566    
                         clock uncertainty           -0.087    17.479    
    SLICE_X56Y187        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.221    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.221    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 -4.181    

Slack (VIOLATED) :        -4.180ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.689ns  (logic 5.261ns (22.209%)  route 18.428ns (77.791%))
  Logic Levels:           21  (CARRY4=2 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.900    17.227    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/A3
    SLICE_X48Y231        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    17.351 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.351    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/OD
    SLICE_X48Y231        MUXF7 (Prop_muxf7_I0_O)      0.241    17.592 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000    17.592    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/O0
    SLICE_X48Y231        MUXF8 (Prop_muxf8_I0_O)      0.098    17.690 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           1.151    18.840    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_16_16_n_0
    SLICE_X49Y209        LUT6 (Prop_lut6_I0_O)        0.319    19.159 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=1, routed)           1.348    20.507    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[16]
    SLICE_X57Y187        LUT6 (Prop_lut6_I2_O)        0.124    20.631 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.843    21.475    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.525    18.055    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.498    17.556    
                         clock uncertainty           -0.087    17.469    
    SLICE_X56Y177        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    17.294    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                         -21.475    
  -------------------------------------------------------------------
                         slack                                 -4.180    

Slack (VIOLATED) :        -4.141ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.815ns  (logic 4.851ns (20.369%)  route 18.964ns (79.631%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT6=10 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.406    16.733    cpu/u_regfile/cpu_data_addr[0]
    SLICE_X50Y199        LUT2 (Prop_lut2_I1_O)        0.124    16.857 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62/O
                         net (fo=24, routed)          1.444    18.301    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_62_n_0
    SLICE_X59Y189        LUT6 (Prop_lut6_I0_O)        0.124    18.425 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0/O
                         net (fo=1, routed)           0.783    19.208    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_9__0_n_0
    SLICE_X54Y189        LUT6 (Prop_lut6_I2_O)        0.124    19.332 f  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0/O
                         net (fo=1, routed)           1.125    20.457    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_3__0_n_0
    SLICE_X53Y191        LUT6 (Prop_lut6_I4_O)        0.124    20.581 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.021    21.601    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/D
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.527    18.057    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.498    17.558    
                         clock uncertainty           -0.087    17.471    
    SLICE_X56Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011    17.460    cpu/u_regfile/rf_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         17.460    
                         arrival time                         -21.601    
  -------------------------------------------------------------------
                         slack                                 -4.141    

Slack (VIOLATED) :        -4.125ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 5.379ns (22.745%)  route 18.268ns (77.255%))
  Logic Levels:           21  (CARRY4=2 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 18.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.893    17.220    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/A3
    SLICE_X48Y232        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.279    17.498 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.498    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/OA
    SLICE_X48Y232        MUXF7 (Prop_muxf7_I1_O)      0.214    17.712 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/F7.A/O
                         net (fo=1, routed)           0.000    17.712    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/O1
    SLICE_X48Y232        MUXF8 (Prop_muxf8_I1_O)      0.088    17.800 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           1.156    18.956    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_12_12_n_0
    SLICE_X51Y211        LUT6 (Prop_lut6_I1_O)        0.319    19.275 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           1.286    20.561    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[12]
    SLICE_X51Y188        LUT6 (Prop_lut6_I2_O)        0.124    20.685 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.748    21.433    cpu/u_regfile/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.525    18.055    cpu/u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y177        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.498    17.556    
                         clock uncertainty           -0.087    17.469    
    SLICE_X56Y177        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.308    cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         17.308    
                         arrival time                         -21.433    
  -------------------------------------------------------------------
                         slack                                 -4.125    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_2/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.380ns  (logic 5.261ns (22.502%)  route 18.119ns (77.498%))
  Logic Levels:           21  (CARRY4=2 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.754    -2.214    cpu/cpu_clk
    SLICE_X37Y112        FDSE                                         r  cpu/pc_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDSE (Prop_fdse_C_Q)         0.456    -1.758 r  cpu/pc_reg[3]_replica_2/Q
                         net (fo=668, routed)         2.006     0.248    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/A1
    SLICE_X16Y119        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.372 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.372    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/OD
    SLICE_X16Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     0.613 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F7.B/O
                         net (fo=1, routed)           0.000     0.613    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/O0
    SLICE_X16Y119        MUXF8 (Prop_muxf8_I0_O)      0.098     0.711 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30/F8/O
                         net (fo=1, routed)           1.884     2.596    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_30_30_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.319     2.915 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     2.915    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_28_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     3.160 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     3.160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     3.264 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3/O
                         net (fo=1, routed)           1.399     4.663    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_3_n_0
    SLICE_X58Y140        LUT6 (Prop_lut6_I0_O)        0.316     4.979 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.979    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.212     5.191 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=7, routed)           1.531     6.722    cpu/u_regfile/spo[30]
    SLICE_X57Y160        LUT6 (Prop_lut6_I4_O)        0.299     7.021 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_7/O
                         net (fo=9, routed)           1.383     8.403    cpu/u_regfile/bbstub_spo[31]
    SLICE_X61Y172        LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=49, routed)          1.506    10.033    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X56Y184        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    10.181 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.694    10.875    cpu/u_regfile/rdata20[0]
    SLICE_X54Y180        LUT6 (Prop_lut6_I4_O)        0.328    11.203 r  cpu/u_regfile/data_ram_i_196_comp/O
                         net (fo=1, routed)           0.563    11.766    cpu/u_regfile/data_ram_i_196_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.346 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    12.346    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  cpu/u_regfile/data_ram_i_155/O[1]
                         net (fo=1, routed)           1.045    13.726    cpu/u_regfile/data_ram_i_155_n_6
    SLICE_X47Y188        LUT6 (Prop_lut6_I4_O)        0.303    14.029 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129/O
                         net (fo=1, routed)           1.174    15.203    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I5_O)        0.124    15.327 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_32_comp/O
                         net (fo=672, routed)         1.791    17.117    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/A3
    SLICE_X46Y226        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    17.241 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.241    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/OD
    SLICE_X46Y226        MUXF7 (Prop_muxf7_I0_O)      0.241    17.482 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/F7.B/O
                         net (fo=1, routed)           0.000    17.482    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/O0
    SLICE_X46Y226        MUXF8 (Prop_muxf8_I0_O)      0.098    17.580 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30/F8/O
                         net (fo=1, routed)           0.944    18.525    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_30_30_n_0
    SLICE_X47Y225        LUT6 (Prop_lut6_I0_O)        0.319    18.844 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           1.155    19.999    cpu/u_regfile/rf_reg_r1_0_31_30_31__0_0[30]
    SLICE_X51Y201        LUT6 (Prop_lut6_I0_O)        0.124    20.123 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1__0_comp/O
                         net (fo=4, routed)           1.043    21.166    cpu/u_regfile/rf_reg_r2_0_31_30_31/D
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.527    18.057    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y178        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism             -0.498    17.558    
                         clock uncertainty           -0.087    17.471    
    SLICE_X56Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    17.064    cpu/u_regfile/rf_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                 -4.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.672    -0.447    u_confreg/cpu_clk
    SLICE_X51Y201        FDRE                                         r  u_confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y201        FDRE (Prop_fdre_C_Q)         0.141    -0.306 r  u_confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.195    -0.111    u_confreg/timer_r1[26]
    SLICE_X53Y196        FDRE                                         r  u_confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.853    -0.297    u_confreg/cpu_clk
    SLICE_X53Y196        FDRE                                         r  u_confreg/timer_r2_reg[26]/C
                         clock pessimism              0.026    -0.271    
    SLICE_X53Y196        FDRE (Hold_fdre_C_D)         0.066    -0.205    u_confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_16/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.182%)  route 0.210ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.649    -0.470    cpu/cpu_clk
    SLICE_X61Y93         FDSE                                         r  cpu/pc_reg[5]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  cpu/pc_reg[5]_replica_16/Q
                         net (fo=1068, routed)        0.210    -0.119    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/A3
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.924    -0.227    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/WCLK
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.230    -0.457    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_16/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.182%)  route 0.210ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.649    -0.470    cpu/cpu_clk
    SLICE_X61Y93         FDSE                                         r  cpu/pc_reg[5]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  cpu/pc_reg[5]_replica_16/Q
                         net (fo=1068, routed)        0.210    -0.119    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/A3
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.924    -0.227    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/WCLK
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.230    -0.457    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_16/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.182%)  route 0.210ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.649    -0.470    cpu/cpu_clk
    SLICE_X61Y93         FDSE                                         r  cpu/pc_reg[5]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  cpu/pc_reg[5]_replica_16/Q
                         net (fo=1068, routed)        0.210    -0.119    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/A3
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.924    -0.227    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/WCLK
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.230    -0.457    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_16/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.182%)  route 0.210ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.649    -0.470    cpu/cpu_clk
    SLICE_X61Y93         FDSE                                         r  cpu/pc_reg[5]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.141    -0.329 r  cpu/pc_reg[5]_replica_16/Q
                         net (fo=1068, routed)        0.210    -0.119    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/A3
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.924    -0.227    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/WCLK
    SLICE_X60Y93         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.230    -0.457    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.217    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/pc_reg[7]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.625    -0.495    cpu/cpu_clk
    SLICE_X21Y102        FDSE                                         r  cpu/pc_reg[7]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  cpu/pc_reg[7]_replica_9/Q
                         net (fo=488, routed)         0.485     0.131    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A5
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.968    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/WCLK
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.157    
    SLICE_X10Y89         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     0.013    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/pc_reg[7]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.625    -0.495    cpu/cpu_clk
    SLICE_X21Y102        FDSE                                         r  cpu/pc_reg[7]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  cpu/pc_reg[7]_replica_9/Q
                         net (fo=488, routed)         0.485     0.131    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A5
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.968    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/WCLK
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.157    
    SLICE_X10Y89         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     0.013    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/pc_reg[7]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_C/ADR5
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.625    -0.495    cpu/cpu_clk
    SLICE_X21Y102        FDSE                                         r  cpu/pc_reg[7]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  cpu/pc_reg[7]_replica_9/Q
                         net (fo=488, routed)         0.485     0.131    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A5
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.968    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/WCLK
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_C/CLK
                         clock pessimism              0.026    -0.157    
    SLICE_X10Y89         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     0.013    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/pc_reg[7]_replica_9/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/ADR5
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.625    -0.495    cpu/cpu_clk
    SLICE_X21Y102        FDSE                                         r  cpu/pc_reg[7]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  cpu/pc_reg[7]_replica_9/Q
                         net (fo=488, routed)         0.485     0.131    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A5
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.968    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/WCLK
    SLICE_X10Y89         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/CLK
                         clock pessimism              0.026    -0.157    
    SLICE_X10Y89         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     0.013    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/timer_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.670    -0.449    u_confreg/cpu_clk
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y209        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/timer_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/timer_r1[30]
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.945    -0.206    u_confreg/cpu_clk
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r2_reg[30]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X51Y209        FDRE (Hold_fdre_C_D)         0.078    -0.371    u_confreg/timer_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X63Y188   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X54Y138   cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X56Y132   cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X23Y129   cpu/pc_reg[10]_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X23Y142   cpu/pc_reg[10]_replica_1/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X67Y121   cpu/pc_reg[10]_replica_2/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X55Y117   cpu/pc_reg[10]_replica_3/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X47Y166   cpu/pc_reg[10]_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y187   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.446ns (33.739%)  route 2.840ns (66.261%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.637 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X50Y211        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.971 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722     8.252    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.491     7.761    
                         clock uncertainty           -0.077     7.683    
    SLICE_X50Y211        FDRE (Setup_fdre_C_D)        0.062     7.745    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.971    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.425ns (33.413%)  route 2.840ns (66.587%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.637 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X50Y211        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.950 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722     8.252    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.491     7.761    
                         clock uncertainty           -0.077     7.683    
    SLICE_X50Y211        FDRE (Setup_fdre_C_D)        0.062     7.745    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.351ns (32.237%)  route 2.840ns (67.763%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.637 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X50Y211        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.876 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722     8.252    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.491     7.761    
                         clock uncertainty           -0.077     7.683    
    SLICE_X50Y211        FDRE (Setup_fdre_C_D)        0.062     7.745    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.335ns (31.977%)  route 2.840ns (68.023%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.637 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.637    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X50Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.860 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722     8.252    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.491     7.761    
                         clock uncertainty           -0.077     7.683    
    SLICE_X50Y211        FDRE (Setup_fdre_C_D)        0.062     7.745    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.186ns (29.460%)  route 2.840ns (70.540%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     1.711 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.711    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.127ns (28.411%)  route 2.840ns (71.589%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.840     0.981    u_confreg/write_timer_begin_r2
    SLICE_X50Y210        LUT4 (Prop_lut4_I2_O)        0.124     1.105 r  u_confreg/timer[24]_i_5/O
                         net (fo=1, routed)           0.000     1.105    u_confreg/timer[24]_i_5_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     1.652 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.652    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.652    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.560ns (39.899%)  route 2.350ns (60.101%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.350     0.491    u_confreg/write_timer_begin_r2
    SLICE_X50Y208        LUT4 (Prop_lut4_I2_O)        0.124     0.615 r  u_confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     0.615    u_confreg/timer[16]_i_5_n_0
    SLICE_X50Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.147 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X50Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.261 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.261    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.595 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.595    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.449ns (38.143%)  route 2.350ns (61.857%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.350     0.491    u_confreg/write_timer_begin_r2
    SLICE_X50Y208        LUT4 (Prop_lut4_I2_O)        0.124     0.615 r  u_confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     0.615    u_confreg/timer[16]_i_5_n_0
    SLICE_X50Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.147 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X50Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.261 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.261    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X50Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.484 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.484    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.446ns (38.094%)  route 2.350ns (61.906%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.350     0.491    u_confreg/write_timer_begin_r2
    SLICE_X50Y208        LUT4 (Prop_lut4_I2_O)        0.124     0.615 r  u_confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     0.615    u_confreg/timer[16]_i_5_n_0
    SLICE_X50Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.147 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X50Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.481 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.481    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y209        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.425ns (37.750%)  route 2.350ns (62.250%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.350     0.491    u_confreg/write_timer_begin_r2
    SLICE_X50Y208        LUT4 (Prop_lut4_I2_O)        0.124     0.615 r  u_confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     0.615    u_confreg/timer[16]_i_5_n_0
    SLICE_X50Y208        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.147 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X50Y209        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.460 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.460    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723     8.253    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.491     7.762    
                         clock uncertainty           -0.077     7.684    
    SLICE_X50Y209        FDRE (Setup_fdre_C_D)        0.062     7.746    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  6.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.128ns (26.700%)  route 0.351ns (73.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.351    -0.058    u_confreg/conf_wdata_r1[7]
    SLICE_X49Y205        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X49Y205        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism              0.026    -0.178    
    SLICE_X49Y205        FDRE (Hold_fdre_C_D)         0.017    -0.161    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.670    -0.449    u_confreg/timer_clk
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/conf_wdata_r1[12]
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X51Y207        FDRE (Hold_fdre_C_D)         0.075    -0.374    u_confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.670    -0.449    u_confreg/timer_clk
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y207        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/conf_wdata_r1[19]
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X49Y207        FDRE (Hold_fdre_C_D)         0.075    -0.374    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.670    -0.449    u_confreg/timer_clk
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/conf_wdata_r1[15]
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X51Y207        FDRE (Hold_fdre_C_D)         0.071    -0.378    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.670    -0.449    u_confreg/timer_clk
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y207        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/conf_wdata_r1[21]
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X49Y207        FDRE                                         r  u_confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X49Y207        FDRE (Hold_fdre_C_D)         0.071    -0.378    u_confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.670    -0.449    u_confreg/timer_clk
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.253    u_confreg/conf_wdata_r1[30]
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.244    -0.449    
    SLICE_X51Y208        FDRE (Hold_fdre_C_D)         0.071    -0.378    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.319%)  route 0.416ns (74.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.416     0.019    u_confreg/conf_wdata_r1[28]
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism              0.026    -0.179    
    SLICE_X51Y208        FDRE (Hold_fdre_C_D)         0.047    -0.132    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.665%)  route 0.455ns (76.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.455     0.058    u_confreg/conf_wdata_r1[2]
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism              0.026    -0.178    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.071    -0.107    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.671    -0.448    u_confreg/timer_clk
    SLICE_X51Y206        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y206        FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.191    u_confreg/conf_wdata_r1[31]
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X51Y208        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.228    -0.433    
    SLICE_X51Y208        FDRE (Hold_fdre_C_D)         0.076    -0.357    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.413%)  route 0.461ns (76.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.461     0.064    u_confreg/conf_wdata_r1[11]
    SLICE_X51Y206        FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X51Y206        FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism              0.026    -0.178    
    SLICE_X51Y206        FDRE (Hold_fdre_C_D)         0.075    -0.103    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y205   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y206   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y211   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y210   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y205   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y205   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y206   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y206   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y205   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y205   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y206   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y206   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y207   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y197   u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.175ns (19.439%)  route 0.725ns (80.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.944    -0.207    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDRE (Prop_fdre_C_Q)         0.175    -0.032 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.725     0.694    u_confreg/timer_reg[28]
    SLICE_X64Y199        FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.579    -0.541    u_confreg/cpu_clk
    SLICE_X64Y199        FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.175ns (20.590%)  route 0.675ns (79.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.944    -0.207    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.175    -0.032 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.675     0.643    u_confreg/timer_reg[24]
    SLICE_X64Y199        FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.579    -0.541    u_confreg/cpu_clk
    SLICE_X64Y199        FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.175ns (30.098%)  route 0.406ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X50Y208        FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDRE (Prop_fdre_C_Q)         0.175    -0.031 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.406     0.376    u_confreg/timer_reg[18]
    SLICE_X50Y202        FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.672    -0.447    u_confreg/cpu_clk
    SLICE_X50Y202        FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.175ns (31.248%)  route 0.385ns (68.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.944    -0.207    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.175    -0.032 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.385     0.353    u_confreg/timer_reg[26]
    SLICE_X51Y201        FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.672    -0.447    u_confreg/cpu_clk
    SLICE_X51Y201        FDRE                                         r  u_confreg/timer_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.175ns (31.496%)  route 0.381ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.944    -0.207    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDRE (Prop_fdre_C_Q)         0.175    -0.032 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.381     0.349    u_confreg/timer_reg[31]
    SLICE_X50Y202        FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.672    -0.447    u_confreg/cpu_clk
    SLICE_X50Y202        FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.175ns (33.002%)  route 0.355ns (66.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.175    -0.031 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.355     0.325    u_confreg/timer_reg[22]
    SLICE_X51Y201        FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.672    -0.447    u_confreg/cpu_clk
    SLICE_X51Y201        FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.175ns (37.095%)  route 0.297ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X50Y204        FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.175    -0.030 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.297     0.267    u_confreg/timer_reg[2]
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.670    -0.449    u_confreg/cpu_clk
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.175ns (37.230%)  route 0.295ns (62.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X50Y205        FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.175    -0.030 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.295     0.265    u_confreg/timer_reg[5]
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.669    -0.450    u_confreg/cpu_clk
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.175ns (38.469%)  route 0.280ns (61.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.945    -0.206    u_confreg/timer_clk
    SLICE_X50Y208        FDRE                                         r  u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDRE (Prop_fdre_C_Q)         0.175    -0.031 r  u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.280     0.249    u_confreg/timer_reg[19]
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.671    -0.448    u_confreg/cpu_clk
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[19]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.175ns (38.741%)  route 0.277ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.205ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.946    -0.205    u_confreg/timer_clk
    SLICE_X50Y205        FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.175    -0.030 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.277     0.247    u_confreg/timer_reg[6]
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.671    -0.448    u_confreg/cpu_clk
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.367ns (44.897%)  route 0.450ns (55.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.316ns
    Source Clock Delay      (SCD):    -1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.535    -1.935    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.367    -1.568 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.450    -1.118    u_confreg/write_timer_begin_r2
    SLICE_X64Y195        FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.652    -2.316    u_confreg/cpu_clk
    SLICE_X64Y195        FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.367ns (57.647%)  route 0.270ns (42.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    -1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.367    -1.380 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.270    -1.110    u_confreg/timer_reg[25]
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.852    -2.116    u_confreg/cpu_clk
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.367ns (56.088%)  route 0.287ns (43.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    -1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.367    -1.380 r  u_confreg/timer_reg[23]/Q
                         net (fo=2, routed)           0.287    -1.093    u_confreg/timer_reg[23]
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.852    -2.116    u_confreg/cpu_clk
    SLICE_X49Y210        FDRE                                         r  u_confreg/timer_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.633%)  route 0.293ns (44.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.725    -1.745    u_confreg/timer_clk
    SLICE_X50Y206        FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDRE (Prop_fdre_C_Q)         0.367    -1.378 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.293    -1.085    u_confreg/timer_reg[8]
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.226%)  route 0.298ns (44.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.725    -1.745    u_confreg/timer_clk
    SLICE_X50Y204        FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.367    -1.378 r  u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.298    -1.080    u_confreg/timer_reg[0]
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.904%)  route 0.301ns (45.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.724    -1.746    u_confreg/timer_clk
    SLICE_X50Y208        FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y208        FDRE (Prop_fdre_C_Q)         0.367    -1.379 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.301    -1.077    u_confreg/timer_reg[17]
    SLICE_X49Y208        FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X49Y208        FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.367ns (49.114%)  route 0.380ns (50.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.724    -1.746    u_confreg/timer_clk
    SLICE_X50Y207        FDRE                                         r  u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDRE (Prop_fdre_C_Q)         0.367    -1.379 r  u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           0.380    -0.999    u_confreg/timer_reg[15]
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X51Y205        FDRE                                         r  u_confreg/timer_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.367ns (48.883%)  route 0.384ns (51.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.117ns
    Source Clock Delay      (SCD):    -1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722    -1.748    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDRE (Prop_fdre_C_Q)         0.367    -1.381 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.384    -0.997    u_confreg/timer_reg[29]
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.851    -2.117    u_confreg/cpu_clk
    SLICE_X51Y209        FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.367ns (46.821%)  route 0.417ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    -1.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.367    -1.380 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.417    -0.963    u_confreg/timer_reg[20]
    SLICE_X49Y209        FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.852    -2.116    u_confreg/cpu_clk
    SLICE_X49Y209        FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.783ns  (logic 0.367ns (46.869%)  route 0.416ns (53.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.725    -1.745    u_confreg/timer_clk
    SLICE_X50Y206        FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDRE (Prop_fdre_C_Q)         0.367    -1.378 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.416    -0.962    u_confreg/timer_reg[9]
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X50Y203        FDRE                                         r  u_confreg/timer_r1_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.436ns  (logic 0.608ns (7.207%)  route 7.828ns (92.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.500     6.118    u_confreg/SR[0]
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722    -1.748    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.436ns  (logic 0.608ns (7.207%)  route 7.828ns (92.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.500     6.118    u_confreg/SR[0]
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722    -1.748    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.436ns  (logic 0.608ns (7.207%)  route 7.828ns (92.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.500     6.118    u_confreg/SR[0]
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722    -1.748    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.436ns  (logic 0.608ns (7.207%)  route 7.828ns (92.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.500     6.118    u_confreg/SR[0]
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.722    -1.748    u_confreg/timer_clk
    SLICE_X50Y211        FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 0.608ns (7.310%)  route 7.709ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.381     5.999    u_confreg/SR[0]
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 0.608ns (7.310%)  route 7.709ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.381     5.999    u_confreg/SR[0]
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 0.608ns (7.310%)  route 7.709ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.381     5.999    u_confreg/SR[0]
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 0.608ns (7.310%)  route 7.709ns (92.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.381     5.999    u_confreg/SR[0]
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y210        FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.150ns  (logic 0.608ns (7.460%)  route 7.542ns (92.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.214     5.832    u_confreg/SR[0]
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.150ns  (logic 0.608ns (7.460%)  route 7.542ns (92.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.650    -2.318    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.456    -1.862 f  cpu_resetn_reg/Q
                         net (fo=10, routed)          3.328     1.466    u_confreg/cpu_resetn
    SLICE_X23Y191        LUT1 (Prop_lut1_I0_O)        0.152     1.618 r  u_confreg/reset_i_1/O
                         net (fo=559, routed)         4.214     5.832    u_confreg/SR[0]
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.723    -1.747    u_confreg/timer_clk
    SLICE_X50Y209        FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.367ns (45.158%)  route 0.446ns (54.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.312ns
    Source Clock Delay      (SCD):    -1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.538    -1.932    u_confreg/cpu_clk
    SLICE_X58Y191        FDRE                                         r  u_confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_fdre_C_Q)         0.367    -1.565 r  u_confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.446    -1.120    u_confreg/conf_wdata_r[6]
    SLICE_X58Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.656    -2.312    u_confreg/timer_clk
    SLICE_X58Y190        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.018ns  (logic 0.367ns (36.058%)  route 0.651ns (63.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.315ns
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.540    -1.930    u_confreg/cpu_clk
    SLICE_X59Y199        FDRE                                         r  u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.367    -1.563 r  u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.651    -0.913    u_confreg/conf_wdata_r[20]
    SLICE_X65Y199        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y199        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.367ns (35.206%)  route 0.675ns (64.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.315ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X59Y195        FDRE                                         r  u_confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y195        FDRE (Prop_fdre_C_Q)         0.367    -1.564 r  u_confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.675    -0.889    u_confreg/write_timer_begin
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.653    -2.315    u_confreg/timer_clk
    SLICE_X65Y197        FDRE                                         r  u_confreg/write_timer_begin_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.165%)  route 0.740ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.114ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X58Y195        FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.367    -1.564 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.740    -0.825    u_confreg/conf_wdata_r[18]
    SLICE_X49Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.854    -2.114    u_confreg/timer_clk
    SLICE_X49Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.367ns (32.317%)  route 0.769ns (67.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X58Y193        FDRE                                         r  u_confreg/conf_wdata_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y193        FDRE (Prop_fdre_C_Q)         0.367    -1.564 r  u_confreg/conf_wdata_r_reg[31]/Q
                         net (fo=1, routed)           0.769    -0.796    u_confreg/conf_wdata_r[31]
    SLICE_X51Y206        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.853    -2.115    u_confreg/timer_clk
    SLICE_X51Y206        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.158ns  (logic 0.337ns (29.098%)  route 0.821ns (70.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.114ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X61Y196        FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.337    -1.594 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.821    -0.773    u_confreg/conf_wdata_r[4]
    SLICE_X49Y205        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.854    -2.114    u_confreg/timer_clk
    SLICE_X49Y205        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.367ns (31.499%)  route 0.798ns (68.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.535    -1.935    u_confreg/cpu_clk
    SLICE_X63Y193        FDRE                                         r  u_confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y193        FDRE (Prop_fdre_C_Q)         0.367    -1.568 r  u_confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.798    -0.770    u_confreg/conf_wdata_r[24]
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.853    -2.115    u_confreg/timer_clk
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.337ns (28.968%)  route 0.826ns (71.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.115ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X61Y196        FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.337    -1.594 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.826    -0.768    u_confreg/conf_wdata_r[8]
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.853    -2.115    u_confreg/timer_clk
    SLICE_X51Y203        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.367ns (30.572%)  route 0.833ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.118ns
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.540    -1.930    u_confreg/cpu_clk
    SLICE_X59Y199        FDRE                                         r  u_confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.367    -1.563 r  u_confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.833    -0.730    u_confreg/conf_wdata_r[14]
    SLICE_X51Y211        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.850    -2.118    u_confreg/timer_clk
    SLICE_X51Y211        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.337ns (28.043%)  route 0.865ns (71.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.116ns
    Source Clock Delay      (SCD):    -1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.539    -1.931    u_confreg/cpu_clk
    SLICE_X61Y196        FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.337    -1.594 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.865    -0.730    u_confreg/conf_wdata_r[29]
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.852    -2.116    u_confreg/timer_clk
    SLICE_X51Y207        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.669ns  (logic 4.118ns (28.071%)  route 10.551ns (71.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.659    -2.309    u_confreg/cpu_clk
    SLICE_X61Y198        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDRE (Prop_fdre_C_Q)         0.456    -1.853 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=18, routed)          1.510    -0.343    u_confreg/p_1_in10_in
    SLICE_X47Y203        LUT3 (Prop_lut3_I2_O)        0.124    -0.219 r  u_confreg/btn_key_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           9.041     8.822    btn_key_col_OBUF[3]
    V7                   OBUF (Prop_obuf_I_O)         3.538    12.360 r  btn_key_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.360    btn_key_col[3]
    V7                                                                r  btn_key_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 4.080ns (29.371%)  route 9.811ns (70.629%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X47Y208        FDRE                                         r  u_confreg/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y208        FDRE (Prop_fdre_C_Q)         0.456    -1.659 r  u_confreg/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          1.918     0.259    u_confreg/p_1_in7_in
    SLICE_X61Y198        LUT3 (Prop_lut3_I2_O)        0.124     0.383 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.894     8.276    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.500    11.776 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.776    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.818ns  (logic 4.330ns (31.339%)  route 9.487ns (68.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.853    -2.115    u_confreg/cpu_clk
    SLICE_X47Y208        FDRE                                         r  u_confreg/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y208        FDRE (Prop_fdre_C_Q)         0.456    -1.659 r  u_confreg/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          1.918     0.259    u_confreg/p_1_in7_in
    SLICE_X61Y198        LUT3 (Prop_lut3_I0_O)        0.152     0.411 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.570     7.981    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.722    11.703 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.703    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 4.098ns (30.749%)  route 9.229ns (69.251%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.854    -2.114    u_confreg/cpu_clk
    SLICE_X47Y203        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y203        FDRE (Prop_fdre_C_Q)         0.456    -1.658 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=14, routed)          1.593    -0.064    u_confreg/p_1_in11_in
    SLICE_X61Y198        LUT3 (Prop_lut3_I0_O)        0.124     0.060 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.635     7.695    btn_key_col_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.518    11.212 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.212    btn_key_col[0]
    V8                                                                r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.523ns  (logic 4.169ns (36.178%)  route 7.354ns (63.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.749    -2.219    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.419    -1.800 r  u_confreg/num_csn_reg[7]/Q
                         net (fo=1, routed)           7.354     5.554    num_csn_OBUF[7]
    D3                   OBUF (Prop_obuf_I_O)         3.750     9.304 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.304    num_csn[7]
    D3                                                                r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.629ns  (logic 3.968ns (34.121%)  route 7.661ns (65.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.643    -2.325    u_confreg/cpu_clk
    SLICE_X47Y177        FDRE                                         r  u_confreg/num_data_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y177        FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  u_confreg/num_data_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           7.661     5.792    lopt_43
    R7                   OBUF (Prop_obuf_I_O)         3.512     9.304 r  num_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     9.304    num_data[30]
    R7                                                                r  num_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 3.970ns (34.333%)  route 7.593ns (65.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.643    -2.325    u_confreg/cpu_clk
    SLICE_X47Y177        FDRE                                         r  u_confreg/num_data_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y177        FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  u_confreg/num_data_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           7.593     5.724    lopt_44
    R6                   OBUF (Prop_obuf_I_O)         3.514     9.238 r  num_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000     9.238    num_data[31]
    R6                                                                r  num_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.398ns  (logic 3.966ns (34.800%)  route 7.432ns (65.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.655    -2.313    u_confreg/cpu_clk
    SLICE_X47Y186        FDRE                                         r  u_confreg/num_data_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y186        FDRE (Prop_fdre_C_Q)         0.456    -1.857 r  u_confreg/num_data_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           7.432     5.574    lopt_39
    V16                  OBUF (Prop_obuf_I_O)         3.510     9.085 r  num_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.085    num_data[27]
    V16                                                               r  num_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 3.962ns (34.821%)  route 7.416ns (65.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.652    -2.316    u_confreg/cpu_clk
    SLICE_X45Y183        FDRE                                         r  u_confreg/num_data_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y183        FDRE (Prop_fdre_C_Q)         0.456    -1.860 r  u_confreg/num_data_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           7.416     5.555    lopt_40
    V17                  OBUF (Prop_obuf_I_O)         3.506     9.061 r  num_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     9.061    num_data[28]
    V17                                                               r  num_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_data_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.361ns  (logic 3.954ns (34.805%)  route 7.407ns (65.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.640    -2.328    u_confreg/cpu_clk
    SLICE_X45Y175        FDRE                                         r  u_confreg/num_data_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.456    -1.872 r  u_confreg/num_data_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           7.407     5.534    lopt_41
    U17                  OBUF (Prop_obuf_I_O)         3.498     9.033 r  num_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.033    num_data[29]
    U17                                                               r  num_data[29] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.393ns (58.430%)  route 0.991ns (41.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.579    -0.541    u_confreg/cpu_clk
    SLICE_X63Y196        FDRE                                         r  u_confreg/led_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y196        FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  u_confreg/led_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.991     0.578    lopt_9
    J19                  OBUF (Prop_obuf_I_O)         1.265     1.843 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.843    led[3]
    J19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.427ns (59.577%)  route 0.968ns (40.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  u_confreg/num_csn_reg[4]/Q
                         net (fo=1, routed)           0.968     0.605    num_csn_OBUF[4]
    E25                  OBUF (Prop_obuf_I_O)         1.286     1.891 r  num_csn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.891    num_csn[4]
    E25                                                               r  num_csn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.407ns (57.931%)  route 1.022ns (42.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           1.022     0.659    num_csn_OBUF[2]
    G25                  OBUF (Prop_obuf_I_O)         1.266     1.925 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.925    num_csn[2]
    G25                                                               r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.466ns (59.969%)  route 0.979ns (40.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.128    -0.376 r  u_confreg/num_csn_reg[5]/Q
                         net (fo=1, routed)           0.979     0.603    num_csn_OBUF[5]
    D26                  OBUF (Prop_obuf_I_O)         1.338     1.941 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.941    num_csn[5]
    D26                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.452ns (59.332%)  route 0.995ns (40.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.128    -0.376 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           0.995     0.619    num_csn_OBUF[1]
    G26                  OBUF (Prop_obuf_I_O)         1.324     1.943 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.943    num_csn[1]
    G26                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.431ns (58.303%)  route 1.023ns (41.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           1.023     0.661    num_csn_OBUF[6]
    D25                  OBUF (Prop_obuf_I_O)         1.290     1.951 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.951    num_csn[6]
    D25                                                               r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.408ns (57.097%)  route 1.058ns (42.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           1.058     0.695    num_csn_OBUF[0]
    H26                  OBUF (Prop_obuf_I_O)         1.267     1.961 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.961    num_csn[0]
    H26                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.468ns (57.956%)  route 1.065ns (42.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.616    -0.504    u_confreg/cpu_clk
    SLICE_X21Y182        FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y182        FDSE (Prop_fdse_C_Q)         0.128    -0.376 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           1.065     0.689    num_csn_OBUF[3]
    E26                  OBUF (Prop_obuf_I_O)         1.340     2.029 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.029    num_csn[3]
    E26                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.361ns (52.502%)  route 1.232ns (47.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.582    -0.538    u_confreg/cpu_clk
    SLICE_X47Y188        FDRE                                         r  u_confreg/led_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/led_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.232     0.835    lopt_7
    J21                  OBUF (Prop_obuf_I_O)         1.220     2.055 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.055    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.384ns (52.944%)  route 1.230ns (47.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.572    -0.548    u_confreg/cpu_clk
    SLICE_X47Y176        FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.230     0.823    lopt_8
    H23                  OBUF (Prop_obuf_I_O)         1.243     2.066 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.066    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.151ns  (logic 3.386ns (17.679%)  route 15.766ns (82.321%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 r  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 r  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 f  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 f  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 f  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 r  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.460    18.134    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X49Y206        LUT2 (Prop_lut2_I1_O)        0.124    18.258 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=4, routed)           0.893    19.151    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.151ns  (logic 3.386ns (17.679%)  route 15.766ns (82.321%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 r  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 r  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 f  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 f  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 f  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 r  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.460    18.134    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X49Y206        LUT2 (Prop_lut2_I1_O)        0.124    18.258 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=4, routed)           0.893    19.151    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[14]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.151ns  (logic 3.386ns (17.679%)  route 15.766ns (82.321%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 r  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 r  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 f  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 f  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 f  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 r  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.460    18.134    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X49Y206        LUT2 (Prop_lut2_I1_O)        0.124    18.258 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=4, routed)           0.893    19.151    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.820ns  (logic 3.386ns (17.990%)  route 15.434ns (82.010%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=5 LUT6=1)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 r  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 r  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 r  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 f  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 f  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 f  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 r  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.460    18.134    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X49Y206        LUT2 (Prop_lut2_I1_O)        0.124    18.258 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=4, routed)           0.562    18.820    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X47Y206        FDRE                                         r  u_confreg/btn_key_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y206        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.637ns  (logic 3.386ns (18.167%)  route 15.251ns (81.833%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=5 LUT6=2)
  Clock Path Skew:        -1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 r  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 f  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.839    18.513    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X47Y207        LUT6 (Prop_lut6_I5_O)        0.124    18.637 r  u_confreg/btn_key_r[10]_i_1/O
                         net (fo=1, routed)           0.000    18.637    u_confreg/btn_key_r[10]_i_1_n_0
    SLICE_X47Y207        FDRE                                         r  u_confreg/btn_key_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.726    -1.744    u_confreg/cpu_clk
    SLICE_X47Y207        FDRE                                         r  u_confreg/btn_key_r_reg[10]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.585ns  (logic 3.386ns (18.217%)  route 15.199ns (81.783%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 r  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.467    17.348    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.326    17.674 f  u_confreg/btn_key_r[10]_i_4/O
                         net (fo=3, routed)           0.787    18.461    u_confreg/btn_key_r[10]_i_4_n_0
    SLICE_X50Y202        LUT5 (Prop_lut5_I4_O)        0.124    18.585 r  u_confreg/btn_key_r[6]_i_1/O
                         net (fo=1, routed)           0.000    18.585    u_confreg/btn_key_r[6]_i_1_n_0
    SLICE_X50Y202        FDRE                                         r  u_confreg/btn_key_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.726    -1.744    u_confreg/cpu_clk
    SLICE_X50Y202        FDRE                                         r  u_confreg/btn_key_r_reg[6]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.878ns  (logic 3.262ns (18.244%)  route 14.616ns (81.756%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.288    16.529    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y206        LUT4 (Prop_lut4_I3_O)        0.352    16.881 r  u_confreg/btn_key_r[3]_i_2/O
                         net (fo=3, routed)           0.671    17.552    u_confreg/btn_key_r[3]_i_2_n_0
    SLICE_X50Y202        LUT5 (Prop_lut5_I4_O)        0.326    17.878 r  u_confreg/btn_key_r[2]_i_1/O
                         net (fo=1, routed)           0.000    17.878    u_confreg/btn_key_r[2]_i_1_n_0
    SLICE_X50Y202        FDRE                                         r  u_confreg/btn_key_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.726    -1.744    u_confreg/cpu_clk
    SLICE_X50Y202        FDRE                                         r  u_confreg/btn_key_r_reg[2]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.636ns  (logic 3.034ns (17.202%)  route 14.602ns (82.798%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          0.937    16.179    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X49Y207        LUT6 (Prop_lut6_I0_O)        0.326    16.505 f  u_confreg/btn_key_r[3]_i_3/O
                         net (fo=2, routed)           1.007    17.512    u_confreg/btn_key_r[3]_i_3_n_0
    SLICE_X47Y205        LUT6 (Prop_lut6_I1_O)        0.124    17.636 r  u_confreg/btn_key_r[3]_i_1/O
                         net (fo=1, routed)           0.000    17.636    u_confreg/btn_key_r[3]_i_1_n_0
    SLICE_X47Y205        FDRE                                         r  u_confreg/btn_key_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y205        FDRE                                         r  u_confreg/btn_key_r_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.530ns  (logic 3.034ns (17.305%)  route 14.497ns (82.695%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          1.172    16.414    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X47Y206        LUT5 (Prop_lut5_I0_O)        0.326    16.740 f  u_confreg/btn_key_r[7]_i_2/O
                         net (fo=1, routed)           0.667    17.406    u_confreg/btn_key_r[7]_i_2_n_0
    SLICE_X47Y206        LUT5 (Prop_lut5_I4_O)        0.124    17.530 r  u_confreg/btn_key_r[7]_i_1/O
                         net (fo=1, routed)           0.000    17.530    u_confreg/btn_key_r[7]_i_1_n_0
    SLICE_X47Y206        FDRE                                         r  u_confreg/btn_key_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y206        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.352ns  (logic 3.034ns (17.483%)  route 14.318ns (82.517%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=26, routed)          9.341    10.814    u_confreg/btn_key_row_IBUF[2]
    SLICE_X49Y208        LUT4 (Prop_lut4_I0_O)        0.124    10.938 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=4, routed)           0.587    11.525    u_confreg/FSM_onehot_state[1]_i_3_n_0
    SLICE_X47Y208        LUT4 (Prop_lut4_I1_O)        0.150    11.675 f  u_confreg/btn_key_r[13]_i_7/O
                         net (fo=1, routed)           0.433    12.109    u_confreg/btn_key_r[13]_i_7_n_0
    SLICE_X47Y208        LUT6 (Prop_lut6_I4_O)        0.326    12.435 f  u_confreg/btn_key_r[13]_i_6/O
                         net (fo=2, routed)           1.249    13.684    u_confreg/btn_key_r[13]_i_6_n_0
    SLICE_X47Y203        LUT4 (Prop_lut4_I3_O)        0.152    13.836 r  u_confreg/btn_key_r[8]_i_3/O
                         net (fo=6, routed)           1.048    14.883    u_confreg/btn_key_r[8]_i_3_n_0
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.358    15.241 r  u_confreg/btn_key_r[13]_i_5/O
                         net (fo=13, routed)          0.926    16.168    u_confreg/btn_key_r[13]_i_5_n_0
    SLICE_X47Y205        LUT6 (Prop_lut6_I1_O)        0.326    16.494 f  u_confreg/btn_key_r[15]_i_4/O
                         net (fo=2, routed)           0.734    17.228    u_confreg/btn_key_r[15]_i_4_n_0
    SLICE_X47Y204        LUT5 (Prop_lut5_I4_O)        0.124    17.352 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000    17.352    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       1.727    -1.743    u_confreg/cpu_clk
    SLICE_X47Y204        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.873ns  (logic 0.272ns (9.484%)  route 2.600ns (90.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.600     2.873    resetn_IBUF
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.847    -0.303    cpu_clk
    SLICE_X63Y188        FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.996ns  (logic 0.296ns (9.892%)  route 2.699ns (90.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=26, routed)          2.643     2.894    u_confreg/btn_key_row_IBUF[0]
    SLICE_X60Y198        LUT5 (Prop_lut5_I2_O)        0.045     2.939 r  u_confreg/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.056     2.996    u_confreg/FSM_onehot_state[3]_i_1_n_0
    SLICE_X61Y198        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.853    -0.298    u_confreg/cpu_clk
    SLICE_X61Y198        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.138ns  (logic 0.252ns (8.045%)  route 2.885ns (91.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           2.885     3.138    u_confreg/btn_step_IBUF[1]
    SLICE_X21Y191        FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.892    -0.258    u_confreg/cpu_clk
    SLICE_X21Y191        FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/btn_step0_r_reg/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.166ns  (logic 0.251ns (7.939%)  route 2.915ns (92.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           2.915     3.166    u_confreg/btn_step_IBUF[0]
    SLICE_X47Y191        FDSE                                         r  u_confreg/btn_step0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.852    -0.298    u_confreg/cpu_clk
    SLICE_X47Y191        FDSE                                         r  u_confreg/btn_step0_r_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.202ns  (logic 0.297ns (9.287%)  route 2.905ns (90.713%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           2.905     3.157    u_confreg/btn_step_IBUF[1]
    SLICE_X23Y191        LUT5 (Prop_lut5_I2_O)        0.045     3.202 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     3.202    u_confreg/step1_flag_i_1_n_0
    SLICE_X23Y191        FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.892    -0.258    u_confreg/cpu_clk
    SLICE_X23Y191        FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.249ns  (logic 0.337ns (10.386%)  route 2.911ns (89.614%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.559     2.806    cpu/u_regfile/switch_IBUF[0]
    SLICE_X54Y191        LUT6 (Prop_lut6_I2_O)        0.045     2.851 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.142     2.993    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_18_n_0
    SLICE_X59Y191        LUT6 (Prop_lut6_I2_O)        0.045     3.038 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2_comp/O
                         net (fo=2, routed)           0.211     3.249    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X56Y184        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.847    -0.303    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X56Y184        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 btn_key_row[0]
                            (input port)
  Destination:            u_confreg/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.267ns  (logic 0.296ns (9.069%)  route 2.971ns (90.931%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  btn_key_row[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[0]
    U7                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_key_row_IBUF[0]_inst/O
                         net (fo=26, routed)          2.971     3.222    u_confreg/btn_key_row_IBUF[0]
    SLICE_X47Y203        LUT5 (Prop_lut5_I2_O)        0.045     3.267 r  u_confreg/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     3.267    u_confreg/FSM_onehot_state[4]_i_1_n_0
    SLICE_X47Y203        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.946    -0.205    u_confreg/cpu_clk
    SLICE_X47Y203        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.279ns  (logic 0.337ns (10.290%)  route 2.942ns (89.710%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           2.559     2.806    cpu/u_regfile/switch_IBUF[0]
    SLICE_X54Y191        LUT6 (Prop_lut6_I2_O)        0.045     2.851 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.142     2.993    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_18_n_0
    SLICE_X59Y191        LUT6 (Prop_lut6_I2_O)        0.045     3.038 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2_comp/O
                         net (fo=2, routed)           0.242     3.279    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X56Y187        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.849    -0.301    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y187        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 switch[7]
                            (input port)
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.281ns  (logic 0.305ns (9.305%)  route 2.975ns (90.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC21                                              0.000     0.000 r  switch[7] (IN)
                         net (fo=0)                   0.000     0.000    switch[7]
    AC21                 IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_IBUF[7]_inst/O
                         net (fo=2, routed)           2.845     3.105    cpu/u_regfile/switch_IBUF[7]
    SLICE_X57Y188        LUT6 (Prop_lut6_I0_O)        0.045     3.150 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_3_comp_1/O
                         net (fo=2, routed)           0.130     3.281    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIB1
    SLICE_X56Y186        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.848    -0.302    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X56Y186        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 btn_step[0]
                            (input port)
  Destination:            u_confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.435ns  (logic 0.296ns (8.629%)  route 3.138ns (91.371%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  btn_step[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[0]
    Y5                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  btn_step_IBUF[0]_inst/O
                         net (fo=2, routed)           3.138     3.390    u_confreg/btn_step_IBUF[0]
    SLICE_X47Y193        LUT5 (Prop_lut5_I2_O)        0.045     3.435 r  u_confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000     3.435    u_confreg/step0_flag_i_1_n_0
    SLICE_X47Y193        FDRE                                         r  u_confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=17882, routed)       0.853    -0.297    u_confreg/cpu_clk
    SLICE_X47Y193        FDRE                                         r  u_confreg/step0_flag_reg/C





