INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC_Compete_Sync/108_IC_Contest_Preround/Verilog/project_2/project_2.srcs/sim_1/imports/B_ICC2018_priliminary_grad_cell_based/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
