
FC_SPI_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d108  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec0  0800d2b8  0800d2b8  0001d2b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e178  0800e178  000202f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e178  0800e178  0001e178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e180  0800e180  000202f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e180  0800e180  0001e180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e184  0800e184  0001e184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f8  20000000  0800e188  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202f8  2**0
                  CONTENTS
 10 .bss          00001a84  200002f8  200002f8  000202f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001d7c  20001d7c  000202f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020328  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015479  00000000  00000000  0002036b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ae3  00000000  00000000  000357e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ff0  00000000  00000000  000392c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c07  00000000  00000000  0003a2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028cdd  00000000  00000000  0003aebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017c3d  00000000  00000000  00063b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eaf5b  00000000  00000000  0007b7d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005230  00000000  00000000  00166734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  0016b964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002f8 	.word	0x200002f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800d2a0 	.word	0x0800d2a0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002fc 	.word	0x200002fc
 80001ec:	0800d2a0 	.word	0x0800d2a0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <IMU_UART_CB>:
#define IMU_DMA_TX hdma_usart3_tx


IMU imu;

void IMU_UART_CB(UART_HandleTypeDef *huart, uint16_t Size) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a1f      	ldr	r2, [pc, #124]	; (8001034 <IMU_UART_CB+0x90>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d11b      	bne.n	8000ff2 <IMU_UART_CB+0x4e>
		imu.IMU_got_data = true;
 8000fba:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <IMU_UART_CB+0x94>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
		imu.IMU_data_Size = Size;
 8000fc2:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <IMU_UART_CB+0x94>)
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	f8a2 3802 	strh.w	r3, [r2, #2050]	; 0x802
		imu.no_stuck=true;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <IMU_UART_CB+0x94>)
 8000fcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24


		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8000fd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fda:	4917      	ldr	r1, [pc, #92]	; (8001038 <IMU_UART_CB+0x94>)
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <IMU_UART_CB+0x98>)
 8000fde:	f007 fb53 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b15      	ldr	r3, [pc, #84]	; (8001040 <IMU_UART_CB+0x9c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f022 0208 	bic.w	r2, r2, #8
 8000ff0:	601a      	str	r2, [r3, #0]
//		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, IMU_dma_buffer, IMU_BUFFER_SIZE);
//		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);

	}
	//for uart data overflow safety
	if (Size >= 1024) {
 8000ff2:	887b      	ldrh	r3, [r7, #2]
 8000ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ff8:	d317      	bcc.n	800102a <IMU_UART_CB+0x86>
		memset(imu.IMU_buffer, 0, IMU_BUFFER_SIZE);
 8000ffa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ffe:	2100      	movs	r1, #0
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <IMU_UART_CB+0x94>)
 8001002:	f009 fb59 	bl	800a6b8 <memset>
		imu.IMU_data_Size=0;
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <IMU_UART_CB+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	f8a3 2802 	strh.w	r2, [r3, #2050]	; 0x802
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 800100e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001012:	4909      	ldr	r1, [pc, #36]	; (8001038 <IMU_UART_CB+0x94>)
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <IMU_UART_CB+0x98>)
 8001016:	f007 fb37 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <IMU_UART_CB+0x9c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <IMU_UART_CB+0x9c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f022 0208 	bic.w	r2, r2, #8
 8001028:	601a      	str	r2, [r3, #0]

	}
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40004800 	.word	0x40004800
 8001038:	20000314 	.word	0x20000314
 800103c:	20001a68 	.word	0x20001a68
 8001040:	20001b6c 	.word	0x20001b6c

08001044 <IMU_Init>:
void imu_callback( XsensEventFlag_t event, XsensEventData_t *mtdata );
void IMU_Init() {
 8001044:	b580      	push	{r7, lr}
 8001046:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 800104a:	af00      	add	r7, sp, #0
	printf("IMU initializing......\n");
 800104c:	482c      	ldr	r0, [pc, #176]	; (8001100 <IMU_Init+0xbc>)
 800104e:	f009 fa53 	bl	800a4f8 <puts>
	//setup DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 8001052:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001056:	492b      	ldr	r1, [pc, #172]	; (8001104 <IMU_Init+0xc0>)
 8001058:	482b      	ldr	r0, [pc, #172]	; (8001108 <IMU_Init+0xc4>)
 800105a:	f007 fb15 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <IMU_Init+0xc8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b29      	ldr	r3, [pc, #164]	; (800110c <IMU_Init+0xc8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 0208 	bic.w	r2, r2, #8
 800106c:	601a      	str	r2, [r3, #0]

	// Setup custom handler callbacks to catch acknowledgements from IMU
	xsens_mti_override_id_handler(MT_ACK_GOTOCONFIG, 					&handle_ack_gotoconfig);
 800106e:	4928      	ldr	r1, [pc, #160]	; (8001110 <IMU_Init+0xcc>)
 8001070:	2031      	movs	r0, #49	; 0x31
 8001072:	f001 f965 	bl	8002340 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_GOTOMEASUREMENT,			&handle_ack_gotomeasurement);
 8001076:	4927      	ldr	r1, [pc, #156]	; (8001114 <IMU_Init+0xd0>)
 8001078:	2011      	movs	r0, #17
 800107a:	f001 f961 	bl	8002340 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_OUTPUTCONFIGURATION, &handle_ack_outputconfiguration);
 800107e:	4926      	ldr	r1, [pc, #152]	; (8001118 <IMU_Init+0xd4>)
 8001080:	20c1      	movs	r0, #193	; 0xc1
 8001082:	f001 f95d 	bl	8002340 <xsens_mti_override_id_handler>
	xsens_mti_override_id_handler(MT_ACK_RESET, 							&myHandle_WAKEUP_cb);
 8001086:	4925      	ldr	r1, [pc, #148]	; (800111c <IMU_Init+0xd8>)
 8001088:	2041      	movs	r0, #65	; 0x41
 800108a:	f001 f959 	bl	8002340 <xsens_mti_override_id_handler>

	xsens_interface_t imu_interface_S = XSENS_INTERFACE_RX_TX( &imu_callback, &imu_send_data );
 800108e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8001092:	f6a3 0314 	subw	r3, r3, #2068	; 0x814
 8001096:	4a22      	ldr	r2, [pc, #136]	; (8001120 <IMU_Init+0xdc>)
 8001098:	4618      	mov	r0, r3
 800109a:	4611      	mov	r1, r2
 800109c:	f640 0314 	movw	r3, #2068	; 0x814
 80010a0:	461a      	mov	r2, r3
 80010a2:	f009 fb87 	bl	800a7b4 <memcpy>
	imu.imu_interface = imu_interface_S;
 80010a6:	4a17      	ldr	r2, [pc, #92]	; (8001104 <IMU_Init+0xc0>)
 80010a8:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80010ac:	f6a3 0114 	subw	r1, r3, #2068	; 0x814
 80010b0:	f602 0308 	addw	r3, r2, #2056	; 0x808
 80010b4:	f640 0214 	movw	r2, #2068	; 0x814
 80010b8:	4618      	mov	r0, r3
 80010ba:	f009 fb7b 	bl	800a7b4 <memcpy>

	imu.ack_flag = ACK_NONE;
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <IMU_Init+0xc0>)
 80010c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010c4:	2200      	movs	r2, #0
 80010c6:	771a      	strb	r2, [r3, #28]

	imu.output_Hz = 100;   // Hz acceleration message rate
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <IMU_Init+0xc0>)
 80010ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010ce:	2264      	movs	r2, #100	; 0x64
 80010d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	imu.imu_state = STATE_STARTUP;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <IMU_Init+0xc0>)
 80010d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010da:	2200      	movs	r2, #0
 80010dc:	775a      	strb	r2, [r3, #29]
	imu.calided = false;
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <IMU_Init+0xc0>)
 80010e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	IMU_State_mechine();
 80010ea:	f000 f81d 	bl	8001128 <IMU_State_mechine>
	printf("IMU:initialization finish.\n");
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <IMU_Init+0xe0>)
 80010f0:	f009 fa02 	bl	800a4f8 <puts>
}
 80010f4:	bf00      	nop
 80010f6:	f607 0718 	addw	r7, r7, #2072	; 0x818
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	0800d2b8 	.word	0x0800d2b8
 8001104:	20000314 	.word	0x20000314
 8001108:	20001a68 	.word	0x20001a68
 800110c:	20001b6c 	.word	0x20001b6c
 8001110:	0800166d 	.word	0x0800166d
 8001114:	08001691 	.word	0x08001691
 8001118:	080016b5 	.word	0x080016b5
 800111c:	080016d9 	.word	0x080016d9
 8001120:	0800d2ec 	.word	0x0800d2ec
 8001124:	0800d2d0 	.word	0x0800d2d0

08001128 <IMU_State_mechine>:
		imu.IMU_data_Size = 0;
		imu.IMU_prc_data = true;
	}
}

void IMU_State_mechine(){
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0

	switch (imu.imu_state) {
 800112c:	4ba8      	ldr	r3, [pc, #672]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800112e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001132:	7f5b      	ldrb	r3, [r3, #29]
 8001134:	2b08      	cmp	r3, #8
 8001136:	f200 8139 	bhi.w	80013ac <IMU_State_mechine+0x284>
 800113a:	a201      	add	r2, pc, #4	; (adr r2, 8001140 <IMU_State_mechine+0x18>)
 800113c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001140:	08001165 	.word	0x08001165
 8001144:	08001193 	.word	0x08001193
 8001148:	080011bd 	.word	0x080011bd
 800114c:	080011e5 	.word	0x080011e5
 8001150:	08001245 	.word	0x08001245
 8001154:	08001279 	.word	0x08001279
 8001158:	080012a3 	.word	0x080012a3
 800115c:	080012bd 	.word	0x080012bd
 8001160:	080012ff 	.word	0x080012ff
	case STATE_STARTUP:
		printf("IMU:Start up...\n");
 8001164:	489b      	ldr	r0, [pc, #620]	; (80013d4 <IMU_State_mechine+0x2ac>)
 8001166:	f009 f9c7 	bl	800a4f8 <puts>
//		xsens_mti_request(&imu.imu_interface, MT_RESET);
		HAL_UARTEx_ReceiveToIdle_DMA(&IMU_uart, imu.IMU_buffer, IMU_BUFFER_SIZE);
 800116a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800116e:	4998      	ldr	r1, [pc, #608]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001170:	4899      	ldr	r0, [pc, #612]	; (80013d8 <IMU_State_mechine+0x2b0>)
 8001172:	f007 fa89 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&IMU_DMA_RX, DMA_IT_HT);
 8001176:	4b99      	ldr	r3, [pc, #612]	; (80013dc <IMU_State_mechine+0x2b4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4b97      	ldr	r3, [pc, #604]	; (80013dc <IMU_State_mechine+0x2b4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f022 0208 	bic.w	r2, r2, #8
 8001184:	601a      	str	r2, [r3, #0]

		imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 8001186:	4b92      	ldr	r3, [pc, #584]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001188:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800118c:	2202      	movs	r2, #2
 800118e:	775a      	strb	r2, [r3, #29]
//			imu.imu_state = STATE_ACK_WAKEUP;
	break;
 8001190:	e11b      	b.n	80013ca <IMU_State_mechine+0x2a2>

	case STATE_ACK_WAKEUP:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_WAKEUP) {
 8001192:	4b8f      	ldr	r3, [pc, #572]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001194:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001198:	7f1b      	ldrb	r3, [r3, #28]
 800119a:	2b04      	cmp	r3, #4
 800119c:	f040 810c 	bne.w	80013b8 <IMU_State_mechine+0x290>
			printf("IMU:IMU is wake...\n");
 80011a0:	488f      	ldr	r0, [pc, #572]	; (80013e0 <IMU_State_mechine+0x2b8>)
 80011a2:	f009 f9a9 	bl	800a4f8 <puts>
			imu.ack_flag = ACK_NONE;
 80011a6:	4b8a      	ldr	r3, [pc, #552]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011ac:	2200      	movs	r2, #0
 80011ae:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 80011b0:	4b87      	ldr	r3, [pc, #540]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011b6:	2202      	movs	r2, #2
 80011b8:	775a      	strb	r2, [r3, #29]
		}
	break;
 80011ba:	e0fd      	b.n	80013b8 <IMU_State_mechine+0x290>

	case STATE_REQUEST_CONFIG_MODE:
		printf("IMU:Requesting config mode...\n");
 80011bc:	4889      	ldr	r0, [pc, #548]	; (80013e4 <IMU_State_mechine+0x2bc>)
 80011be:	f009 f99b 	bl	800a4f8 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOCONFIG);
 80011c2:	2130      	movs	r1, #48	; 0x30
 80011c4:	4888      	ldr	r0, [pc, #544]	; (80013e8 <IMU_State_mechine+0x2c0>)
 80011c6:	f001 fa20 	bl	800260a <xsens_mti_request>
		imu.imu_state = STATE_ACK_CONFIG_MODE;
 80011ca:	4b81      	ldr	r3, [pc, #516]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011d0:	2203      	movs	r2, #3
 80011d2:	775a      	strb	r2, [r3, #29]
//		HAL_Delay(100);
		imu.timer_timeOut = HAL_GetTick();
 80011d4:	f003 fe6a 	bl	8004eac <HAL_GetTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a7d      	ldr	r2, [pc, #500]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80011e0:	6213      	str	r3, [r2, #32]
	break;
 80011e2:	e0f2      	b.n	80013ca <IMU_State_mechine+0x2a2>

	case STATE_ACK_CONFIG_MODE:
		// Wait for GoToConfigAck to return
		// handle_gotoconfigack will fire when it does, and set our flag
		if (imu.ack_flag == ACK_CONFIG) {
 80011e4:	4b7a      	ldr	r3, [pc, #488]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011ea:	7f1b      	ldrb	r3, [r3, #28]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d10d      	bne.n	800120c <IMU_State_mechine+0xe4>
			printf("IMU:IMU in config mode\n");
 80011f0:	487e      	ldr	r0, [pc, #504]	; (80013ec <IMU_State_mechine+0x2c4>)
 80011f2:	f009 f981 	bl	800a4f8 <puts>
			imu.ack_flag = ACK_NONE;
 80011f6:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80011f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011fc:	2200      	movs	r2, #0
 80011fe:	771a      	strb	r2, [r3, #28]
			imu.imu_state = STATE_SET_OUTPUT_CONFIG;
 8001200:	4b73      	ldr	r3, [pc, #460]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001206:	2204      	movs	r2, #4
 8001208:	775a      	strb	r2, [r3, #29]
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
			imu.timer_timeOut = HAL_GetTick();
			imu.imu_state = STATE_STARTUP;
			printf("IMU:again: ");
		}
	break;
 800120a:	e0d7      	b.n	80013bc <IMU_State_mechine+0x294>
		} else if (HAL_GetTick() - imu.timer_timeOut > 2000) {
 800120c:	f003 fe4e 	bl	8004eac <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	4b6f      	ldr	r3, [pc, #444]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001214:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001220:	f240 80cc 	bls.w	80013bc <IMU_State_mechine+0x294>
			imu.timer_timeOut = HAL_GetTick();
 8001224:	f003 fe42 	bl	8004eac <HAL_GetTick>
 8001228:	4603      	mov	r3, r0
 800122a:	4a69      	ldr	r2, [pc, #420]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800122c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001230:	6213      	str	r3, [r2, #32]
			imu.imu_state = STATE_STARTUP;
 8001232:	4b67      	ldr	r3, [pc, #412]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001238:	2200      	movs	r2, #0
 800123a:	775a      	strb	r2, [r3, #29]
			printf("IMU:again: ");
 800123c:	486c      	ldr	r0, [pc, #432]	; (80013f0 <IMU_State_mechine+0x2c8>)
 800123e:	f009 f8f5 	bl	800a42c <iprintf>
	break;
 8001242:	e0bb      	b.n	80013bc <IMU_State_mechine+0x294>

	case STATE_SET_OUTPUT_CONFIG:
		printf("IMU:change Rot Setting\n");
 8001244:	486b      	ldr	r0, [pc, #428]	; (80013f4 <IMU_State_mechine+0x2cc>)
 8001246:	f009 f957 	bl	800a4f8 <puts>
//			changeRotMatrix(imu, bool Frame, float x, float y, float z);
//		changeRotMatrix(1, 0, 0, 0);
		}
//		changeRotMatrix(0, 0, 1.570795, 0);

		printf("IMU:Setting output rate to %d Hz\n", imu.output_Hz);
 800124a:	4b61      	ldr	r3, [pc, #388]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800124c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001250:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001254:	4619      	mov	r1, r3
 8001256:	4868      	ldr	r0, [pc, #416]	; (80013f8 <IMU_State_mechine+0x2d0>)
 8001258:	f009 f8e8 	bl	800a42c <iprintf>
		changeOutputRate(imu.output_Hz);
 800125c:	4b5c      	ldr	r3, [pc, #368]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800125e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001262:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fa5c 	bl	8001724 <changeOutputRate>



		imu.imu_state = STATE_ACK_OUTPUT_CONFIG;
 800126c:	4b58      	ldr	r3, [pc, #352]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800126e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001272:	2205      	movs	r2, #5
 8001274:	775a      	strb	r2, [r3, #29]
	break;
 8001276:	e0a8      	b.n	80013ca <IMU_State_mechine+0x2a2>

	case STATE_ACK_OUTPUT_CONFIG:
		// Read configuration packet response
		// TODO: MDATA2 odd input handling?

		if (imu.ack_flag == ACK_CONFIGURED) {
 8001278:	4b55      	ldr	r3, [pc, #340]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800127a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800127e:	7f1b      	ldrb	r3, [r3, #28]
 8001280:	2b03      	cmp	r3, #3
 8001282:	f040 809d 	bne.w	80013c0 <IMU_State_mechine+0x298>
			printf("IMU:IMU confirmed config...\n");
 8001286:	485d      	ldr	r0, [pc, #372]	; (80013fc <IMU_State_mechine+0x2d4>)
 8001288:	f009 f936 	bl	800a4f8 <puts>
			imu.imu_state = STATE_REQUEST_MEASUREMENT_MODE;
 800128c:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800128e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001292:	2206      	movs	r2, #6
 8001294:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 8001296:	4b4e      	ldr	r3, [pc, #312]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001298:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800129c:	2200      	movs	r2, #0
 800129e:	771a      	strb	r2, [r3, #28]
		}
	break;
 80012a0:	e08e      	b.n	80013c0 <IMU_State_mechine+0x298>

	case STATE_REQUEST_MEASUREMENT_MODE:
		printf("IMU:Requesting measurement mode...\n");
 80012a2:	4857      	ldr	r0, [pc, #348]	; (8001400 <IMU_State_mechine+0x2d8>)
 80012a4:	f009 f928 	bl	800a4f8 <puts>
		xsens_mti_request(&imu.imu_interface, MT_GOTOMEASUREMENT);
 80012a8:	2110      	movs	r1, #16
 80012aa:	484f      	ldr	r0, [pc, #316]	; (80013e8 <IMU_State_mechine+0x2c0>)
 80012ac:	f001 f9ad 	bl	800260a <xsens_mti_request>
		imu.imu_state = STATE_ACK_MEASUREMENT_MODE;
 80012b0:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012b6:	2207      	movs	r2, #7
 80012b8:	775a      	strb	r2, [r3, #29]
		break;
 80012ba:	e086      	b.n	80013ca <IMU_State_mechine+0x2a2>

	case STATE_ACK_MEASUREMENT_MODE:
		// Wait x in this mode before attempting to configure different settings

		if (imu.ack_flag == ACK_MEASUREMENT) {
 80012bc:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012c2:	7f1b      	ldrb	r3, [r3, #28]
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d17d      	bne.n	80013c4 <IMU_State_mechine+0x29c>
			// Go back to the start of the settings flow
			imu.imu_state = STATE_RUNNING;
 80012c8:	4b41      	ldr	r3, [pc, #260]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012ce:	2208      	movs	r2, #8
 80012d0:	775a      	strb	r2, [r3, #29]
			imu.ack_flag = ACK_NONE;
 80012d2:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012d8:	2200      	movs	r2, #0
 80012da:	771a      	strb	r2, [r3, #28]
			printf("start running\n");
 80012dc:	4849      	ldr	r0, [pc, #292]	; (8001404 <IMU_State_mechine+0x2dc>)
 80012de:	f009 f90b 	bl	800a4f8 <puts>
			imu.timer_timeOut = HAL_GetTick();
 80012e2:	f003 fde3 	bl	8004eac <HAL_GetTick>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a39      	ldr	r2, [pc, #228]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80012ee:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 80012f0:	4b37      	ldr	r3, [pc, #220]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80012f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012f6:	2201      	movs	r2, #1
 80012f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
	break;
 80012fc:	e062      	b.n	80013c4 <IMU_State_mechine+0x29c>

	case STATE_RUNNING:
		if(imu.IMU_prc_data == true){
 80012fe:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001300:	f893 3801 	ldrb.w	r3, [r3, #2049]	; 0x801
 8001304:	2b00      	cmp	r3, #0
 8001306:	d011      	beq.n	800132c <IMU_State_mechine+0x204>
			imu.timer_timeOut = HAL_GetTick();
 8001308:	f003 fdd0 	bl	8004eac <HAL_GetTick>
 800130c:	4603      	mov	r3, r0
 800130e:	4a30      	ldr	r2, [pc, #192]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001310:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001314:	6213      	str	r3, [r2, #32]
			imu.no_stuck=true;
 8001316:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001318:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			imu.IMU_prc_data = false;
 8001322:	4b2b      	ldr	r3, [pc, #172]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001324:	2200      	movs	r2, #0
 8001326:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 800132a:	e02a      	b.n	8001382 <IMU_State_mechine+0x25a>
		}else if((imu.no_stuck == false) && (HAL_GetTick() - imu.timer_timeOut > 2000)){
 800132c:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800132e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001332:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001336:	f083 0301 	eor.w	r3, r3, #1
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	d01a      	beq.n	8001376 <IMU_State_mechine+0x24e>
 8001340:	f003 fdb4 	bl	8004eac <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001354:	d90f      	bls.n	8001376 <IMU_State_mechine+0x24e>

			printf("recieve error\n");
 8001356:	482c      	ldr	r0, [pc, #176]	; (8001408 <IMU_State_mechine+0x2e0>)
 8001358:	f009 f8ce 	bl	800a4f8 <puts>
			imu.imu_state = STATE_REQUEST_CONFIG_MODE;
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800135e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001362:	2202      	movs	r2, #2
 8001364:	775a      	strb	r2, [r3, #29]
			imu.timer_timeOut = HAL_GetTick();
 8001366:	f003 fda1 	bl	8004eac <HAL_GetTick>
 800136a:	4603      	mov	r3, r0
 800136c:	4a18      	ldr	r2, [pc, #96]	; (80013d0 <IMU_State_mechine+0x2a8>)
 800136e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001372:	6213      	str	r3, [r2, #32]
 8001374:	e005      	b.n	8001382 <IMU_State_mechine+0x25a>

		}else{
			imu.no_stuck=false;
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}

		if(imu.calided == false){
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <IMU_State_mechine+0x2a8>)
 8001384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001388:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800138c:	f083 0301 	eor.w	r3, r3, #1
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d018      	beq.n	80013c8 <IMU_State_mechine+0x2a0>
			xsens_mti_reset_orientation(&imu.imu_interface, XSENS_ORIENTATION_ALIGNMENT_RESET);
 8001396:	2104      	movs	r1, #4
 8001398:	4813      	ldr	r0, [pc, #76]	; (80013e8 <IMU_State_mechine+0x2c0>)
 800139a:	f001 f975 	bl	8002688 <xsens_mti_reset_orientation>
			imu.calided = true;
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80013a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013a4:	2201      	movs	r2, #1
 80013a6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
//				imu.changeRotSetting = true;
//				imu.imu_state = STATE_REQUEST_CONFIG_MODE;
//			}
//
//		}
	break;
 80013aa:	e00d      	b.n	80013c8 <IMU_State_mechine+0x2a0>
	default:
		// Oops!
		imu.imu_state = STATE_STARTUP;
 80013ac:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <IMU_State_mechine+0x2a8>)
 80013ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013b2:	2200      	movs	r2, #0
 80013b4:	775a      	strb	r2, [r3, #29]
		break;
 80013b6:	e008      	b.n	80013ca <IMU_State_mechine+0x2a2>
	break;
 80013b8:	bf00      	nop
 80013ba:	e006      	b.n	80013ca <IMU_State_mechine+0x2a2>
	break;
 80013bc:	bf00      	nop
 80013be:	e004      	b.n	80013ca <IMU_State_mechine+0x2a2>
	break;
 80013c0:	bf00      	nop
 80013c2:	e002      	b.n	80013ca <IMU_State_mechine+0x2a2>
	break;
 80013c4:	bf00      	nop
 80013c6:	e000      	b.n	80013ca <IMU_State_mechine+0x2a2>
	break;
 80013c8:	bf00      	nop
	}
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000314 	.word	0x20000314
 80013d4:	0800db00 	.word	0x0800db00
 80013d8:	20001a68 	.word	0x20001a68
 80013dc:	20001b6c 	.word	0x20001b6c
 80013e0:	0800db10 	.word	0x0800db10
 80013e4:	0800db24 	.word	0x0800db24
 80013e8:	20000b1c 	.word	0x20000b1c
 80013ec:	0800db44 	.word	0x0800db44
 80013f0:	0800db5c 	.word	0x0800db5c
 80013f4:	0800db68 	.word	0x0800db68
 80013f8:	0800db80 	.word	0x0800db80
 80013fc:	0800dba4 	.word	0x0800dba4
 8001400:	0800dbc0 	.word	0x0800dbc0
 8001404:	0800dbe4 	.word	0x0800dbe4
 8001408:	0800dbf4 	.word	0x0800dbf4

0800140c <imu_callback>:

void imu_callback(XsensEventFlag_t event, XsensEventData_t *mtdata) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b09b      	sub	sp, #108	; 0x6c
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6639      	str	r1, [r7, #96]	; 0x60
 8001416:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	switch (event) {
 800141a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800141e:	2b1c      	cmp	r3, #28
 8001420:	f200 811e 	bhi.w	8001660 <imu_callback+0x254>
 8001424:	a201      	add	r2, pc, #4	; (adr r2, 800142c <imu_callback+0x20>)
 8001426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142a:	bf00      	nop
 800142c:	080014a1 	.word	0x080014a1
 8001430:	08001661 	.word	0x08001661
 8001434:	08001661 	.word	0x08001661
 8001438:	08001661 	.word	0x08001661
 800143c:	08001661 	.word	0x08001661
 8001440:	080014b9 	.word	0x080014b9
 8001444:	08001661 	.word	0x08001661
 8001448:	08001661 	.word	0x08001661
 800144c:	08001661 	.word	0x08001661
 8001450:	08001661 	.word	0x08001661
 8001454:	08001661 	.word	0x08001661
 8001458:	08001555 	.word	0x08001555
 800145c:	08001525 	.word	0x08001525
 8001460:	08001661 	.word	0x08001661
 8001464:	080014f5 	.word	0x080014f5
 8001468:	08001661 	.word	0x08001661
 800146c:	08001661 	.word	0x08001661
 8001470:	08001661 	.word	0x08001661
 8001474:	08001661 	.word	0x08001661
 8001478:	08001661 	.word	0x08001661
 800147c:	08001661 	.word	0x08001661
 8001480:	080015b1 	.word	0x080015b1
 8001484:	08001661 	.word	0x08001661
 8001488:	08001661 	.word	0x08001661
 800148c:	08001661 	.word	0x08001661
 8001490:	080015c9 	.word	0x080015c9
 8001494:	080015ef 	.word	0x080015ef
 8001498:	08001607 	.word	0x08001607
 800149c:	08001583 	.word	0x08001583
	case XSENS_EVT_TEMPERATURE:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 80014a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b0a      	cmp	r3, #10
 80014a6:	f040 80c8 	bne.w	800163a <imu_callback+0x22e>
			imu.temp = mtdata->data.f4;
 80014aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80014ae:	4a6e      	ldr	r2, [pc, #440]	; (8001668 <imu_callback+0x25c>)
 80014b0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014b4:	6293      	str	r3, [r2, #40]	; 0x28
//			printf("get Temp\n");
		}
	break;
 80014b6:	e0c0      	b.n	800163a <imu_callback+0x22e>

	case XSENS_EVT_QUATERNION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT4) {
 80014b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b0d      	cmp	r3, #13
 80014be:	f040 80be 	bne.w	800163e <imu_callback+0x232>
			imu.quaternionWXYZ[0] = mtdata->data.f4x4[0];
 80014c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80014c6:	4a68      	ldr	r2, [pc, #416]	; (8001668 <imu_callback+0x25c>)
 80014c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014cc:	62d3      	str	r3, [r2, #44]	; 0x2c
			imu.quaternionWXYZ[1] = mtdata->data.f4x4[1];
 80014ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80014d2:	4a65      	ldr	r2, [pc, #404]	; (8001668 <imu_callback+0x25c>)
 80014d4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014d8:	6313      	str	r3, [r2, #48]	; 0x30
			imu.quaternionWXYZ[2] = mtdata->data.f4x4[2];
 80014da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014de:	4a62      	ldr	r2, [pc, #392]	; (8001668 <imu_callback+0x25c>)
 80014e0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014e4:	6353      	str	r3, [r2, #52]	; 0x34
			imu.quaternionWXYZ[3] = mtdata->data.f4x4[3];
 80014e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ea:	4a5f      	ldr	r2, [pc, #380]	; (8001668 <imu_callback+0x25c>)
 80014ec:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014f0:	6393      	str	r3, [r2, #56]	; 0x38
//			printf("get Quat\n");
		}
	break;
 80014f2:	e0a4      	b.n	800163e <imu_callback+0x232>

	case XSENS_EVT_RATE_OF_TURN:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 80014f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	f040 80a2 	bne.w	8001642 <imu_callback+0x236>
			imu.rateOfTurnXYZ[0] = mtdata->data.f4x3[0];
 80014fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001500:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001502:	4a59      	ldr	r2, [pc, #356]	; (8001668 <imu_callback+0x25c>)
 8001504:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001508:	63d3      	str	r3, [r2, #60]	; 0x3c
			imu.rateOfTurnXYZ[1] = mtdata->data.f4x3[1];
 800150a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800150c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800150e:	4a56      	ldr	r2, [pc, #344]	; (8001668 <imu_callback+0x25c>)
 8001510:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
			imu.rateOfTurnXYZ[2] = mtdata->data.f4x3[2];
 8001516:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800151a:	4a53      	ldr	r2, [pc, #332]	; (8001668 <imu_callback+0x25c>)
 800151c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001520:	6453      	str	r3, [r2, #68]	; 0x44
//      printf("get Rot\n");
		}
	break;
 8001522:	e08e      	b.n	8001642 <imu_callback+0x236>

	case XSENS_EVT_FREE_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001524:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b0c      	cmp	r3, #12
 800152a:	f040 808c 	bne.w	8001646 <imu_callback+0x23a>
			imu.freeAccelerationXYZ[0] = mtdata->data.f4x3[0];
 800152e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001530:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001532:	4a4d      	ldr	r2, [pc, #308]	; (8001668 <imu_callback+0x25c>)
 8001534:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001538:	6493      	str	r3, [r2, #72]	; 0x48
			imu.freeAccelerationXYZ[1] = mtdata->data.f4x3[1];
 800153a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800153c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800153e:	4a4a      	ldr	r2, [pc, #296]	; (8001668 <imu_callback+0x25c>)
 8001540:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001544:	64d3      	str	r3, [r2, #76]	; 0x4c
			imu.freeAccelerationXYZ[2] = mtdata->data.f4x3[2];
 8001546:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154a:	4a47      	ldr	r2, [pc, #284]	; (8001668 <imu_callback+0x25c>)
 800154c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001550:	6513      	str	r3, [r2, #80]	; 0x50
//      printf("get Facc\n");
		}
	break;
 8001552:	e078      	b.n	8001646 <imu_callback+0x23a>

	case XSENS_EVT_ACCELERATION:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001554:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b0c      	cmp	r3, #12
 800155a:	d176      	bne.n	800164a <imu_callback+0x23e>
			imu.accelerationXYZ[0] = mtdata->data.f4x3[0];
 800155c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800155e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001560:	4a41      	ldr	r2, [pc, #260]	; (8001668 <imu_callback+0x25c>)
 8001562:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001566:	6553      	str	r3, [r2, #84]	; 0x54
			imu.accelerationXYZ[1] = mtdata->data.f4x3[1];
 8001568:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800156a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800156c:	4a3e      	ldr	r2, [pc, #248]	; (8001668 <imu_callback+0x25c>)
 800156e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001572:	6593      	str	r3, [r2, #88]	; 0x58
			imu.accelerationXYZ[2] = mtdata->data.f4x3[2];
 8001574:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001578:	4a3b      	ldr	r2, [pc, #236]	; (8001668 <imu_callback+0x25c>)
 800157a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800157e:	65d3      	str	r3, [r2, #92]	; 0x5c
//       printf("get Facc\n");
		}
	break;
 8001580:	e063      	b.n	800164a <imu_callback+0x23e>

	case XSENS_EVT_GNSS_PVT_DATA:
		if (mtdata->type == XSENS_EVT_TYPE_GNSS_DATA) {
 8001582:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b2d      	cmp	r3, #45	; 0x2d
 8001588:	d161      	bne.n	800164e <imu_callback+0x242>
			imu.myGnssData = gnssPvt_parse(mtdata->gnssPvtData);
 800158a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800158c:	1c9a      	adds	r2, r3, #2
 800158e:	4b36      	ldr	r3, [pc, #216]	; (8001668 <imu_callback+0x25c>)
 8001590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001594:	461c      	mov	r4, r3
 8001596:	463b      	mov	r3, r7
 8001598:	4611      	mov	r1, r2
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f991 	bl	80018c2 <gnssPvt_parse>
 80015a0:	f104 0360 	add.w	r3, r4, #96	; 0x60
 80015a4:	4639      	mov	r1, r7
 80015a6:	2260      	movs	r2, #96	; 0x60
 80015a8:	4618      	mov	r0, r3
 80015aa:	f009 f903 	bl	800a7b4 <memcpy>
//       printf("get Gnss data\n");
		}
	break;
 80015ae:	e04e      	b.n	800164e <imu_callback+0x242>

	case XSENS_EVT_STATUS_WORD:
		if (mtdata->type == XSENS_EVT_TYPE_U32) {
 80015b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b03      	cmp	r3, #3
 80015b6:	d14c      	bne.n	8001652 <imu_callback+0x246>
			imu.status = mtdata->data.u4;
 80015b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015bc:	4a2a      	ldr	r2, [pc, #168]	; (8001668 <imu_callback+0x25c>)
 80015be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015c2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
//			printf("get Sword\n");
		}
	break;
 80015c6:	e044      	b.n	8001652 <imu_callback+0x246>
//      printf("get Facc\n");
		}
	break;

	case XSENS_EVT_LAT_LON:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT2) {
 80015c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b0b      	cmp	r3, #11
 80015ce:	d142      	bne.n	8001656 <imu_callback+0x24a>
			imu.latitude = mtdata->data.f4x2[0];
 80015d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015d4:	4a24      	ldr	r2, [pc, #144]	; (8001668 <imu_callback+0x25c>)
 80015d6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015da:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			imu.longitude = mtdata->data.f4x2[1];
 80015de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015e2:	4a21      	ldr	r2, [pc, #132]	; (8001668 <imu_callback+0x25c>)
 80015e4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80015e8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
//			printf("get LatLon\n");
		}
	break;
 80015ec:	e033      	b.n	8001656 <imu_callback+0x24a>

	case XSENS_EVT_ALTITUDE_ELLIPSOID:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT) {
 80015ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b0a      	cmp	r3, #10
 80015f4:	d131      	bne.n	800165a <imu_callback+0x24e>
			imu.altitudeEllip = mtdata->data.f4;
 80015f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80015fa:	4a1b      	ldr	r2, [pc, #108]	; (8001668 <imu_callback+0x25c>)
 80015fc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001600:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
//			printf("get Alt\n");
		}
	break;
 8001604:	e029      	b.n	800165a <imu_callback+0x24e>

	case XSENS_EVT_VELOCITY_XYZ:
		if (mtdata->type == XSENS_EVT_TYPE_FLOAT3) {
 8001606:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	2b0c      	cmp	r3, #12
 800160c:	d127      	bne.n	800165e <imu_callback+0x252>
			imu.velocityXYZ[0] = mtdata->data.f4x3[0];
 800160e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001612:	4a15      	ldr	r2, [pc, #84]	; (8001668 <imu_callback+0x25c>)
 8001614:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001618:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
			imu.velocityXYZ[1] = mtdata->data.f4x3[1];
 800161c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800161e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001620:	4a11      	ldr	r2, [pc, #68]	; (8001668 <imu_callback+0x25c>)
 8001622:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001626:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
			imu.velocityXYZ[2] = mtdata->data.f4x3[2];
 800162a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a0e      	ldr	r2, [pc, #56]	; (8001668 <imu_callback+0x25c>)
 8001630:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001634:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
//			printf("get Vel\n");
		}
	break;
 8001638:	e011      	b.n	800165e <imu_callback+0x252>
	break;
 800163a:	bf00      	nop
 800163c:	e010      	b.n	8001660 <imu_callback+0x254>
	break;
 800163e:	bf00      	nop
 8001640:	e00e      	b.n	8001660 <imu_callback+0x254>
	break;
 8001642:	bf00      	nop
 8001644:	e00c      	b.n	8001660 <imu_callback+0x254>
	break;
 8001646:	bf00      	nop
 8001648:	e00a      	b.n	8001660 <imu_callback+0x254>
	break;
 800164a:	bf00      	nop
 800164c:	e008      	b.n	8001660 <imu_callback+0x254>
	break;
 800164e:	bf00      	nop
 8001650:	e006      	b.n	8001660 <imu_callback+0x254>
	break;
 8001652:	bf00      	nop
 8001654:	e004      	b.n	8001660 <imu_callback+0x254>
	break;
 8001656:	bf00      	nop
 8001658:	e002      	b.n	8001660 <imu_callback+0x254>
	break;
 800165a:	bf00      	nop
 800165c:	e000      	b.n	8001660 <imu_callback+0x254>
	break;
 800165e:	bf00      	nop

	}
}
 8001660:	bf00      	nop
 8001662:	376c      	adds	r7, #108	; 0x6c
 8001664:	46bd      	mov	sp, r7
 8001666:	bd90      	pop	{r4, r7, pc}
 8001668:	20000314 	.word	0x20000314

0800166c <handle_ack_gotoconfig>:

// Command ACK callback functions
void handle_ack_gotoconfig(xsens_packet_buffer_t *packet) {
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIG;
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <handle_ack_gotoconfig+0x20>)
 8001676:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800167a:	2201      	movs	r2, #1
 800167c:	771a      	strb	r2, [r3, #28]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000314 	.word	0x20000314

08001690 <handle_ack_gotomeasurement>:

void handle_ack_gotomeasurement(xsens_packet_buffer_t *packet) {
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_MEASUREMENT;
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <handle_ack_gotomeasurement+0x20>)
 800169a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800169e:	2202      	movs	r2, #2
 80016a0:	771a      	strb	r2, [r3, #28]
}
 80016a2:	bf00      	nop
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000314 	.word	0x20000314

080016b4 <handle_ack_outputconfiguration>:

void handle_ack_outputconfiguration(xsens_packet_buffer_t *packet) {
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_CONFIGURED;
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <handle_ack_outputconfiguration+0x20>)
 80016be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016c2:	2203      	movs	r2, #3
 80016c4:	771a      	strb	r2, [r3, #28]
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000314 	.word	0x20000314

080016d8 <myHandle_WAKEUP_cb>:

void myHandle_WAKEUP_cb(xsens_packet_buffer_t *packet) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	imu.ack_flag = ACK_WAKEUP;
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <myHandle_WAKEUP_cb+0x20>)
 80016e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016e6:	2204      	movs	r2, #4
 80016e8:	771a      	strb	r2, [r3, #28]
	printf("get Wake up\n");
 80016ea:	4804      	ldr	r0, [pc, #16]	; (80016fc <myHandle_WAKEUP_cb+0x24>)
 80016ec:	f008 ff04 	bl	800a4f8 <puts>
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000314 	.word	0x20000314
 80016fc:	0800dc04 	.word	0x0800dc04

08001700 <imu_send_data>:

// The library calls this function to send packets to the IMU
void imu_send_data( uint8_t *data, uint16_t length ) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&IMU_uart, data, length);
 800170c:	887b      	ldrh	r3, [r7, #2]
 800170e:	461a      	mov	r2, r3
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	4803      	ldr	r0, [pc, #12]	; (8001720 <imu_send_data+0x20>)
 8001714:	f006 ff3a 	bl	800858c <HAL_UART_Transmit_DMA>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20001a68 	.word	0x20001a68

08001724 <changeOutputRate>:
		rotPacket.payload[i + 3] = rotData.data.u4;
	}
	xsens_mti_send(&imu.imu_interface, &rotPacket);
}

void changeOutputRate(int output_rate){
 8001724:	b580      	push	{r7, lr}
 8001726:	b08e      	sub	sp, #56	; 0x38
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	XsensFrequencyConfig_t settings[] = {
 800172c:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8001730:	81bb      	strh	r3, [r7, #12]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	b29b      	uxth	r3, r3
 8001736:	81fb      	strh	r3, [r7, #14]
 8001738:	f242 0310 	movw	r3, #8208	; 0x2010
 800173c:	823b      	strh	r3, [r7, #16]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	b29b      	uxth	r3, r3
 8001742:	827b      	strh	r3, [r7, #18]
 8001744:	f248 0320 	movw	r3, #32800	; 0x8020
 8001748:	82bb      	strh	r3, [r7, #20]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	b29b      	uxth	r3, r3
 800174e:	82fb      	strh	r3, [r7, #22]
 8001750:	f244 0330 	movw	r3, #16432	; 0x4030
 8001754:	833b      	strh	r3, [r7, #24]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	b29b      	uxth	r3, r3
 800175a:	837b      	strh	r3, [r7, #26]
 800175c:	f244 0320 	movw	r3, #16416	; 0x4020
 8001760:	83bb      	strh	r3, [r7, #28]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	b29b      	uxth	r3, r3
 8001766:	83fb      	strh	r3, [r7, #30]
 8001768:	f247 0310 	movw	r3, #28688	; 0x7010
 800176c:	843b      	strh	r3, [r7, #32]
 800176e:	2304      	movs	r3, #4
 8001770:	847b      	strh	r3, [r7, #34]	; 0x22
 8001772:	f24e 0320 	movw	r3, #57376	; 0xe020
 8001776:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	b29b      	uxth	r3, r3
 800177c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800177e:	f245 0330 	movw	r3, #20528	; 0x5030
 8001782:	853b      	strh	r3, [r7, #40]	; 0x28
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	b29b      	uxth	r3, r3
 8001788:	857b      	strh	r3, [r7, #42]	; 0x2a
 800178a:	f245 0340 	movw	r3, #20544	; 0x5040
 800178e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001790:	2304      	movs	r3, #4
 8001792:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001794:	f245 0320 	movw	r3, #20512	; 0x5020
 8001798:	863b      	strh	r3, [r7, #48]	; 0x30
 800179a:	2304      	movs	r3, #4
 800179c:	867b      	strh	r3, [r7, #50]	; 0x32
 800179e:	f24d 0310 	movw	r3, #53264	; 0xd010
 80017a2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	86fb      	strh	r3, [r7, #54]	; 0x36
		{ .id = XDI_ALTITUDE_ELLIPSOID, .frequency = 4 },
		{ .id =	XDI_VELOCITY_XYZ, 			.frequency = output_rate },
//		  { .id = XSENS_IDENTIFIER_FORMAT(XDI_QUATERNION, XSENS_FLOAT_FIXED1220, XSENS_COORD_ENU), .frequency = 100 },
	};

	xsens_mti_set_configuration(&imu.imu_interface, settings, XSENS_ARR_ELEM(settings));
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	220b      	movs	r2, #11
 80017b0:	4619      	mov	r1, r3
 80017b2:	4803      	ldr	r0, [pc, #12]	; (80017c0 <changeOutputRate+0x9c>)
 80017b4:	f000 ffad 	bl	8002712 <xsens_mti_set_configuration>

}
 80017b8:	bf00      	nop
 80017ba:	3738      	adds	r7, #56	; 0x38
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000b1c 	.word	0x20000b1c

080017c4 <f32_to_f16>:
 *      Author: liu willy
 */

#include "IMU_rel/float16Tool.h"

void f32_to_f16(f32_t *fIn, f16_t *u){
 80017c4:	b480      	push	{r7}
 80017c6:	b08b      	sub	sp, #44	; 0x2c
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
    f32_t f32inf = { 255UL << 23 };
 80017ce:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80017d2:	617b      	str	r3, [r7, #20]
    f32_t f16inf = { 31UL << 23 };
 80017d4:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 80017d8:	613b      	str	r3, [r7, #16]
    f32_t magic = { 15UL << 23 };
 80017da:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 80017de:	60fb      	str	r3, [r7, #12]
    const uint32_t sign_mask = 0x80000000U;
 80017e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80017e4:	623b      	str	r3, [r7, #32]
    const uint32_t round_mask = ~0xFFFU;
 80017e6:	4b23      	ldr	r3, [pc, #140]	; (8001874 <f32_to_f16+0xb0>)
 80017e8:	61fb      	str	r3, [r7, #28]

    f32_t in;
    in.f = fIn->f;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	60bb      	str	r3, [r7, #8]
    uint32_t sign = in.u32 & sign_mask;
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	6a3a      	ldr	r2, [r7, #32]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
    in.u32 ^= sign;
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	4053      	eors	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]

    uint16_t out = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (in.u32 >= f32inf.u32)
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	429a      	cmp	r2, r3
 800180a:	d30a      	bcc.n	8001822 <f32_to_f16+0x5e>
    {
        out = (in.u32 > f32inf.u32) ? (uint16_t)0x7FFFU : (uint16_t)0x7C00U;
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	429a      	cmp	r2, r3
 8001812:	d902      	bls.n	800181a <f32_to_f16+0x56>
 8001814:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001818:	e001      	b.n	800181e <f32_to_f16+0x5a>
 800181a:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 800181e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001820:	e018      	b.n	8001854 <f32_to_f16+0x90>
    }
    else
    {
        in.u32 &= round_mask;
 8001822:	68ba      	ldr	r2, [r7, #8]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	4013      	ands	r3, r2
 8001828:	60bb      	str	r3, [r7, #8]
        in.f *= magic.f;
 800182a:	ed97 7a02 	vldr	s14, [r7, #8]
 800182e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001836:	edc7 7a02 	vstr	s15, [r7, #8]
        in.u32 -= round_mask;
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	60bb      	str	r3, [r7, #8]
        if (in.u32 > f16inf.u32)
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	429a      	cmp	r2, r3
 8001848:	d901      	bls.n	800184e <f32_to_f16+0x8a>
        {
            in.u32 = f16inf.u32;
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	60bb      	str	r3, [r7, #8]
        }
        out = (uint16_t)(in.u32 >> 13);
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	0b5b      	lsrs	r3, r3, #13
 8001852:	84fb      	strh	r3, [r7, #38]	; 0x26
    }

    out |= (uint16_t)(sign >> 16);
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	0c1b      	lsrs	r3, r3, #16
 8001858:	b29a      	uxth	r2, r3
 800185a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800185c:	4313      	orrs	r3, r2
 800185e:	84fb      	strh	r3, [r7, #38]	; 0x26
    u->u16 = out;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001864:	801a      	strh	r2, [r3, #0]
}
 8001866:	bf00      	nop
 8001868:	372c      	adds	r7, #44	; 0x2c
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	fffff000 	.word	0xfffff000

08001878 <makeNum>:
 *      Author: liu willy
 */

#include "IMU_rel/gnssPvtDataParser.h"

uint32_t makeNum(const uint8_t pvtDataStr[], uint8_t num, uint8_t offset){
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	460b      	mov	r3, r1
 8001882:	70fb      	strb	r3, [r7, #3]
 8001884:	4613      	mov	r3, r2
 8001886:	70bb      	strb	r3, [r7, #2]
    uint32_t result=0;
 8001888:	2300      	movs	r3, #0
 800188a:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	e00c      	b.n	80018ac <makeNum+0x34>
    {
        result = (result<<8) | pvtDataStr[i+offset];
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	021b      	lsls	r3, r3, #8
 8001896:	78b9      	ldrb	r1, [r7, #2]
 8001898:	68ba      	ldr	r2, [r7, #8]
 800189a:	440a      	add	r2, r1
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	440a      	add	r2, r1
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < num; i++)
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	3301      	adds	r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d3ee      	bcc.n	8001892 <makeNum+0x1a>
    }
    return result;
 80018b4:	68fb      	ldr	r3, [r7, #12]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <gnssPvt_parse>:

GnssPvtData_t gnssPvt_parse(const uint8_t pvtDataStr[]){
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b09a      	sub	sp, #104	; 0x68
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
    GnssPvtData_t pvtDataOut={0};
 80018cc:	f107 0308 	add.w	r3, r7, #8
 80018d0:	2260      	movs	r2, #96	; 0x60
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f008 feef 	bl	800a6b8 <memset>
    pvtDataOut.itow         = (makeNum(pvtDataStr, 4, 0));
 80018da:	2200      	movs	r2, #0
 80018dc:	2104      	movs	r1, #4
 80018de:	6838      	ldr	r0, [r7, #0]
 80018e0:	f7ff ffca 	bl	8001878 <makeNum>
 80018e4:	4603      	mov	r3, r0
 80018e6:	60bb      	str	r3, [r7, #8]
    pvtDataOut.year         = (makeNum(pvtDataStr, 2, 4));
 80018e8:	2204      	movs	r2, #4
 80018ea:	2102      	movs	r1, #2
 80018ec:	6838      	ldr	r0, [r7, #0]
 80018ee:	f7ff ffc3 	bl	8001878 <makeNum>
 80018f2:	4603      	mov	r3, r0
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	81bb      	strh	r3, [r7, #12]
    pvtDataOut.month        = (makeNum(pvtDataStr, 1, 6));
 80018f8:	2206      	movs	r2, #6
 80018fa:	2101      	movs	r1, #1
 80018fc:	6838      	ldr	r0, [r7, #0]
 80018fe:	f7ff ffbb 	bl	8001878 <makeNum>
 8001902:	4603      	mov	r3, r0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	73bb      	strb	r3, [r7, #14]
    pvtDataOut.day          = (makeNum(pvtDataStr, 1, 7));
 8001908:	2207      	movs	r2, #7
 800190a:	2101      	movs	r1, #1
 800190c:	6838      	ldr	r0, [r7, #0]
 800190e:	f7ff ffb3 	bl	8001878 <makeNum>
 8001912:	4603      	mov	r3, r0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	73fb      	strb	r3, [r7, #15]
    pvtDataOut.hour         = (makeNum(pvtDataStr, 1, 8));
 8001918:	2208      	movs	r2, #8
 800191a:	2101      	movs	r1, #1
 800191c:	6838      	ldr	r0, [r7, #0]
 800191e:	f7ff ffab 	bl	8001878 <makeNum>
 8001922:	4603      	mov	r3, r0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	743b      	strb	r3, [r7, #16]
    pvtDataOut.minute       = (makeNum(pvtDataStr, 1, 9));
 8001928:	2209      	movs	r2, #9
 800192a:	2101      	movs	r1, #1
 800192c:	6838      	ldr	r0, [r7, #0]
 800192e:	f7ff ffa3 	bl	8001878 <makeNum>
 8001932:	4603      	mov	r3, r0
 8001934:	b2db      	uxtb	r3, r3
 8001936:	747b      	strb	r3, [r7, #17]
    pvtDataOut.second       = (makeNum(pvtDataStr, 1, 10));
 8001938:	220a      	movs	r2, #10
 800193a:	2101      	movs	r1, #1
 800193c:	6838      	ldr	r0, [r7, #0]
 800193e:	f7ff ff9b 	bl	8001878 <makeNum>
 8001942:	4603      	mov	r3, r0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	74bb      	strb	r3, [r7, #18]
    pvtDataOut.valid        = (makeNum(pvtDataStr, 1, 11));
 8001948:	220b      	movs	r2, #11
 800194a:	2101      	movs	r1, #1
 800194c:	6838      	ldr	r0, [r7, #0]
 800194e:	f7ff ff93 	bl	8001878 <makeNum>
 8001952:	4603      	mov	r3, r0
 8001954:	b2db      	uxtb	r3, r3
 8001956:	74fb      	strb	r3, [r7, #19]
    pvtDataOut.tAcc         = (makeNum(pvtDataStr, 4, 12));
 8001958:	220c      	movs	r2, #12
 800195a:	2104      	movs	r1, #4
 800195c:	6838      	ldr	r0, [r7, #0]
 800195e:	f7ff ff8b 	bl	8001878 <makeNum>
 8001962:	4603      	mov	r3, r0
 8001964:	617b      	str	r3, [r7, #20]
    pvtDataOut.nano         = (makeNum(pvtDataStr, 4, 16));
 8001966:	2210      	movs	r2, #16
 8001968:	2104      	movs	r1, #4
 800196a:	6838      	ldr	r0, [r7, #0]
 800196c:	f7ff ff84 	bl	8001878 <makeNum>
 8001970:	4603      	mov	r3, r0
 8001972:	61bb      	str	r3, [r7, #24]
    pvtDataOut.fixtype      = (makeNum(pvtDataStr, 1, 20));
 8001974:	2214      	movs	r2, #20
 8001976:	2101      	movs	r1, #1
 8001978:	6838      	ldr	r0, [r7, #0]
 800197a:	f7ff ff7d 	bl	8001878 <makeNum>
 800197e:	4603      	mov	r3, r0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	773b      	strb	r3, [r7, #28]
    pvtDataOut.flags        = (makeNum(pvtDataStr, 1, 21));
 8001984:	2215      	movs	r2, #21
 8001986:	2101      	movs	r1, #1
 8001988:	6838      	ldr	r0, [r7, #0]
 800198a:	f7ff ff75 	bl	8001878 <makeNum>
 800198e:	4603      	mov	r3, r0
 8001990:	b2db      	uxtb	r3, r3
 8001992:	777b      	strb	r3, [r7, #29]
    pvtDataOut.numSV        = (makeNum(pvtDataStr, 1, 22));
 8001994:	2216      	movs	r2, #22
 8001996:	2101      	movs	r1, #1
 8001998:	6838      	ldr	r0, [r7, #0]
 800199a:	f7ff ff6d 	bl	8001878 <makeNum>
 800199e:	4603      	mov	r3, r0
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	77bb      	strb	r3, [r7, #30]
    pvtDataOut.Reserved1    = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	77fb      	strb	r3, [r7, #31]
    pvtDataOut.longitude    = (makeNum(pvtDataStr, 4, 24));
 80019a8:	2218      	movs	r2, #24
 80019aa:	2104      	movs	r1, #4
 80019ac:	6838      	ldr	r0, [r7, #0]
 80019ae:	f7ff ff63 	bl	8001878 <makeNum>
 80019b2:	4603      	mov	r3, r0
 80019b4:	623b      	str	r3, [r7, #32]
    pvtDataOut.latitude     = (makeNum(pvtDataStr, 4, 28));
 80019b6:	221c      	movs	r2, #28
 80019b8:	2104      	movs	r1, #4
 80019ba:	6838      	ldr	r0, [r7, #0]
 80019bc:	f7ff ff5c 	bl	8001878 <makeNum>
 80019c0:	4603      	mov	r3, r0
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
    pvtDataOut.height       = (makeNum(pvtDataStr, 4, 32));
 80019c4:	2220      	movs	r2, #32
 80019c6:	2104      	movs	r1, #4
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7ff ff55 	bl	8001878 <makeNum>
 80019ce:	4603      	mov	r3, r0
 80019d0:	62bb      	str	r3, [r7, #40]	; 0x28
    pvtDataOut.hMSL         = (makeNum(pvtDataStr, 4, 36));
 80019d2:	2224      	movs	r2, #36	; 0x24
 80019d4:	2104      	movs	r1, #4
 80019d6:	6838      	ldr	r0, [r7, #0]
 80019d8:	f7ff ff4e 	bl	8001878 <makeNum>
 80019dc:	4603      	mov	r3, r0
 80019de:	62fb      	str	r3, [r7, #44]	; 0x2c
    pvtDataOut.hAcc         = (makeNum(pvtDataStr, 4, 40));
 80019e0:	2228      	movs	r2, #40	; 0x28
 80019e2:	2104      	movs	r1, #4
 80019e4:	6838      	ldr	r0, [r7, #0]
 80019e6:	f7ff ff47 	bl	8001878 <makeNum>
 80019ea:	4603      	mov	r3, r0
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
    pvtDataOut.vAcc         = (makeNum(pvtDataStr, 4, 44));
 80019ee:	222c      	movs	r2, #44	; 0x2c
 80019f0:	2104      	movs	r1, #4
 80019f2:	6838      	ldr	r0, [r7, #0]
 80019f4:	f7ff ff40 	bl	8001878 <makeNum>
 80019f8:	4603      	mov	r3, r0
 80019fa:	637b      	str	r3, [r7, #52]	; 0x34
    pvtDataOut.velN         = (makeNum(pvtDataStr, 4, 48));
 80019fc:	2230      	movs	r2, #48	; 0x30
 80019fe:	2104      	movs	r1, #4
 8001a00:	6838      	ldr	r0, [r7, #0]
 8001a02:	f7ff ff39 	bl	8001878 <makeNum>
 8001a06:	4603      	mov	r3, r0
 8001a08:	63bb      	str	r3, [r7, #56]	; 0x38
    pvtDataOut.velE         = (makeNum(pvtDataStr, 4, 52));
 8001a0a:	2234      	movs	r2, #52	; 0x34
 8001a0c:	2104      	movs	r1, #4
 8001a0e:	6838      	ldr	r0, [r7, #0]
 8001a10:	f7ff ff32 	bl	8001878 <makeNum>
 8001a14:	4603      	mov	r3, r0
 8001a16:	63fb      	str	r3, [r7, #60]	; 0x3c
    pvtDataOut.velD         = (makeNum(pvtDataStr, 4, 56));
 8001a18:	2238      	movs	r2, #56	; 0x38
 8001a1a:	2104      	movs	r1, #4
 8001a1c:	6838      	ldr	r0, [r7, #0]
 8001a1e:	f7ff ff2b 	bl	8001878 <makeNum>
 8001a22:	4603      	mov	r3, r0
 8001a24:	643b      	str	r3, [r7, #64]	; 0x40
    pvtDataOut.gSpeed       = (makeNum(pvtDataStr, 4, 60));
 8001a26:	223c      	movs	r2, #60	; 0x3c
 8001a28:	2104      	movs	r1, #4
 8001a2a:	6838      	ldr	r0, [r7, #0]
 8001a2c:	f7ff ff24 	bl	8001878 <makeNum>
 8001a30:	4603      	mov	r3, r0
 8001a32:	647b      	str	r3, [r7, #68]	; 0x44
    pvtDataOut.headMot      = (makeNum(pvtDataStr, 4, 64));
 8001a34:	2240      	movs	r2, #64	; 0x40
 8001a36:	2104      	movs	r1, #4
 8001a38:	6838      	ldr	r0, [r7, #0]
 8001a3a:	f7ff ff1d 	bl	8001878 <makeNum>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	64bb      	str	r3, [r7, #72]	; 0x48
    pvtDataOut.sAcc         = (makeNum(pvtDataStr, 4, 68));
 8001a42:	2244      	movs	r2, #68	; 0x44
 8001a44:	2104      	movs	r1, #4
 8001a46:	6838      	ldr	r0, [r7, #0]
 8001a48:	f7ff ff16 	bl	8001878 <makeNum>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
    pvtDataOut.headAcc      = (makeNum(pvtDataStr, 4, 72));
 8001a50:	2248      	movs	r2, #72	; 0x48
 8001a52:	2104      	movs	r1, #4
 8001a54:	6838      	ldr	r0, [r7, #0]
 8001a56:	f7ff ff0f 	bl	8001878 <makeNum>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	653b      	str	r3, [r7, #80]	; 0x50
    pvtDataOut.headVeh      = (makeNum(pvtDataStr, 4, 76));
 8001a5e:	224c      	movs	r2, #76	; 0x4c
 8001a60:	2104      	movs	r1, #4
 8001a62:	6838      	ldr	r0, [r7, #0]
 8001a64:	f7ff ff08 	bl	8001878 <makeNum>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	657b      	str	r3, [r7, #84]	; 0x54
    pvtDataOut.gdop         = (makeNum(pvtDataStr, 2, 80));
 8001a6c:	2250      	movs	r2, #80	; 0x50
 8001a6e:	2102      	movs	r1, #2
 8001a70:	6838      	ldr	r0, [r7, #0]
 8001a72:	f7ff ff01 	bl	8001878 <makeNum>
 8001a76:	4603      	mov	r3, r0
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
    pvtDataOut.pdop         = (makeNum(pvtDataStr, 2, 82));
 8001a7e:	2252      	movs	r2, #82	; 0x52
 8001a80:	2102      	movs	r1, #2
 8001a82:	6838      	ldr	r0, [r7, #0]
 8001a84:	f7ff fef8 	bl	8001878 <makeNum>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
    pvtDataOut.tdop         = (makeNum(pvtDataStr, 2, 84));
 8001a90:	2254      	movs	r2, #84	; 0x54
 8001a92:	2102      	movs	r1, #2
 8001a94:	6838      	ldr	r0, [r7, #0]
 8001a96:	f7ff feef 	bl	8001878 <makeNum>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
    pvtDataOut.vdop         = (makeNum(pvtDataStr, 2, 86));
 8001aa2:	2256      	movs	r2, #86	; 0x56
 8001aa4:	2102      	movs	r1, #2
 8001aa6:	6838      	ldr	r0, [r7, #0]
 8001aa8:	f7ff fee6 	bl	8001878 <makeNum>
 8001aac:	4603      	mov	r3, r0
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    pvtDataOut.hdop         = (makeNum(pvtDataStr, 2, 88));
 8001ab4:	2258      	movs	r2, #88	; 0x58
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	6838      	ldr	r0, [r7, #0]
 8001aba:	f7ff fedd 	bl	8001878 <makeNum>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
    pvtDataOut.ndop         = (makeNum(pvtDataStr, 2, 90));
 8001ac6:	225a      	movs	r2, #90	; 0x5a
 8001ac8:	2102      	movs	r1, #2
 8001aca:	6838      	ldr	r0, [r7, #0]
 8001acc:	f7ff fed4 	bl	8001878 <makeNum>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
    pvtDataOut.edop         = (makeNum(pvtDataStr, 2, 92));
 8001ad8:	225c      	movs	r2, #92	; 0x5c
 8001ada:	2102      	movs	r1, #2
 8001adc:	6838      	ldr	r0, [r7, #0]
 8001ade:	f7ff fecb 	bl	8001878 <makeNum>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

    return pvtDataOut;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f107 0308 	add.w	r3, r7, #8
 8001af2:	2260      	movs	r2, #96	; 0x60
 8001af4:	4619      	mov	r1, r3
 8001af6:	f008 fe5d 	bl	800a7b4 <memcpy>
}
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	3768      	adds	r7, #104	; 0x68
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <xsens_mdata2_process>:
// MData2 packets have a series of smaller structures of data
// This handler walks through the buffer, identifies the XDA type from two bytes
// Then applies relevant conversions back into native types/structures as necessary
// Packets don't have a fixed number of child elements
void xsens_mdata2_process( xsens_packet_buffer_t *packet, callback_event_t evt_cb )
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b0c4      	sub	sp, #272	; 0x110
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b0e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b12:	6018      	str	r0, [r3, #0]
 8001b14:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b18:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b1c:	6019      	str	r1, [r3, #0]
    mdata2_parser_state_t md2_state      = XDI_PARSE_ID_B1;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
    mdata2_packet_t       output         = { 0 };
 8001b24:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001b32:	461a      	mov	r2, r3
 8001b34:	2100      	movs	r1, #0
 8001b36:	f008 fdbf 	bl	800a6b8 <memset>
    uint8_t               bytes_consumed = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

    // Walk through the packet and run a tiny statemachine
    // to parse the sub-fields
    for( uint16_t i = 0; i < packet->length; i++ )
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001b46:	e09e      	b.n	8001c86 <xsens_mdata2_process+0x182>
    {
        switch( md2_state )
 8001b48:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	f200 8085 	bhi.w	8001c5c <xsens_mdata2_process+0x158>
 8001b52:	a201      	add	r2, pc, #4	; (adr r2, 8001b58 <xsens_mdata2_process+0x54>)
 8001b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b58:	08001b69 	.word	0x08001b69
 8001b5c:	08001b93 	.word	0x08001b93
 8001b60:	08001bc7 	.word	0x08001bc7
 8001b64:	08001beb 	.word	0x08001beb
        {
            case XDI_PARSE_ID_B1:
                // High byte
                output.id = ( uint16_t )( (uint16_t)packet->payload[i] << 8u );
 8001b68:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001b6c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001b70:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	4413      	add	r3, r2
 8001b78:	791b      	ldrb	r3, [r3, #4]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001b88:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_ID_B2;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001b90:	e074      	b.n	8001c7c <xsens_mdata2_process+0x178>

            case XDI_PARSE_ID_B2:
                // Low byte
                output.id |= ( uint16_t )( (uint16_t)packet->payload[i] );
 8001b92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001b96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001b9a:	881a      	ldrh	r2, [r3, #0]
 8001b9c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001ba0:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001ba4:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001ba8:	6809      	ldr	r1, [r1, #0]
 8001baa:	440b      	add	r3, r1
 8001bac:	791b      	ldrb	r3, [r3, #4]
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001bb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001bbc:	801a      	strh	r2, [r3, #0]
                md2_state = XDI_PARSE_LENGTH;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001bc4:	e05a      	b.n	8001c7c <xsens_mdata2_process+0x178>

            case XDI_PARSE_LENGTH:
                // Length is one byte
                output.length = packet->payload[i];
 8001bc6:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001bca:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001bce:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	791a      	ldrb	r2, [r3, #4]
 8001bd8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001bdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001be0:	709a      	strb	r2, [r3, #2]
                md2_state     = XDI_PARSE_DATA;
 8001be2:	2303      	movs	r3, #3
 8001be4:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                break;
 8001be8:	e048      	b.n	8001c7c <xsens_mdata2_process+0x178>

            case XDI_PARSE_DATA:
                // Copy data across
                output.payload[bytes_consumed] = packet->payload[i];
 8001bea:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001bee:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001bf2:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8001bf6:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8001bfa:	6809      	ldr	r1, [r1, #0]
 8001bfc:	440a      	add	r2, r1
 8001bfe:	7911      	ldrb	r1, [r2, #4]
 8001c00:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001c04:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8001c08:	4413      	add	r3, r2
 8001c0a:	460a      	mov	r2, r1
 8001c0c:	70da      	strb	r2, [r3, #3]
                bytes_consumed++;
 8001c0e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001c12:	3301      	adds	r3, #1
 8001c14:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

                // Once the field's data been copied to our sub-buffer,
                // handle it
                if( bytes_consumed >= output.length )
 8001c18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c20:	789b      	ldrb	r3, [r3, #2]
 8001c22:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d327      	bcc.n	8001c7a <xsens_mdata2_process+0x176>
                {
                    // Using the isolated field, search for matching XID
                    // and then convert payloads to LE & structured data
                    xsens_mdata2_decode_field( &output, evt_cb );
 8001c2a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c2e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001c32:	f107 0208 	add.w	r2, r7, #8
 8001c36:	6819      	ldr	r1, [r3, #0]
 8001c38:	4610      	mov	r0, r2
 8001c3a:	f000 f835 	bl	8001ca8 <xsens_mdata2_decode_field>

                    // Cleanup our state before parsing remaining fields
                    md2_state      = XDI_PARSE_ID_B1;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                    bytes_consumed = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                    memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001c4a:	f107 0308 	add.w	r3, r7, #8
 8001c4e:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f008 fd2f 	bl	800a6b8 <memset>
                }
                break;
 8001c5a:	e00e      	b.n	8001c7a <xsens_mdata2_process+0x176>

            default:
                // Case switch should be an exhaustive match?
                // Reset state?
                md2_state      = XDI_PARSE_ID_B1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
                bytes_consumed = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
                memset( &output, 0, sizeof( mdata2_packet_t ) );
 8001c68:	f107 0308 	add.w	r3, r7, #8
 8001c6c:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f008 fd20 	bl	800a6b8 <memset>
                break;
 8001c78:	e000      	b.n	8001c7c <xsens_mdata2_process+0x178>
                break;
 8001c7a:	bf00      	nop
    for( uint16_t i = 0; i < packet->length; i++ )
 8001c7c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8001c80:	3301      	adds	r3, #1
 8001c82:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
 8001c86:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001c8a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	885b      	ldrh	r3, [r3, #2]
 8001c92:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8001c96:	429a      	cmp	r2, r3
 8001c98:	f4ff af56 	bcc.w	8001b48 <xsens_mdata2_process+0x44>
        }
    }

    // Finished MData2 parsing in payload
}
 8001c9c:	bf00      	nop
 8001c9e:	bf00      	nop
 8001ca0:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <xsens_mdata2_decode_field>:
};

// With the 'isolated' field from the rest of the payload,
// convert to LE and pass to user cb in a union
void xsens_mdata2_decode_field( mdata2_packet_t *output, callback_event_t evt_cb )
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b0b2      	sub	sp, #200	; 0xc8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
    XsensEventData_t             value       = { 0 };
 8001cb2:	f107 0308 	add.w	r3, r7, #8
 8001cb6:	22b0      	movs	r2, #176	; 0xb0
 8001cb8:	2100      	movs	r1, #0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f008 fcfc 	bl	800a6b8 <memset>
    const mdata2_decode_rules_t *decode_rule = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    enum XSENS_FLOAT_TYPE number_precision = XSENS_IDENTIFIER_FORMAT_GET_PRECISION( output->id );
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	f887 30c2 	strb.w	r3, [r7, #194]	; 0xc2
    enum XSENS_COORDINATE_SYSTEM coordinate_system = XSENS_IDENTIFIER_FORMAT_GET_COORD_SYSTEM( output->id );
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	f887 30c1 	strb.w	r3, [r7, #193]	; 0xc1
    uint16_t id_simplifed = XSENS_IDENTIFIER_FORMAT_SIMPLIFY( output->id );
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	f023 030f 	bic.w	r3, r3, #15
 8001cea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
    
    // Find the matching XID in the table
    uint8_t table_length = sizeof( xid_decode_table ) / sizeof( mdata2_decode_rules_t );
 8001cee:	231d      	movs	r3, #29
 8001cf0:	f887 30bd 	strb.w	r3, [r7, #189]	; 0xbd
    for( uint8_t i = 0; i < table_length; i++ )
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001cfa:	e015      	b.n	8001d28 <xsens_mdata2_decode_field+0x80>
    {
        if( xid_decode_table[i].xid == id_simplifed )
 8001cfc:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d00:	4ad6      	ldr	r2, [pc, #856]	; (800205c <xsens_mdata2_decode_field+0x3b4>)
 8001d02:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d107      	bne.n	8001d1e <xsens_mdata2_decode_field+0x76>
        {
            decode_rule = &xid_decode_table[i];
 8001d0e:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4ad1      	ldr	r2, [pc, #836]	; (800205c <xsens_mdata2_decode_field+0x3b4>)
 8001d16:	4413      	add	r3, r2
 8001d18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            break;
 8001d1c:	e00a      	b.n	8001d34 <xsens_mdata2_decode_field+0x8c>
    for( uint8_t i = 0; i < table_length; i++ )
 8001d1e:	f897 30c3 	ldrb.w	r3, [r7, #195]	; 0xc3
 8001d22:	3301      	adds	r3, #1
 8001d24:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
 8001d28:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
 8001d2c:	f897 30bd 	ldrb.w	r3, [r7, #189]	; 0xbd
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d3e3      	bcc.n	8001cfc <xsens_mdata2_decode_field+0x54>
        }
    }

    // Apply post-processing (BE->LE) strategy specific to the packet type
    if( decode_rule )
 8001d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 82fd 	beq.w	8002338 <xsens_mdata2_decode_field+0x690>
    {


    	if(decode_rule->xid == XDI_GNSS_PVT_DATA){
 8001d3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	f247 0210 	movw	r2, #28688	; 0x7010
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d11b      	bne.n	8001d84 <xsens_mdata2_decode_field+0xdc>
    		value.type = decode_rule->type;
 8001d4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d50:	78db      	ldrb	r3, [r3, #3]
 8001d52:	723b      	strb	r3, [r7, #8]
				value.coord_ref = coordinate_system;
 8001d54:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001d58:	727b      	strb	r3, [r7, #9]
    		memcpy(value.gnssPvtData, output->payload, 94);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	1cd9      	adds	r1, r3, #3
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	3302      	adds	r3, #2
 8001d64:	225e      	movs	r2, #94	; 0x5e
 8001d66:	4618      	mov	r0, r3
 8001d68:	f008 fd24 	bl	800a7b4 <memcpy>

				// Call the user-callback with the transformed data
				if( evt_cb )
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d008      	beq.n	8001d84 <xsens_mdata2_decode_field+0xdc>
				{
						evt_cb( decode_rule->event, &value );
 8001d72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d76:	789a      	ldrb	r2, [r3, #2]
 8001d78:	f107 0108 	add.w	r1, r7, #8
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4798      	blx	r3
 8001d82:	e2d9      	b.n	8002338 <xsens_mdata2_decode_field+0x690>
						return;
				}
    	}

        // The structure describes the typical type
        value.type = decode_rule->type;
 8001d84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d88:	78db      	ldrb	r3, [r3, #3]
 8001d8a:	723b      	strb	r3, [r7, #8]

        //  For situations where non-single precision is used, apply an offset to the enum
        //  to correctly describe the type as fixed-precision or double, etc
        if( number_precision )
 8001d8c:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d01c      	beq.n	8001dce <xsens_mdata2_decode_field+0x126>
        {
            if( decode_rule->type < XSENS_EVT_TYPE_FLOAT )
 8001d94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d98:	78db      	ldrb	r3, [r3, #3]
 8001d9a:	2b09      	cmp	r3, #9
 8001d9c:	d80a      	bhi.n	8001db4 <xsens_mdata2_decode_field+0x10c>
            {
                // Enum offset doesn't apply cleanly for non-float default values
                // So we 'zero' out the table's value, and use the precision offset to get
                // the single-value type field of that type
                value.type = XSENS_EVT_TYPE_FLOAT + ( number_precision * 10 );
 8001d9e:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001da2:	3301      	adds	r3, #1
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	461a      	mov	r2, r3
 8001da8:	0092      	lsls	r2, r2, #2
 8001daa:	4413      	add	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	723b      	strb	r3, [r7, #8]
 8001db2:	e00c      	b.n	8001dce <xsens_mdata2_decode_field+0x126>
            }
            else
            {
                value.type = decode_rule->type + ( number_precision * 10 );
 8001db4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001db8:	78da      	ldrb	r2, [r3, #3]
 8001dba:	f897 30c2 	ldrb.w	r3, [r7, #194]	; 0xc2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	0089      	lsls	r1, r1, #2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	4413      	add	r3, r2
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	723b      	strb	r3, [r7, #8]
            }
        }

        // Provide the local tangent plane coordinate scheme in the callback
        value.coord_ref = coordinate_system;
 8001dce:	f897 30c1 	ldrb.w	r3, [r7, #193]	; 0xc1
 8001dd2:	727b      	strb	r3, [r7, #9]

        // Convert BE data to LE, put it in the right union field
        switch( value.type )
 8001dd4:	7a3b      	ldrb	r3, [r7, #8]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	2b2b      	cmp	r3, #43	; 0x2b
 8001dda:	f200 829f 	bhi.w	800231c <xsens_mdata2_decode_field+0x674>
 8001dde:	a201      	add	r2, pc, #4	; (adr r2, 8001de4 <xsens_mdata2_decode_field+0x13c>)
 8001de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de4:	08001e95 	.word	0x08001e95
 8001de8:	08001e9f 	.word	0x08001e9f
 8001dec:	08001eb1 	.word	0x08001eb1
 8001df0:	0800231d 	.word	0x0800231d
 8001df4:	0800231d 	.word	0x0800231d
 8001df8:	0800231d 	.word	0x0800231d
 8001dfc:	0800231d 	.word	0x0800231d
 8001e00:	0800231d 	.word	0x0800231d
 8001e04:	0800231d 	.word	0x0800231d
 8001e08:	08001ec1 	.word	0x08001ec1
 8001e0c:	08001ed5 	.word	0x08001ed5
 8001e10:	08001efb 	.word	0x08001efb
 8001e14:	08001f33 	.word	0x08001f33
 8001e18:	08001f7d 	.word	0x08001f7d
 8001e1c:	0800231d 	.word	0x0800231d
 8001e20:	0800231d 	.word	0x0800231d
 8001e24:	0800231d 	.word	0x0800231d
 8001e28:	0800231d 	.word	0x0800231d
 8001e2c:	0800231d 	.word	0x0800231d
 8001e30:	08001ec1 	.word	0x08001ec1
 8001e34:	08001ed5 	.word	0x08001ed5
 8001e38:	08001efb 	.word	0x08001efb
 8001e3c:	08001f33 	.word	0x08001f33
 8001e40:	08001f7d 	.word	0x08001f7d
 8001e44:	0800231d 	.word	0x0800231d
 8001e48:	0800231d 	.word	0x0800231d
 8001e4c:	0800231d 	.word	0x0800231d
 8001e50:	0800231d 	.word	0x0800231d
 8001e54:	0800231d 	.word	0x0800231d
 8001e58:	08002021 	.word	0x08002021
 8001e5c:	08002035 	.word	0x08002035
 8001e60:	08002061 	.word	0x08002061
 8001e64:	0800209d 	.word	0x0800209d
 8001e68:	080020ed 	.word	0x080020ed
 8001e6c:	0800231d 	.word	0x0800231d
 8001e70:	0800231d 	.word	0x0800231d
 8001e74:	0800231d 	.word	0x0800231d
 8001e78:	0800231d 	.word	0x0800231d
 8001e7c:	0800231d 	.word	0x0800231d
 8001e80:	080021a1 	.word	0x080021a1
 8001e84:	080021b5 	.word	0x080021b5
 8001e88:	080021dd 	.word	0x080021dd
 8001e8c:	08002219 	.word	0x08002219
 8001e90:	08002269 	.word	0x08002269
        {
            case XSENS_EVT_TYPE_U8:
                value.data.u1 = output->payload[0];
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	78db      	ldrb	r3, [r3, #3]
 8001e98:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
                break;
 8001e9c:	e241      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U16:
                value.data.u2 = xsens_coalesce_16BE_16LE( &output->payload[0] );
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3303      	adds	r3, #3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fda6 	bl	80029f4 <xsens_coalesce_16BE_16LE>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
                break;
 8001eae:	e238      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_U32:
                value.data.u4 = xsens_coalesce_32BE_32LE( &output->payload[0] );
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3303      	adds	r3, #3
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fdb2 	bl	8002a1e <xsens_coalesce_32BE_32LE>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	673b      	str	r3, [r7, #112]	; 0x70
                break;
 8001ebe:	e230      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT:
            case XSENS_EVT_TYPE_1220FP:
                value.data.f4 = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3303      	adds	r3, #3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fdc6 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001eca:	eef0 7a40 	vmov.f32	s15, s0
 8001ece:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                break;
 8001ed2:	e226      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT2:
            case XSENS_EVT_TYPE_1220FP2:
                value.data.f4x2[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3303      	adds	r3, #3
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 fdbc 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001ede:	eef0 7a40 	vmov.f32	s15, s0
 8001ee2:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x2[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3307      	adds	r3, #7
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 fdb3 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001ef0:	eef0 7a40 	vmov.f32	s15, s0
 8001ef4:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                break;
 8001ef8:	e213      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT3:
            case XSENS_EVT_TYPE_1220FP3:
                value.data.f4x3[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3303      	adds	r3, #3
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fda9 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f04:	eef0 7a40 	vmov.f32	s15, s0
 8001f08:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x3[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3307      	adds	r3, #7
 8001f10:	4618      	mov	r0, r3
 8001f12:	f000 fda0 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f16:	eef0 7a40 	vmov.f32	s15, s0
 8001f1a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x3[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	330b      	adds	r3, #11
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 fd97 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f28:	eef0 7a40 	vmov.f32	s15, s0
 8001f2c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                break;
 8001f30:	e1f7      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT4:
            case XSENS_EVT_TYPE_1220FP4:
                value.data.f4x4[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3303      	adds	r3, #3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fd8d 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f3c:	eef0 7a40 	vmov.f32	s15, s0
 8001f40:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x4[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	3307      	adds	r3, #7
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 fd84 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f4e:	eef0 7a40 	vmov.f32	s15, s0
 8001f52:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x4[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	330b      	adds	r3, #11
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 fd7b 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f60:	eef0 7a40 	vmov.f32	s15, s0
 8001f64:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x4[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	330f      	adds	r3, #15
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 fd72 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f72:	eef0 7a40 	vmov.f32	s15, s0
 8001f76:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                break;
 8001f7a:	e1d2      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_FLOAT9:
            case XSENS_EVT_TYPE_1220FP9:
                value.data.f4x9[0] = xsens_coalesce_32BE_F32LE( &output->payload[0] );
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3303      	adds	r3, #3
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 fd68 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f86:	eef0 7a40 	vmov.f32	s15, s0
 8001f8a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
                value.data.f4x9[1] = xsens_coalesce_32BE_F32LE( &output->payload[4] );
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3307      	adds	r3, #7
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 fd5f 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001f98:	eef0 7a40 	vmov.f32	s15, s0
 8001f9c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
                value.data.f4x9[2] = xsens_coalesce_32BE_F32LE( &output->payload[8] );
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	330b      	adds	r3, #11
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 fd56 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001faa:	eef0 7a40 	vmov.f32	s15, s0
 8001fae:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
                value.data.f4x9[3] = xsens_coalesce_32BE_F32LE( &output->payload[12] );
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	330f      	adds	r3, #15
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 fd4d 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001fbc:	eef0 7a40 	vmov.f32	s15, s0
 8001fc0:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
                value.data.f4x9[4] = xsens_coalesce_32BE_F32LE( &output->payload[16] );
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3313      	adds	r3, #19
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f000 fd44 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001fce:	eef0 7a40 	vmov.f32	s15, s0
 8001fd2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
                value.data.f4x9[5] = xsens_coalesce_32BE_F32LE( &output->payload[20] );
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3317      	adds	r3, #23
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 fd3b 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001fe0:	eef0 7a40 	vmov.f32	s15, s0
 8001fe4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
                value.data.f4x9[6] = xsens_coalesce_32BE_F32LE( &output->payload[24] );
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	331b      	adds	r3, #27
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fd32 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8001ff2:	eef0 7a40 	vmov.f32	s15, s0
 8001ff6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
                value.data.f4x9[7] = xsens_coalesce_32BE_F32LE( &output->payload[28] );
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	331f      	adds	r3, #31
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fd29 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8002004:	eef0 7a40 	vmov.f32	s15, s0
 8002008:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
                value.data.f4x9[8] = xsens_coalesce_32BE_F32LE( &output->payload[32] );
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3323      	adds	r3, #35	; 0x23
 8002010:	4618      	mov	r0, r3
 8002012:	f000 fd20 	bl	8002a56 <xsens_coalesce_32BE_F32LE>
 8002016:	eef0 7a40 	vmov.f32	s15, s0
 800201a:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
                break;
 800201e:	e180      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP:
                xsens_coalesce_48BE_48LE( &value.data.fp1632, &output->payload[0] );
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	1cda      	adds	r2, r3, #3
 8002024:	f107 0308 	add.w	r3, r7, #8
 8002028:	3368      	adds	r3, #104	; 0x68
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fd36 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                break;
 8002032:	e176      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP2:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[0], &output->payload[0] );
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	1cda      	adds	r2, r3, #3
 8002038:	f107 0308 	add.w	r3, r7, #8
 800203c:	3368      	adds	r3, #104	; 0x68
 800203e:	4611      	mov	r1, r2
 8002040:	4618      	mov	r0, r3
 8002042:	f000 fd2c 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x2[1], &output->payload[6] );
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f103 0209 	add.w	r2, r3, #9
 800204c:	f107 0308 	add.w	r3, r7, #8
 8002050:	3370      	adds	r3, #112	; 0x70
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f000 fd22 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                break;
 800205a:	e162      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>
 800205c:	0800dd3c 	.word	0x0800dd3c

            case XSENS_EVT_TYPE_1632FP3:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[0], &output->payload[0] );
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	1cda      	adds	r2, r3, #3
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	3368      	adds	r3, #104	; 0x68
 800206a:	4611      	mov	r1, r2
 800206c:	4618      	mov	r0, r3
 800206e:	f000 fd16 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[1], &output->payload[6] );
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f103 0209 	add.w	r2, r3, #9
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	3370      	adds	r3, #112	; 0x70
 800207e:	4611      	mov	r1, r2
 8002080:	4618      	mov	r0, r3
 8002082:	f000 fd0c 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x3[2], &output->payload[12] );
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f103 020f 	add.w	r2, r3, #15
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	3378      	adds	r3, #120	; 0x78
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fd02 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                break;
 800209a:	e142      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP4:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[0], &output->payload[0] );
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	1cda      	adds	r2, r3, #3
 80020a0:	f107 0308 	add.w	r3, r7, #8
 80020a4:	3368      	adds	r3, #104	; 0x68
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fcf8 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[1], &output->payload[6] );
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f103 0209 	add.w	r2, r3, #9
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	3370      	adds	r3, #112	; 0x70
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fcee 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[2], &output->payload[12] );
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f103 020f 	add.w	r2, r3, #15
 80020c8:	f107 0308 	add.w	r3, r7, #8
 80020cc:	3378      	adds	r3, #120	; 0x78
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 fce4 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x4[3], &output->payload[18] );
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f103 0215 	add.w	r2, r3, #21
 80020dc:	f107 0308 	add.w	r3, r7, #8
 80020e0:	3380      	adds	r3, #128	; 0x80
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f000 fcda 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                break;
 80020ea:	e11a      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_1632FP9:
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[0], &output->payload[0] );
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	1cda      	adds	r2, r3, #3
 80020f0:	f107 0308 	add.w	r3, r7, #8
 80020f4:	3368      	adds	r3, #104	; 0x68
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fcd0 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[1], &output->payload[6] );
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f103 0209 	add.w	r2, r3, #9
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	3370      	adds	r3, #112	; 0x70
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f000 fcc6 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[2], &output->payload[12] );
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f103 020f 	add.w	r2, r3, #15
 8002118:	f107 0308 	add.w	r3, r7, #8
 800211c:	3378      	adds	r3, #120	; 0x78
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fcbc 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[3], &output->payload[18] );
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f103 0215 	add.w	r2, r3, #21
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	3380      	adds	r3, #128	; 0x80
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fcb2 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[4], &output->payload[24] );
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f103 021b 	add.w	r2, r3, #27
 8002140:	f107 0308 	add.w	r3, r7, #8
 8002144:	3388      	adds	r3, #136	; 0x88
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fca8 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[5], &output->payload[30] );
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f103 0221 	add.w	r2, r3, #33	; 0x21
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	3390      	adds	r3, #144	; 0x90
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f000 fc9e 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[6], &output->payload[36] );
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f103 0227 	add.w	r2, r3, #39	; 0x27
 8002168:	f107 0308 	add.w	r3, r7, #8
 800216c:	3398      	adds	r3, #152	; 0x98
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fc94 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[7], &output->payload[42] );
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 800217c:	f107 0308 	add.w	r3, r7, #8
 8002180:	33a0      	adds	r3, #160	; 0xa0
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fc8a 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                xsens_coalesce_48BE_48LE( &value.data.fp1632x9[8], &output->payload[48] );
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f103 0233 	add.w	r2, r3, #51	; 0x33
 8002190:	f107 0308 	add.w	r3, r7, #8
 8002194:	33a8      	adds	r3, #168	; 0xa8
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f000 fc80 	bl	8002a9e <xsens_coalesce_48BE_48LE>
                break;
 800219e:	e0c0      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE:
                xsens_swap_endian_u64( &value.data.f8, &output->payload[0] );
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	1cda      	adds	r2, r3, #3
 80021a4:	f107 0308 	add.w	r3, r7, #8
 80021a8:	3368      	adds	r3, #104	; 0x68
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 fbef 	bl	8002990 <xsens_swap_endian_u64>
                break;
 80021b2:	e0b6      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE2:
                xsens_swap_endian_u64( &value.data.f8x2[0], &output->payload[0] );
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	1cda      	adds	r2, r3, #3
 80021b8:	f107 0308 	add.w	r3, r7, #8
 80021bc:	3368      	adds	r3, #104	; 0x68
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fbe5 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x2[1], &output->payload[8] );
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f103 020b 	add.w	r2, r3, #11
 80021cc:	f107 0308 	add.w	r3, r7, #8
 80021d0:	3370      	adds	r3, #112	; 0x70
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fbdb 	bl	8002990 <xsens_swap_endian_u64>
                break;
 80021da:	e0a2      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE3:
                xsens_swap_endian_u64( &value.data.f8x3[0], &output->payload[0] );
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	1cda      	adds	r2, r3, #3
 80021e0:	f107 0308 	add.w	r3, r7, #8
 80021e4:	3368      	adds	r3, #104	; 0x68
 80021e6:	4611      	mov	r1, r2
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 fbd1 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[1], &output->payload[8] );
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f103 020b 	add.w	r2, r3, #11
 80021f4:	f107 0308 	add.w	r3, r7, #8
 80021f8:	3370      	adds	r3, #112	; 0x70
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fbc7 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x3[2], &output->payload[16] );
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f103 0213 	add.w	r2, r3, #19
 8002208:	f107 0308 	add.w	r3, r7, #8
 800220c:	3378      	adds	r3, #120	; 0x78
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fbbd 	bl	8002990 <xsens_swap_endian_u64>
                break;
 8002216:	e084      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE4:
                xsens_swap_endian_u64( &value.data.f8x4[0], &output->payload[0] );
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	1cda      	adds	r2, r3, #3
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	3368      	adds	r3, #104	; 0x68
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fbb3 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[1], &output->payload[8] );
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f103 020b 	add.w	r2, r3, #11
 8002230:	f107 0308 	add.w	r3, r7, #8
 8002234:	3370      	adds	r3, #112	; 0x70
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fba9 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[2], &output->payload[16] );
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f103 0213 	add.w	r2, r3, #19
 8002244:	f107 0308 	add.w	r3, r7, #8
 8002248:	3378      	adds	r3, #120	; 0x78
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f000 fb9f 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x4[3], &output->payload[24] );
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f103 021b 	add.w	r2, r3, #27
 8002258:	f107 0308 	add.w	r3, r7, #8
 800225c:	3380      	adds	r3, #128	; 0x80
 800225e:	4611      	mov	r1, r2
 8002260:	4618      	mov	r0, r3
 8002262:	f000 fb95 	bl	8002990 <xsens_swap_endian_u64>
                break;
 8002266:	e05c      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            case XSENS_EVT_TYPE_DOUBLE9:
                xsens_swap_endian_u64( &value.data.f8x9[0], &output->payload[0] );
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	1cda      	adds	r2, r3, #3
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	3368      	adds	r3, #104	; 0x68
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fb8b 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[1], &output->payload[8] );
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f103 020b 	add.w	r2, r3, #11
 8002280:	f107 0308 	add.w	r3, r7, #8
 8002284:	3370      	adds	r3, #112	; 0x70
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fb81 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[2], &output->payload[16] );
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f103 0213 	add.w	r2, r3, #19
 8002294:	f107 0308 	add.w	r3, r7, #8
 8002298:	3378      	adds	r3, #120	; 0x78
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f000 fb77 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[3], &output->payload[24] );
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f103 021b 	add.w	r2, r3, #27
 80022a8:	f107 0308 	add.w	r3, r7, #8
 80022ac:	3380      	adds	r3, #128	; 0x80
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 fb6d 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[4], &output->payload[32] );
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f103 0223 	add.w	r2, r3, #35	; 0x23
 80022bc:	f107 0308 	add.w	r3, r7, #8
 80022c0:	3388      	adds	r3, #136	; 0x88
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f000 fb63 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[5], &output->payload[40] );
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f103 022b 	add.w	r2, r3, #43	; 0x2b
 80022d0:	f107 0308 	add.w	r3, r7, #8
 80022d4:	3390      	adds	r3, #144	; 0x90
 80022d6:	4611      	mov	r1, r2
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fb59 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[6], &output->payload[48] );
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f103 0233 	add.w	r2, r3, #51	; 0x33
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	3398      	adds	r3, #152	; 0x98
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fb4f 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[7], &output->payload[56] );
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f103 023b 	add.w	r2, r3, #59	; 0x3b
 80022f8:	f107 0308 	add.w	r3, r7, #8
 80022fc:	33a0      	adds	r3, #160	; 0xa0
 80022fe:	4611      	mov	r1, r2
 8002300:	4618      	mov	r0, r3
 8002302:	f000 fb45 	bl	8002990 <xsens_swap_endian_u64>
                xsens_swap_endian_u64( &value.data.f8x9[8], &output->payload[64] );
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f103 0243 	add.w	r2, r3, #67	; 0x43
 800230c:	f107 0308 	add.w	r3, r7, #8
 8002310:	33a8      	adds	r3, #168	; 0xa8
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fb3b 	bl	8002990 <xsens_swap_endian_u64>
                break;
 800231a:	e002      	b.n	8002322 <xsens_mdata2_decode_field+0x67a>

            default:
                // There's an error or not supported, return a 'null' type?
                value.type = XSENS_EVT_TYPE_NONE;
 800231c:	2300      	movs	r3, #0
 800231e:	723b      	strb	r3, [r7, #8]
                break;
 8002320:	bf00      	nop
        }

        // Call the user-callback with the transformed data
        if( evt_cb )
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <xsens_mdata2_decode_field+0x690>
        {
            evt_cb( decode_rule->event, &value );
 8002328:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800232c:	789a      	ldrb	r2, [r3, #2]
 800232e:	f107 0108 	add.w	r1, r7, #8
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	4610      	mov	r0, r2
 8002336:	4798      	blx	r3
        }
    }
}
 8002338:	37c8      	adds	r7, #200	; 0xc8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop

08002340 <xsens_mti_override_id_handler>:
        }
    }
}

bool xsens_mti_override_id_handler( uint8_t id, callback_payload_t user_fn )
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	6039      	str	r1, [r7, #0]
 800234a:	71fb      	strb	r3, [r7, #7]
    if( user_fn )
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00c      	beq.n	800236c <xsens_mti_override_id_handler+0x2c>
    {
        // Find the ID in the inbound handler 'jump table'
        message_handler_ref_t *handler = xsens_mti_find_inbound_handler_entry( id );
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	4618      	mov	r0, r3
 8002356:	f000 f80f 	bl	8002378 <xsens_mti_find_inbound_handler_entry>
 800235a:	60f8      	str	r0, [r7, #12]

        if( handler )
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d004      	beq.n	800236c <xsens_mti_override_id_handler+0x2c>
        {
            handler->handler_fn = user_fn;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	605a      	str	r2, [r3, #4]
            return true;
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <xsens_mti_override_id_handler+0x2e>
        }
    }

    return false;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <xsens_mti_find_inbound_handler_entry>:

message_handler_ref_t *xsens_mti_find_inbound_handler_entry( uint8_t find_id )
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
    uint8_t table_length = sizeof( inbound_handler_table ) / sizeof( message_handler_ref_t );
 8002382:	2322      	movs	r3, #34	; 0x22
 8002384:	73fb      	strb	r3, [r7, #15]

    return xsens_mti_find_handler_entry(find_id, inbound_handler_table, table_length );
 8002386:	7bfa      	ldrb	r2, [r7, #15]
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	4904      	ldr	r1, [pc, #16]	; (800239c <xsens_mti_find_inbound_handler_entry+0x24>)
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f807 	bl	80023a0 <xsens_mti_find_handler_entry>
 8002392:	4603      	mov	r3, r0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000000 	.word	0x20000000

080023a0 <xsens_mti_find_handler_entry>:

message_handler_ref_t *xsens_mti_find_handler_entry( uint8_t find_id, message_handler_ref_t *entry_table, uint8_t entry_count )
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	6039      	str	r1, [r7, #0]
 80023aa:	71fb      	strb	r3, [r7, #7]
 80023ac:	4613      	mov	r3, r2
 80023ae:	71bb      	strb	r3, [r7, #6]
    for( uint8_t i = 0; i < entry_count; i++ )
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e00f      	b.n	80023d6 <xsens_mti_find_handler_entry+0x36>
    {
        if( entry_table[i].id == find_id )
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	4413      	add	r3, r2
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	79fa      	ldrb	r2, [r7, #7]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d104      	bne.n	80023d0 <xsens_mti_find_handler_entry+0x30>
        {
            return &entry_table[i];
 80023c6:	7bfb      	ldrb	r3, [r7, #15]
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	4413      	add	r3, r2
 80023ce:	e007      	b.n	80023e0 <xsens_mti_find_handler_entry+0x40>
    for( uint8_t i = 0; i < entry_count; i++ )
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
 80023d2:	3301      	adds	r3, #1
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	7bfa      	ldrb	r2, [r7, #15]
 80023d8:	79bb      	ldrb	r3, [r7, #6]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d3eb      	bcc.n	80023b6 <xsens_mti_find_handler_entry+0x16>
        }
    }

    return (message_handler_ref_t *)NULL;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <xsens_mti_buffer_crc>:

uint8_t xsens_mti_buffer_crc( uint8_t *buffer, uint16_t size )
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]

    for( uint16_t i = 0; i < size; i++ )
 80023fc:	2300      	movs	r3, #0
 80023fe:	81bb      	strh	r3, [r7, #12]
 8002400:	e009      	b.n	8002416 <xsens_mti_buffer_crc+0x2a>
    {
        crc -= buffer[i];
 8002402:	89bb      	ldrh	r3, [r7, #12]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	4413      	add	r3, r2
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	73fb      	strb	r3, [r7, #15]
    for( uint16_t i = 0; i < size; i++ )
 8002410:	89bb      	ldrh	r3, [r7, #12]
 8002412:	3301      	adds	r3, #1
 8002414:	81bb      	strh	r3, [r7, #12]
 8002416:	89ba      	ldrh	r2, [r7, #12]
 8002418:	887b      	ldrh	r3, [r7, #2]
 800241a:	429a      	cmp	r2, r3
 800241c:	d3f1      	bcc.n	8002402 <xsens_mti_buffer_crc+0x16>
    }

    return crc;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <xsens_mti_send>:

void xsens_mti_send( xsens_interface_t *interface, xsens_packet_buffer_t *packet )
{
 800242c:	b590      	push	{r4, r7, lr}
 800242e:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 8002432:	af00      	add	r7, sp, #0
 8002434:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002438:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800243c:	6018      	str	r0, [r3, #0]
 800243e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002442:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002446:	6019      	str	r1, [r3, #0]
    if( interface && packet )
 8002448:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800244c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	f000 80d4 	beq.w	8002600 <xsens_mti_send+0x1d4>
 8002458:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800245c:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	f000 80cc 	beq.w	8002600 <xsens_mti_send+0x1d4>
    {
        uint8_t buffer[2048] = { 0 };
 8002468:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800246c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	3304      	adds	r3, #4
 8002476:	f240 72fc 	movw	r2, #2044	; 0x7fc
 800247a:	2100      	movs	r1, #0
 800247c:	4618      	mov	r0, r3
 800247e:	f008 f91b 	bl	800a6b8 <memset>
        uint16_t buffer_pos = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        uint8_t crc = 0;
 8002488:	2300      	movs	r3, #0
 800248a:	f887 380d 	strb.w	r3, [r7, #2061]	; 0x80d

        // Preamble
        buffer[buffer_pos++] = PREAMBLE_BYTE;
 800248e:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002498:	461a      	mov	r2, r3
 800249a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800249e:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80024a2:	21fa      	movs	r1, #250	; 0xfa
 80024a4:	5499      	strb	r1, [r3, r2]

        // Device Address
        buffer[buffer_pos++] = ADDRESS_BYTE;
 80024a6:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80024b0:	461a      	mov	r2, r3
 80024b2:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024b6:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80024ba:	21ff      	movs	r1, #255	; 0xff
 80024bc:	5499      	strb	r1, [r3, r2]

        // Message ID
        buffer[buffer_pos++] = packet->message_id;
 80024be:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 80024c8:	461a      	mov	r2, r3
 80024ca:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024ce:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	7819      	ldrb	r1, [r3, #0]
 80024d6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024da:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80024de:	5499      	strb	r1, [r3, r2]

        // Payload Length
        if( packet->length < 0xFF )
 80024e0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024e4:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	885b      	ldrh	r3, [r3, #2]
 80024ec:	2bfe      	cmp	r3, #254	; 0xfe
 80024ee:	d812      	bhi.n	8002516 <xsens_mti_send+0xea>
        {
            buffer[buffer_pos++] = packet->length;
 80024f0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80024f4:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	8859      	ldrh	r1, [r3, #2]
 80024fc:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002506:	461a      	mov	r2, r3
 8002508:	b2c9      	uxtb	r1, r1
 800250a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800250e:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002512:	5499      	strb	r1, [r3, r2]
 8002514:	e01e      	b.n	8002554 <xsens_mti_send+0x128>
        }
        else
        {
            // Extended packet handling sets the normal length byte to 255,
            // followed by two bytes of payload data
            buffer[buffer_pos++] = 0xFF;
 8002516:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	f8a7 280e 	strh.w	r2, [r7, #2062]	; 0x80e
 8002520:	461a      	mov	r2, r3
 8002522:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002526:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800252a:	21ff      	movs	r1, #255	; 0xff
 800252c:	5499      	strb	r1, [r3, r2]

            memcpy( &buffer[buffer_pos], &packet->length, 2 );
 800252e:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002532:	f107 020c 	add.w	r2, r7, #12
 8002536:	4413      	add	r3, r2
 8002538:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800253c:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 8002540:	6812      	ldr	r2, [r2, #0]
 8002542:	3202      	adds	r2, #2
 8002544:	8812      	ldrh	r2, [r2, #0]
 8002546:	b292      	uxth	r2, r2
 8002548:	801a      	strh	r2, [r3, #0]
            buffer_pos += 2;
 800254a:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800254e:	3302      	adds	r3, #2
 8002550:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Payload Data
        if( packet->length != 0 )
 8002554:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002558:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	885b      	ldrh	r3, [r3, #2]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d01e      	beq.n	80025a2 <xsens_mti_send+0x176>
        {
            memcpy( &buffer[buffer_pos], (uint8_t *)packet->payload, packet->length );
 8002564:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002568:	f107 020c 	add.w	r2, r7, #12
 800256c:	18d0      	adds	r0, r2, r3
 800256e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002572:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	1d19      	adds	r1, r3, #4
 800257a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800257e:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	885b      	ldrh	r3, [r3, #2]
 8002586:	461a      	mov	r2, r3
 8002588:	f008 f914 	bl	800a7b4 <memcpy>
            buffer_pos += packet->length;
 800258c:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002590:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	885a      	ldrh	r2, [r3, #2]
 8002598:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 800259c:	4413      	add	r3, r2
 800259e:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        }

        // Calculate the CRC of the packet, exluding the preamble
        buffer[buffer_pos] = xsens_mti_buffer_crc( &buffer[1], buffer_pos-1 );
 80025a2:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	f8b7 480e 	ldrh.w	r4, [r7, #2062]	; 0x80e
 80025ae:	f107 030c 	add.w	r3, r7, #12
 80025b2:	3301      	adds	r3, #1
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff ff18 	bl	80023ec <xsens_mti_buffer_crc>
 80025bc:	4603      	mov	r3, r0
 80025be:	461a      	mov	r2, r3
 80025c0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80025c4:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80025c8:	551a      	strb	r2, [r3, r4]
        buffer_pos += 1;
 80025ca:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 80025ce:	3301      	adds	r3, #1
 80025d0:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e

        // Pass the buffer to the user so they can send to hardware
        if( interface->output_cb )
 80025d4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80025d8:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00c      	beq.n	8002600 <xsens_mti_send+0x1d4>
        {
            interface->output_cb( buffer, buffer_pos );
 80025e6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80025ea:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80025f4:	f8b7 180e 	ldrh.w	r1, [r7, #2062]	; 0x80e
 80025f8:	f107 020c 	add.w	r2, r7, #12
 80025fc:	4610      	mov	r0, r2
 80025fe:	4798      	blx	r3
        }
    }
}
 8002600:	bf00      	nop
 8002602:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8002606:	46bd      	mov	sp, r7
 8002608:	bd90      	pop	{r4, r7, pc}

0800260a <xsens_mti_request>:

void xsens_mti_request( xsens_interface_t *interface, uint8_t id )
{
 800260a:	b580      	push	{r7, lr}
 800260c:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 8002610:	af00      	add	r7, sp, #0
 8002612:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002616:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800261a:	6018      	str	r0, [r3, #0]
 800261c:	460a      	mov	r2, r1
 800261e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002622:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 8002626:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 8002628:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800262c:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002630:	4618      	mov	r0, r3
 8002632:	f640 0304 	movw	r3, #2052	; 0x804
 8002636:	461a      	mov	r2, r3
 8002638:	2100      	movs	r1, #0
 800263a:	f008 f83d 	bl	800a6b8 <memset>

    packet.message_id = id;
 800263e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002642:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002646:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 800264a:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 800264e:	7812      	ldrb	r2, [r2, #0]
 8002650:	701a      	strb	r2, [r3, #0]
    packet.length = 0;
 8002652:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002656:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 800265a:	2200      	movs	r2, #0
 800265c:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0;
 800265e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002662:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 8002666:	2200      	movs	r2, #0
 8002668:	711a      	strb	r2, [r3, #4]

    xsens_mti_send( interface, &packet );
 800266a:	f107 020c 	add.w	r2, r7, #12
 800266e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002672:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002676:	4611      	mov	r1, r2
 8002678:	6818      	ldr	r0, [r3, #0]
 800267a:	f7ff fed7 	bl	800242c <xsens_mti_send>
}
 800267e:	bf00      	nop
 8002680:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <xsens_mti_reset_orientation>:
    xsens_mti_send( interface, &packet );
}


void xsens_mti_reset_orientation( xsens_interface_t *interface, XsensOrientationSetting_t code )
{
 8002688:	b580      	push	{r7, lr}
 800268a:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 800268e:	af00      	add	r7, sp, #0
 8002690:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8002694:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002698:	6018      	str	r0, [r3, #0]
 800269a:	460a      	mov	r2, r1
 800269c:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026a0:	f6a3 030d 	subw	r3, r3, #2061	; 0x80d
 80026a4:	701a      	strb	r2, [r3, #0]
    xsens_packet_buffer_t packet = { 0 };
 80026a6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026aa:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026ae:	4618      	mov	r0, r3
 80026b0:	f640 0304 	movw	r3, #2052	; 0x804
 80026b4:	461a      	mov	r2, r3
 80026b6:	2100      	movs	r1, #0
 80026b8:	f007 fffe 	bl	800a6b8 <memset>
    
    packet.message_id = MT_RESETORIENTATION;
 80026bc:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026c0:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026c4:	22a4      	movs	r2, #164	; 0xa4
 80026c6:	701a      	strb	r2, [r3, #0]
    packet.length = 2;
 80026c8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026cc:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026d0:	2202      	movs	r2, #2
 80026d2:	805a      	strh	r2, [r3, #2]
    packet.payload[0] = 0x00;
 80026d4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026d8:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026dc:	2200      	movs	r2, #0
 80026de:	711a      	strb	r2, [r3, #4]
    packet.payload[1] = code;
 80026e0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026e4:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80026e8:	f507 6201 	add.w	r2, r7, #2064	; 0x810
 80026ec:	f6a2 020d 	subw	r2, r2, #2061	; 0x80d
 80026f0:	7812      	ldrb	r2, [r2, #0]
 80026f2:	715a      	strb	r2, [r3, #5]

    xsens_mti_send( interface, &packet );
 80026f4:	f107 020c 	add.w	r2, r7, #12
 80026f8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80026fc:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002700:	4611      	mov	r1, r2
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	f7ff fe92 	bl	800242c <xsens_mti_send>
}
 8002708:	bf00      	nop
 800270a:	f507 6701 	add.w	r7, r7, #2064	; 0x810
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <xsens_mti_set_configuration>:

void xsens_mti_set_configuration( xsens_interface_t *interface, XsensFrequencyConfig_t config[], uint8_t num_config )
{
 8002712:	b580      	push	{r7, lr}
 8002714:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8002718:	af00      	add	r7, sp, #0
 800271a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800271e:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002722:	6018      	str	r0, [r3, #0]
 8002724:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002728:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800272c:	6019      	str	r1, [r3, #0]
 800272e:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002732:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002736:	701a      	strb	r2, [r3, #0]
    // No more than 32 values can be configured
    if( interface && config && num_config && num_config <= 32 )
 8002738:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800273c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d074      	beq.n	8002830 <xsens_mti_set_configuration+0x11e>
 8002746:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800274a:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d06d      	beq.n	8002830 <xsens_mti_set_configuration+0x11e>
 8002754:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002758:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d066      	beq.n	8002830 <xsens_mti_set_configuration+0x11e>
 8002762:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002766:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	2b20      	cmp	r3, #32
 800276e:	d85f      	bhi.n	8002830 <xsens_mti_set_configuration+0x11e>
    {
        xsens_packet_buffer_t packet = { 0 };
 8002770:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002774:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 8002778:	4618      	mov	r0, r3
 800277a:	f640 0304 	movw	r3, #2052	; 0x804
 800277e:	461a      	mov	r2, r3
 8002780:	2100      	movs	r1, #0
 8002782:	f007 ff99 	bl	800a6b8 <memset>
        packet.message_id = MT_SETOUTPUTCONFIGURATION;
 8002786:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800278a:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 800278e:	22c0      	movs	r2, #192	; 0xc0
 8002790:	701a      	strb	r2, [r3, #0]

        // Form a big-endian MData2 style 'packet' for each field
        //  2 bytes for ID
        //  2 bytes for frequency
        for( uint8_t i = 0; i <= num_config; i++ )
 8002792:	2300      	movs	r3, #0
 8002794:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 8002798:	e037      	b.n	800280a <xsens_mti_set_configuration+0xf8>
        {
            uint8_t buff_pos = i * 4;
 800279a:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	f887 3816 	strb.w	r3, [r7, #2070]	; 0x816
            
            // LE to BE conversion directly into the output buffer...
            xsens_swap_endian_u16( &packet.payload[buff_pos],   (uint8_t*)&config[i].id );
 80027a4:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80027a8:	f107 0210 	add.w	r2, r7, #16
 80027ac:	4413      	add	r3, r2
 80027ae:	1d18      	adds	r0, r3, #4
 80027b0:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	f607 0218 	addw	r2, r7, #2072	; 0x818
 80027ba:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	4413      	add	r3, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	f000 f8d0 	bl	8002968 <xsens_swap_endian_u16>
            xsens_swap_endian_u16( &packet.payload[buff_pos+2], (uint8_t*)&config[i].frequency );
 80027c8:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80027cc:	3302      	adds	r3, #2
 80027ce:	f107 0210 	add.w	r2, r7, #16
 80027d2:	4413      	add	r3, r2
 80027d4:	1d18      	adds	r0, r3, #4
 80027d6:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	f607 0218 	addw	r2, r7, #2072	; 0x818
 80027e0:	f5a2 6201 	sub.w	r2, r2, #2064	; 0x810
 80027e4:	6812      	ldr	r2, [r2, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	3302      	adds	r3, #2
 80027ea:	4619      	mov	r1, r3
 80027ec:	f000 f8bc 	bl	8002968 <xsens_swap_endian_u16>
            packet.length = buff_pos;
 80027f0:	f897 3816 	ldrb.w	r3, [r7, #2070]	; 0x816
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80027fa:	f6a3 0308 	subw	r3, r3, #2056	; 0x808
 80027fe:	805a      	strh	r2, [r3, #2]
        for( uint8_t i = 0; i <= num_config; i++ )
 8002800:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002804:	3301      	adds	r3, #1
 8002806:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 800280a:	f607 0318 	addw	r3, r7, #2072	; 0x818
 800280e:	f6a3 0311 	subw	r3, r3, #2065	; 0x811
 8002812:	f897 2817 	ldrb.w	r2, [r7, #2071]	; 0x817
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d9be      	bls.n	800279a <xsens_mti_set_configuration+0x88>
        }

        // TODO: refactor as a MDATA2 output problem once generation fns are implemented?
        xsens_mti_send( interface, &packet );
 800281c:	f107 0210 	add.w	r2, r7, #16
 8002820:	f607 0318 	addw	r3, r7, #2072	; 0x818
 8002824:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8002828:	4611      	mov	r1, r2
 800282a:	6818      	ldr	r0, [r3, #0]
 800282c:	f7ff fdfe 	bl	800242c <xsens_mti_send>
    }
}
 8002830:	bf00      	nop
 8002832:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
	...

0800283c <xsens_internal_handle_device_id>:



void xsens_internal_handle_device_id( xsens_packet_buffer_t *packet )
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b0ae      	sub	sp, #184	; 0xb8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
    XsensEventData_t value = { 0 };
 8002844:	f107 0308 	add.w	r3, r7, #8
 8002848:	22b0      	movs	r2, #176	; 0xb0
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f007 ff33 	bl	800a6b8 <memset>

    if( packet->length == 4 )    // MTi 1, 10, 100
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	885b      	ldrh	r3, [r3, #2]
 8002856:	2b04      	cmp	r3, #4
 8002858:	d109      	bne.n	800286e <xsens_internal_handle_device_id+0x32>
    {
        value.type    = XSENS_EVT_TYPE_U32;
 800285a:	2303      	movs	r3, #3
 800285c:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[0] );
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3304      	adds	r3, #4
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f8db 	bl	8002a1e <xsens_coalesce_32BE_32LE>
 8002868:	4603      	mov	r3, r0
 800286a:	673b      	str	r3, [r7, #112]	; 0x70
 800286c:	e00c      	b.n	8002888 <xsens_internal_handle_device_id+0x4c>
    }
    else if( packet->length == 8 )    // MTi-600
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	885b      	ldrh	r3, [r3, #2]
 8002872:	2b08      	cmp	r3, #8
 8002874:	d108      	bne.n	8002888 <xsens_internal_handle_device_id+0x4c>
    {
        // TODO: untested 8-byte device ID
        value.type    = XSENS_EVT_TYPE_U32;
 8002876:	2303      	movs	r3, #3
 8002878:	723b      	strb	r3, [r7, #8]
        value.data.u4 = xsens_coalesce_32BE_32LE( &packet->payload[4] );
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3308      	adds	r3, #8
 800287e:	4618      	mov	r0, r3
 8002880:	f000 f8cd 	bl	8002a1e <xsens_coalesce_32BE_32LE>
 8002884:	4603      	mov	r3, r0
 8002886:	673b      	str	r3, [r7, #112]	; 0x70
    }

    if( most_recent_interface->event_cb )
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <xsens_internal_handle_device_id+0x74>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <xsens_internal_handle_device_id+0x6a>
    {
        most_recent_interface->event_cb( XSENS_EVT_DEVICE_ID, &value );
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <xsens_internal_handle_device_id+0x74>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 800289c:	f107 0208 	add.w	r2, r7, #8
 80028a0:	4611      	mov	r1, r2
 80028a2:	2016      	movs	r0, #22
 80028a4:	4798      	blx	r3
    }
}
 80028a6:	bf00      	nop
 80028a8:	37b8      	adds	r7, #184	; 0xb8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	200013fc 	.word	0x200013fc

080028b4 <xsens_internal_handle_product_code>:

void xsens_internal_handle_product_code( xsens_packet_buffer_t *packet )
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
    // ASCII formatted code max 20 bytes
    // TODO: handle product code
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <xsens_internal_handle_hardware_version>:

void xsens_internal_handle_hardware_version( xsens_packet_buffer_t *packet )
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
    // TODO: handle product code

    //    uint8_t hw_version[2];
    //    uint16_t *hw_ptr = (uint16_t *)&hw_version;
    //    hw_ptr           = xsens_coalesce_16BE_16LE( &packet->payload[0] );
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <xsens_internal_handle_firmware_version>:

void xsens_internal_handle_firmware_version( xsens_packet_buffer_t *packet )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    // TODO: handle firmware version

    uint8_t  major    = packet->payload[0];
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	791b      	ldrb	r3, [r3, #4]
 80028e8:	75fb      	strb	r3, [r7, #23]
    uint8_t  minor    = packet->payload[1];
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	795b      	ldrb	r3, [r3, #5]
 80028ee:	75bb      	strb	r3, [r7, #22]
    uint8_t  revision = packet->payload[2];
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	799b      	ldrb	r3, [r3, #6]
 80028f4:	757b      	strb	r3, [r7, #21]
    uint32_t build    = xsens_coalesce_32BE_32LE( &packet->payload[3] );
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3307      	adds	r3, #7
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f88f 	bl	8002a1e <xsens_coalesce_32BE_32LE>
 8002900:	6138      	str	r0, [r7, #16]
    uint32_t scm      = xsens_coalesce_32BE_32LE( &packet->payload[7] );
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	330b      	adds	r3, #11
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f889 	bl	8002a1e <xsens_coalesce_32BE_32LE>
 800290c:	60f8      	str	r0, [r7, #12]
}
 800290e:	bf00      	nop
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <xsens_internal_handle_selftest_results>:

void xsens_internal_handle_selftest_results( xsens_packet_buffer_t *packet )
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
    // TODO: handle selftest results
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <xsens_internal_handle_error>:

void xsens_internal_handle_error( xsens_packet_buffer_t *packet )
{
 800292a:	b480      	push	{r7}
 800292c:	b085      	sub	sp, #20
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
    uint8_t error_code = packet->payload[0];
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	791b      	ldrb	r3, [r3, #4]
 8002936:	73fb      	strb	r3, [r7, #15]

        default:
            break;
    }
     */
}
 8002938:	bf00      	nop
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <xsens_internal_handle_mdata2>:

void xsens_internal_handle_mdata2( xsens_packet_buffer_t *packet )
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
    // MData2 packets contain 1 to n smaller packets
    // with variable length fields, see xsens_mdata2.c/.h
    xsens_mdata2_process( packet, most_recent_interface->event_cb );
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <xsens_internal_handle_mdata2+0x20>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8002954:	4619      	mov	r1, r3
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7ff f8d4 	bl	8001b04 <xsens_mdata2_process>
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	200013fc 	.word	0x200013fc

08002968 <xsens_swap_endian_u16>:
#include "IMU_rel/xsens_utility.h"
#include "math.h"
#include "stdlib.h"

void xsens_swap_endian_u16( uint8_t *dest, uint8_t *source )
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
    dest[1] = source[0];
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3301      	adds	r3, #1
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	7812      	ldrb	r2, [r2, #0]
 800297a:	701a      	strb	r2, [r3, #0]
    dest[0] = source[1];
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	785a      	ldrb	r2, [r3, #1]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	701a      	strb	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <xsens_swap_endian_u64>:
    dest[1] = source[2];
    dest[0] = source[3];
}

void xsens_swap_endian_u64( uint8_t *dest, uint8_t *source )
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
    dest[7] = source[0];
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3307      	adds	r3, #7
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	7812      	ldrb	r2, [r2, #0]
 80029a2:	701a      	strb	r2, [r3, #0]
    dest[6] = source[1];
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3306      	adds	r3, #6
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	7852      	ldrb	r2, [r2, #1]
 80029ac:	701a      	strb	r2, [r3, #0]
    dest[5] = source[2];
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3305      	adds	r3, #5
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	7892      	ldrb	r2, [r2, #2]
 80029b6:	701a      	strb	r2, [r3, #0]
    dest[4] = source[3];
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3304      	adds	r3, #4
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	78d2      	ldrb	r2, [r2, #3]
 80029c0:	701a      	strb	r2, [r3, #0]
    dest[3] = source[4];
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3303      	adds	r3, #3
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	7912      	ldrb	r2, [r2, #4]
 80029ca:	701a      	strb	r2, [r3, #0]
    dest[2] = source[5];
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3302      	adds	r3, #2
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	7952      	ldrb	r2, [r2, #5]
 80029d4:	701a      	strb	r2, [r3, #0]
    dest[1] = source[6];
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3301      	adds	r3, #1
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	7992      	ldrb	r2, [r2, #6]
 80029de:	701a      	strb	r2, [r3, #0]
    dest[0] = source[7];
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	79da      	ldrb	r2, [r3, #7]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	701a      	strb	r2, [r3, #0]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <xsens_coalesce_16BE_16LE>:

uint16_t xsens_coalesce_16BE_16LE( uint8_t *source )
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
    return ( source[1] << 0 | source[0] << 8 );
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3301      	adds	r3, #1
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	021b      	lsls	r3, r3, #8
 8002a0a:	b21b      	sxth	r3, r3
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	b21b      	sxth	r3, r3
 8002a10:	b29b      	uxth	r3, r3
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <xsens_coalesce_32BE_32LE>:

uint32_t xsens_coalesce_32BE_32LE( uint8_t *source )
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b083      	sub	sp, #12
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
    return ( ( source[3] << 0 )
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3303      	adds	r3, #3
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
             | ( source[2] << 8 )
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	3302      	adds	r3, #2
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	021b      	lsls	r3, r3, #8
 8002a36:	431a      	orrs	r2, r3
             | ( source[1] << 16 )
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	041b      	lsls	r3, r3, #16
 8002a40:	431a      	orrs	r2, r3
             | ( source[0] << 24 ) );
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	061b      	lsls	r3, r3, #24
 8002a48:	4313      	orrs	r3, r2
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <xsens_coalesce_32BE_F32LE>:

float xsens_coalesce_32BE_F32LE( uint8_t *source )
{
 8002a56:	b480      	push	{r7}
 8002a58:	b085      	sub	sp, #20
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
    float    f;
    uint8_t *f_ptr = (uint8_t *)&f;
 8002a5e:	f107 0308 	add.w	r3, r7, #8
 8002a62:	60fb      	str	r3, [r7, #12]

    f_ptr[3] = source[0];
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3303      	adds	r3, #3
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	7812      	ldrb	r2, [r2, #0]
 8002a6c:	701a      	strb	r2, [r3, #0]
    f_ptr[2] = source[1];
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	3302      	adds	r3, #2
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	7852      	ldrb	r2, [r2, #1]
 8002a76:	701a      	strb	r2, [r3, #0]
    f_ptr[1] = source[2];
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	7892      	ldrb	r2, [r2, #2]
 8002a80:	701a      	strb	r2, [r3, #0]
    f_ptr[0] = source[3];
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	78da      	ldrb	r2, [r3, #3]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	701a      	strb	r2, [r3, #0]

    return f;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	ee07 3a90 	vmov	s15, r3
}
 8002a90:	eeb0 0a67 	vmov.f32	s0, s15
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <xsens_coalesce_48BE_48LE>:

// As per manual, big-endian 32-bit first, then BE 16-bit part i.e [b3, b2, b1, b0, b5, b4]
void xsens_coalesce_48BE_48LE( uint8_t *dest, uint8_t *source )
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	6039      	str	r1, [r7, #0]
    dest[0] = source[3];
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	78da      	ldrb	r2, [r3, #3]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	701a      	strb	r2, [r3, #0]
    dest[1] = source[2];
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	7892      	ldrb	r2, [r2, #2]
 8002ab8:	701a      	strb	r2, [r3, #0]
    dest[2] = source[1];
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3302      	adds	r3, #2
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	7852      	ldrb	r2, [r2, #1]
 8002ac2:	701a      	strb	r2, [r3, #0]
    dest[3] = source[0];
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3303      	adds	r3, #3
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	7812      	ldrb	r2, [r2, #0]
 8002acc:	701a      	strb	r2, [r3, #0]
    dest[4] = source[5];
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	7952      	ldrb	r2, [r2, #5]
 8002ad6:	701a      	strb	r2, [r3, #0]
    dest[5] = source[4];
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3305      	adds	r3, #5
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	7912      	ldrb	r2, [r2, #4]
 8002ae0:	701a      	strb	r2, [r3, #0]
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8002aee:	b4b0      	push	{r4, r5, r7}
 8002af0:	b08f      	sub	sp, #60	; 0x3c
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8002af6:	f240 13b1 	movw	r3, #433	; 0x1b1
 8002afa:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8002afc:	2307      	movs	r3, #7
 8002afe:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8002b02:	2307      	movs	r3, #7
 8002b04:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8002b0e:	23ff      	movs	r3, #255	; 0xff
 8002b10:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8002b14:	2364      	movs	r3, #100	; 0x64
 8002b16:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8002b1a:	2308      	movs	r3, #8
 8002b1c:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	461d      	mov	r5, r3
 8002b22:	f107 040c 	add.w	r4, r7, #12
 8002b26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b2e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002b32:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	373c      	adds	r7, #60	; 0x3c
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bcb0      	pop	{r4, r5, r7}
 8002b3e:	4770      	bx	lr

08002b40 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 f9fe 	bl	8002f4e <LoRa_read>
 8002b52:	4603      	mov	r3, r0
 8002b54:	73bb      	strb	r3, [r7, #14]
	data = read;
 8002b56:	7bbb      	ldrb	r3, [r7, #14]
 8002b58:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d107      	bne.n	8002b70 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8002b60:	7bbb      	ldrb	r3, [r7, #14]
 8002b62:	f023 0307 	bic.w	r3, r3, #7
 8002b66:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	61da      	str	r2, [r3, #28]
 8002b6e:	e03e      	b.n	8002bee <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d10c      	bne.n	8002b90 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8002b76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b7a:	f023 0307 	bic.w	r3, r3, #7
 8002b7e:	b25b      	sxtb	r3, r3
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	b25b      	sxtb	r3, r3
 8002b86:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	61da      	str	r2, [r3, #28]
 8002b8e:	e02e      	b.n	8002bee <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d10c      	bne.n	8002bb0 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8002b96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b9a:	f023 0307 	bic.w	r3, r3, #7
 8002b9e:	b25b      	sxtb	r3, r3
 8002ba0:	f043 0303 	orr.w	r3, r3, #3
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2203      	movs	r2, #3
 8002bac:	61da      	str	r2, [r3, #28]
 8002bae:	e01e      	b.n	8002bee <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d10c      	bne.n	8002bd0 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8002bb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bba:	f023 0307 	bic.w	r3, r3, #7
 8002bbe:	b25b      	sxtb	r3, r3
 8002bc0:	f043 0305 	orr.w	r3, r3, #5
 8002bc4:	b25b      	sxtb	r3, r3
 8002bc6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2205      	movs	r2, #5
 8002bcc:	61da      	str	r2, [r3, #28]
 8002bce:	e00e      	b.n	8002bee <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	2b06      	cmp	r3, #6
 8002bd4:	d10b      	bne.n	8002bee <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8002bd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bda:	f023 0307 	bic.w	r3, r3, #7
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	f043 0306 	orr.w	r3, r3, #6
 8002be4:	b25b      	sxtb	r3, r3
 8002be6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2206      	movs	r2, #6
 8002bec:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8002bee:	7bfb      	ldrb	r3, [r7, #15]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f9c4 	bl	8002f82 <LoRa_write>
	//HAL_Delay(10);
}
 8002bfa:	bf00      	nop
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b084      	sub	sp, #16
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	60f8      	str	r0, [r7, #12]
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	603b      	str	r3, [r7, #0]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6818      	ldr	r0, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	889b      	ldrh	r3, [r3, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f003 fb9f 	bl	8006360 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6998      	ldr	r0, [r3, #24]
 8002c26:	88fa      	ldrh	r2, [r7, #6]
 8002c28:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	f004 fd8e 	bl	800774e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002c32:	bf00      	nop
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f005 fa75 	bl	8008128 <HAL_SPI_GetState>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d1f7      	bne.n	8002c34 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6998      	ldr	r0, [r3, #24]
 8002c48:	8b3a      	ldrh	r2, [r7, #24]
 8002c4a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002c4e:	6839      	ldr	r1, [r7, #0]
 8002c50:	f004 feb9 	bl	80079c6 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002c54:	bf00      	nop
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f005 fa64 	bl	8008128 <HAL_SPI_GetState>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d1f7      	bne.n	8002c56 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	889b      	ldrh	r3, [r3, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	4619      	mov	r1, r3
 8002c72:	f003 fb75 	bl	8006360 <HAL_GPIO_WritePin>
}
 8002c76:	bf00      	nop
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b084      	sub	sp, #16
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	603b      	str	r3, [r7, #0]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6818      	ldr	r0, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	889b      	ldrh	r3, [r3, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	4619      	mov	r1, r3
 8002c9a:	f003 fb61 	bl	8006360 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6998      	ldr	r0, [r3, #24]
 8002ca2:	88fa      	ldrh	r2, [r7, #6]
 8002ca4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002ca8:	68b9      	ldr	r1, [r7, #8]
 8002caa:	f004 fd50 	bl	800774e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002cae:	bf00      	nop
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f005 fa37 	bl	8008128 <HAL_SPI_GetState>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d1f7      	bne.n	8002cb0 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6998      	ldr	r0, [r3, #24]
 8002cc4:	8b3a      	ldrh	r2, [r7, #24]
 8002cc6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002cca:	6839      	ldr	r1, [r7, #0]
 8002ccc:	f004 fd3f 	bl	800774e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002cd0:	bf00      	nop
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f005 fa26 	bl	8008128 <HAL_SPI_GetState>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d1f7      	bne.n	8002cd2 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	889b      	ldrh	r3, [r3, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	4619      	mov	r1, r3
 8002cee:	f003 fb37 	bl	8006360 <HAL_GPIO_WritePin>
}
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b084      	sub	sp, #16
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	460b      	mov	r3, r1
 8002d04:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8002d06:	2126      	movs	r1, #38	; 0x26
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 f920 	bl	8002f4e <LoRa_read>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8002d12:	78fb      	ldrb	r3, [r7, #3]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8002d18:	7bbb      	ldrb	r3, [r7, #14]
 8002d1a:	f043 0308 	orr.w	r3, r3, #8
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	e003      	b.n	8002d2a <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8002d22:	7bbb      	ldrb	r3, [r7, #14]
 8002d24:	f023 0308 	bic.w	r3, r3, #8
 8002d28:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	2126      	movs	r1, #38	; 0x26
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 f926 	bl	8002f82 <LoRa_write>
	HAL_Delay(10);
 8002d36:	200a      	movs	r0, #10
 8002d38:	f002 f8c4 	bl	8004ec4 <HAL_Delay>
}
 8002d3c:	bf00      	nop
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b096      	sub	sp, #88	; 0x58
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8002d4c:	4a17      	ldr	r2, [pc, #92]	; (8002dac <LoRa_setAutoLDO+0x68>)
 8002d4e:	f107 0308 	add.w	r3, r7, #8
 8002d52:	4611      	mov	r1, r2
 8002d54:	2250      	movs	r2, #80	; 0x50
 8002d56:	4618      	mov	r0, r3
 8002d58:	f007 fd2c 	bl	800a7b4 <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d62:	461a      	mov	r2, r3
 8002d64:	2301      	movs	r3, #1
 8002d66:	4093      	lsls	r3, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fbeb 	bl	8000544 <__aeabi_i2d>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	3358      	adds	r3, #88	; 0x58
 8002d78:	443b      	add	r3, r7
 8002d7a:	3b50      	subs	r3, #80	; 0x50
 8002d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d80:	f7fd fd74 	bl	800086c <__aeabi_ddiv>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4610      	mov	r0, r2
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	f7fd fef4 	bl	8000b78 <__aeabi_d2iz>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b10      	cmp	r3, #16
 8002d94:	bfcc      	ite	gt
 8002d96:	2301      	movgt	r3, #1
 8002d98:	2300      	movle	r3, #0
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ffab 	bl	8002cfa <LoRa_setLowDaraRateOptimization>
}
 8002da4:	bf00      	nop
 8002da6:	3758      	adds	r7, #88	; 0x58
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	0800dc10 	.word	0x0800dc10

08002db0 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	04db      	lsls	r3, r3, #19
 8002dbe:	115b      	asrs	r3, r3, #5
 8002dc0:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	0c1b      	lsrs	r3, r3, #16
 8002dc6:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8002dc8:	7afb      	ldrb	r3, [r7, #11]
 8002dca:	461a      	mov	r2, r3
 8002dcc:	2106      	movs	r1, #6
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f8d7 	bl	8002f82 <LoRa_write>
	HAL_Delay(5);
 8002dd4:	2005      	movs	r0, #5
 8002dd6:	f002 f875 	bl	8004ec4 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	0a1b      	lsrs	r3, r3, #8
 8002dde:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8002de0:	7afb      	ldrb	r3, [r7, #11]
 8002de2:	461a      	mov	r2, r3
 8002de4:	2107      	movs	r1, #7
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f8cb 	bl	8002f82 <LoRa_write>
	HAL_Delay(5);
 8002dec:	2005      	movs	r0, #5
 8002dee:	f002 f869 	bl	8004ec4 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8002df6:	7afb      	ldrb	r3, [r7, #11]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	2108      	movs	r1, #8
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f8c0 	bl	8002f82 <LoRa_write>
	HAL_Delay(5);
 8002e02:	2005      	movs	r0, #5
 8002e04:	f002 f85e 	bl	8004ec4 <HAL_Delay>
}
 8002e08:	bf00      	nop
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	2b0c      	cmp	r3, #12
 8002e1e:	dd01      	ble.n	8002e24 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8002e20:	230c      	movs	r3, #12
 8002e22:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	2b06      	cmp	r3, #6
 8002e28:	dc01      	bgt.n	8002e2e <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8002e2a:	2307      	movs	r3, #7
 8002e2c:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8002e2e:	211e      	movs	r1, #30
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 f88c 	bl	8002f4e <LoRa_read>
 8002e36:	4603      	mov	r3, r0
 8002e38:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8002e3a:	200a      	movs	r0, #10
 8002e3c:	f002 f842 	bl	8004ec4 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	4413      	add	r3, r2
 8002e52:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8002e54:	7bbb      	ldrb	r3, [r7, #14]
 8002e56:	461a      	mov	r2, r3
 8002e58:	211e      	movs	r1, #30
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f891 	bl	8002f82 <LoRa_write>
	HAL_Delay(10);
 8002e60:	200a      	movs	r0, #10
 8002e62:	f002 f82f 	bl	8004ec4 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff ff6c 	bl	8002d44 <LoRa_setAutoLDO>
}
 8002e6c:	bf00      	nop
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	461a      	mov	r2, r3
 8002e84:	2109      	movs	r1, #9
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f000 f87b 	bl	8002f82 <LoRa_write>
	HAL_Delay(10);
 8002e8c:	200a      	movs	r0, #10
 8002e8e:	f002 f819 	bl	8004ec4 <HAL_Delay>
}
 8002e92:	bf00      	nop
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	2b2c      	cmp	r3, #44	; 0x2c
 8002eb0:	d801      	bhi.n	8002eb6 <LoRa_setOCP+0x1a>
		current = 45;
 8002eb2:	232d      	movs	r3, #45	; 0x2d
 8002eb4:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	2bf0      	cmp	r3, #240	; 0xf0
 8002eba:	d901      	bls.n	8002ec0 <LoRa_setOCP+0x24>
		current = 240;
 8002ebc:	23f0      	movs	r3, #240	; 0xf0
 8002ebe:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	2b78      	cmp	r3, #120	; 0x78
 8002ec4:	d809      	bhi.n	8002eda <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	3b2d      	subs	r3, #45	; 0x2d
 8002eca:	4a12      	ldr	r2, [pc, #72]	; (8002f14 <LoRa_setOCP+0x78>)
 8002ecc:	fb82 1203 	smull	r1, r2, r2, r3
 8002ed0:	1052      	asrs	r2, r2, #1
 8002ed2:	17db      	asrs	r3, r3, #31
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	73fb      	strb	r3, [r7, #15]
 8002ed8:	e00b      	b.n	8002ef2 <LoRa_setOCP+0x56>
	else if(current <= 240)
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	2bf0      	cmp	r3, #240	; 0xf0
 8002ede:	d808      	bhi.n	8002ef2 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	331e      	adds	r3, #30
 8002ee4:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <LoRa_setOCP+0x78>)
 8002ee6:	fb82 1203 	smull	r1, r2, r2, r3
 8002eea:	1092      	asrs	r2, r2, #2
 8002eec:	17db      	asrs	r3, r3, #31
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	3320      	adds	r3, #32
 8002ef6:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
 8002efa:	461a      	mov	r2, r3
 8002efc:	210b      	movs	r1, #11
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f83f 	bl	8002f82 <LoRa_write>
	HAL_Delay(10);
 8002f04:	200a      	movs	r0, #10
 8002f06:	f001 ffdd 	bl	8004ec4 <HAL_Delay>
}
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	66666667 	.word	0x66666667

08002f18 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8002f20:	211e      	movs	r1, #30
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f813 	bl	8002f4e <LoRa_read>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	f043 0307 	orr.w	r3, r3, #7
 8002f32:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8002f34:	7bbb      	ldrb	r3, [r7, #14]
 8002f36:	461a      	mov	r2, r3
 8002f38:	211e      	movs	r1, #30
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f821 	bl	8002f82 <LoRa_write>
	HAL_Delay(10);
 8002f40:	200a      	movs	r0, #10
 8002f42:	f001 ffbf 	bl	8004ec4 <HAL_Delay>
}
 8002f46:	bf00      	nop
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b086      	sub	sp, #24
 8002f52:	af02      	add	r7, sp, #8
 8002f54:	6078      	str	r0, [r7, #4]
 8002f56:	460b      	mov	r3, r1
 8002f58:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8002f64:	f107 030f 	add.w	r3, r7, #15
 8002f68:	f107 010e 	add.w	r1, r7, #14
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	9200      	str	r2, [sp, #0]
 8002f70:	2201      	movs	r2, #1
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff fe45 	bl	8002c02 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b086      	sub	sp, #24
 8002f86:	af02      	add	r7, sp, #8
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	70fb      	strb	r3, [r7, #3]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8002f92:	78fb      	ldrb	r3, [r7, #3]
 8002f94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	73bb      	strb	r3, [r7, #14]
	data = value;
 8002f9c:	78bb      	ldrb	r3, [r7, #2]
 8002f9e:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8002fa0:	f107 030f 	add.w	r3, r7, #15
 8002fa4:	f107 010e 	add.w	r1, r7, #14
 8002fa8:	2201      	movs	r2, #1
 8002faa:	9200      	str	r2, [sp, #0]
 8002fac:	2201      	movs	r2, #1
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff fe65 	bl	8002c7e <LoRa_writeReg>
	//HAL_Delay(5);
}
 8002fb4:	bf00      	nop
 8002fb6:	3710      	adds	r7, #16
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	607a      	str	r2, [r7, #4]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	460b      	mov	r3, r1
 8002fca:	72fb      	strb	r3, [r7, #11]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8002fd0:	7afb      	ldrb	r3, [r7, #11]
 8002fd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	889b      	ldrh	r3, [r3, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f003 f9bb 	bl	8006360 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6998      	ldr	r0, [r3, #24]
 8002fee:	f107 0117 	add.w	r1, r7, #23
 8002ff2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f004 fba9 	bl	800774e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8002ffc:	bf00      	nop
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	4618      	mov	r0, r3
 8003004:	f005 f890 	bl	8008128 <HAL_SPI_GetState>
 8003008:	4603      	mov	r3, r0
 800300a:	2b01      	cmp	r3, #1
 800300c:	d1f7      	bne.n	8002ffe <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6998      	ldr	r0, [r3, #24]
 8003012:	7abb      	ldrb	r3, [r7, #10]
 8003014:	b29a      	uxth	r2, r3
 8003016:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	f004 fb97 	bl	800774e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003020:	bf00      	nop
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	4618      	mov	r0, r3
 8003028:	f005 f87e 	bl	8008128 <HAL_SPI_GetState>
 800302c:	4603      	mov	r3, r0
 800302e:	2b01      	cmp	r3, #1
 8003030:	d1f7      	bne.n	8003022 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	889b      	ldrh	r3, [r3, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	4619      	mov	r1, r3
 800303e:	f003 f98f 	bl	8006360 <HAL_GPIO_WritePin>
}
 8003042:	bf00      	nop
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]

	return 1;
 8003052:	2301      	movs	r3, #1
}
 8003054:	4618      	mov	r0, r3
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	4611      	mov	r1, r2
 800306c:	461a      	mov	r2, r3
 800306e:	460b      	mov	r3, r1
 8003070:	71fb      	strb	r3, [r7, #7]
 8003072:	4613      	mov	r3, r2
 8003074:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800307c:	2101      	movs	r1, #1
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f7ff fd5e 	bl	8002b40 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8003084:	210e      	movs	r1, #14
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff ff61 	bl	8002f4e <LoRa_read>
 800308c:	4603      	mov	r3, r0
 800308e:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	461a      	mov	r2, r3
 8003094:	210d      	movs	r1, #13
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f7ff ff73 	bl	8002f82 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	461a      	mov	r2, r3
 80030a0:	2122      	movs	r1, #34	; 0x22
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f7ff ff6d 	bl	8002f82 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	2100      	movs	r1, #0
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f7ff ff84 	bl	8002fbc <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 80030b4:	2103      	movs	r1, #3
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f7ff fd42 	bl	8002b40 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 80030bc:	2112      	movs	r1, #18
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f7ff ff45 	bl	8002f4e <LoRa_read>
 80030c4:	4603      	mov	r3, r0
 80030c6:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80030c8:	7cfb      	ldrb	r3, [r7, #19]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80030d2:	22ff      	movs	r2, #255	; 0xff
 80030d4:	2112      	movs	r1, #18
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f7ff ff53 	bl	8002f82 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 80030dc:	6979      	ldr	r1, [r7, #20]
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f7ff fd2e 	bl	8002b40 <LoRa_gotoMode>
			return 1;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e00f      	b.n	8003108 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 80030e8:	88bb      	ldrh	r3, [r7, #4]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	80bb      	strh	r3, [r7, #4]
 80030ee:	88bb      	ldrh	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80030f4:	6979      	ldr	r1, [r7, #20]
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f7ff fd22 	bl	8002b40 <LoRa_gotoMode>
				return 0;
 80030fc:	2300      	movs	r3, #0
 80030fe:	e003      	b.n	8003108 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8003100:	2001      	movs	r0, #1
 8003102:	f001 fedf 	bl	8004ec4 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8003106:	e7d9      	b.n	80030bc <LoRa_transmit+0x5c>
	}
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8003118:	2105      	movs	r1, #5
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff fd10 	bl	8002b40 <LoRa_gotoMode>
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <LoRa_receive_single>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive_single(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8003128:	b590      	push	{r4, r7, lr}
 800312a:	b089      	sub	sp, #36	; 0x24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	4613      	mov	r3, r2
 8003134:	71fb      	strb	r3, [r7, #7]
	//condition 4: Return to standby mode, data is filled in FIFO, IRQ flag: RX done is set ==> clear IRQ flag, go to RX single mode again

	uint8_t cur_mode;
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8003136:	2300      	movs	r3, #0
 8003138:	75fb      	strb	r3, [r7, #23]

	//read current mode
	cur_mode = LoRa_read(_LoRa, RegOpMode)&0x07;
 800313a:	2101      	movs	r1, #1
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f7ff ff06 	bl	8002f4e <LoRa_read>
 8003142:	4603      	mov	r3, r0
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	75bb      	strb	r3, [r7, #22]
	//read IRQ
	read = LoRa_read(_LoRa, RegIrqFlags);
 800314a:	2112      	movs	r1, #18
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff fefe 	bl	8002f4e <LoRa_read>
 8003152:	4603      	mov	r3, r0
 8003154:	757b      	strb	r3, [r7, #21]


	if((cur_mode!=RXSINGLE_MODE)&&(read==0)){
 8003156:	7dbb      	ldrb	r3, [r7, #22]
 8003158:	2b06      	cmp	r3, #6
 800315a:	d020      	beq.n	800319e <LoRa_receive_single+0x76>
 800315c:	7d7b      	ldrb	r3, [r7, #21]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d11d      	bne.n	800319e <LoRa_receive_single+0x76>
		//Rx init
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);  //Read packet size(FifoRxBytesNb 0x13) in explicit mode
 8003162:	2113      	movs	r1, #19
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f7ff fef2 	bl	8002f4e <LoRa_read>
 800316a:	4603      	mov	r3, r0
 800316c:	753b      	strb	r3, [r7, #20]
		read = LoRa_read(_LoRa, RegFiFoRxBaseAddr); //set FIFO addr
 800316e:	210f      	movs	r1, #15
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f7ff feec 	bl	8002f4e <LoRa_read>
 8003176:	4603      	mov	r3, r0
 8003178:	757b      	strb	r3, [r7, #21]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800317a:	7d7b      	ldrb	r3, [r7, #21]
 800317c:	461a      	mov	r2, r3
 800317e:	210d      	movs	r1, #13
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f7ff fefe 	bl	8002f82 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;// if set length>read NB,choose read NB
 8003186:	7d3a      	ldrb	r2, [r7, #20]
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	4293      	cmp	r3, r2
 800318c:	bf28      	it	cs
 800318e:	4613      	movcs	r3, r2
 8003190:	75fb      	strb	r3, [r7, #23]

		//Rx mode request
		LoRa_gotoMode(_LoRa, RXSINGLE_MODE);
 8003192:	2106      	movs	r1, #6
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fcd3 	bl	8002b40 <LoRa_gotoMode>
		return 0;
 800319a:	2300      	movs	r3, #0
 800319c:	e04f      	b.n	800323e <LoRa_receive_single+0x116>
	}
	else if((cur_mode==RXSINGLE_MODE) && (read==0)){ //if LoRa is in Rx single mode and Rx Done flag = 1
 800319e:	7dbb      	ldrb	r3, [r7, #22]
 80031a0:	2b06      	cmp	r3, #6
 80031a2:	d104      	bne.n	80031ae <LoRa_receive_single+0x86>
 80031a4:	7d7b      	ldrb	r3, [r7, #21]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <LoRa_receive_single+0x86>
		return 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	e047      	b.n	800323e <LoRa_receive_single+0x116>
	else{

	}

	//initialize data buffer
	for(int i=0; i<length; i++)
 80031ae:	2300      	movs	r3, #0
 80031b0:	61fb      	str	r3, [r7, #28]
 80031b2:	e007      	b.n	80031c4 <LoRa_receive_single+0x9c>
		data[i]=0;
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	68ba      	ldr	r2, [r7, #8]
 80031b8:	4413      	add	r3, r2
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	3301      	adds	r3, #1
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	69fa      	ldr	r2, [r7, #28]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	dbf3      	blt.n	80031b4 <LoRa_receive_single+0x8c>

//	LoRa_gotoMode(_LoRa, STNBY_MODE);  //current may be in standby mode
//	read = LoRa_read(_LoRa, RegIrqFlags);
//	if((read & 0x40) != 0){  //read Rx done
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);  //clear IRQ
 80031cc:	22ff      	movs	r2, #255	; 0xff
 80031ce:	2112      	movs	r1, #18
 80031d0:	68f8      	ldr	r0, [r7, #12]
 80031d2:	f7ff fed6 	bl	8002f82 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);  //Read packet size(FifoRxBytesNb 0x13) in explicit mode
 80031d6:	2113      	movs	r1, #19
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f7ff feb8 	bl	8002f4e <LoRa_read>
 80031de:	4603      	mov	r3, r0
 80031e0:	753b      	strb	r3, [r7, #20]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr); //set FIFO addr
 80031e2:	2110      	movs	r1, #16
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f7ff feb2 	bl	8002f4e <LoRa_read>
 80031ea:	4603      	mov	r3, r0
 80031ec:	757b      	strb	r3, [r7, #21]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 80031ee:	7d7b      	ldrb	r3, [r7, #21]
 80031f0:	461a      	mov	r2, r3
 80031f2:	210d      	movs	r1, #13
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f7ff fec4 	bl	8002f82 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;// if set length>read NB,choose read NB
 80031fa:	7d3a      	ldrb	r2, [r7, #20]
 80031fc:	79fb      	ldrb	r3, [r7, #7]
 80031fe:	4293      	cmp	r3, r2
 8003200:	bf28      	it	cs
 8003202:	4613      	movcs	r3, r2
 8003204:	75fb      	strb	r3, [r7, #23]
		for(int i=0; i<min; i++) //read data FIFO
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
 800320a:	e00b      	b.n	8003224 <LoRa_receive_single+0xfc>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	18d4      	adds	r4, r2, r3
 8003212:	2100      	movs	r1, #0
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff fe9a 	bl	8002f4e <LoRa_read>
 800321a:	4603      	mov	r3, r0
 800321c:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++) //read data FIFO
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	3301      	adds	r3, #1
 8003222:	61bb      	str	r3, [r7, #24]
 8003224:	7dfb      	ldrb	r3, [r7, #23]
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	429a      	cmp	r2, r3
 800322a:	dbef      	blt.n	800320c <LoRa_receive_single+0xe4>
//	}
	LoRa_gotoMode(_LoRa, RXSINGLE_MODE);
 800322c:	2106      	movs	r1, #6
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f7ff fc86 	bl	8002b40 <LoRa_gotoMode>

	//wait until RX done
	if(LoRa_read(_LoRa, RegIrqFlags)==0){
 8003234:	2112      	movs	r1, #18
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f7ff fe89 	bl	8002f4e <LoRa_read>
	}


    return min;
 800323c:	7dfb      	ldrb	r3, [r7, #23]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3724      	adds	r7, #36	; 0x24
 8003242:	46bd      	mov	sp, r7
 8003244:	bd90      	pop	{r4, r7, pc}

08003246 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8003246:	b580      	push	{r7, lr}
 8003248:	b084      	sub	sp, #16
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff fefb 	bl	800304a <LoRa_isvalid>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 8096 	beq.w	8003388 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800325c:	2100      	movs	r1, #0
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7ff fc6e 	bl	8002b40 <LoRa_gotoMode>
			HAL_Delay(10);
 8003264:	200a      	movs	r0, #10
 8003266:	f001 fe2d 	bl	8004ec4 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 800326a:	2101      	movs	r1, #1
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff fe6e 	bl	8002f4e <LoRa_read>
 8003272:	4603      	mov	r3, r0
 8003274:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8003276:	200a      	movs	r0, #10
 8003278:	f001 fe24 	bl	8004ec4 <HAL_Delay>
			data = read | 0x80;
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003282:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8003284:	7bbb      	ldrb	r3, [r7, #14]
 8003286:	461a      	mov	r2, r3
 8003288:	2101      	movs	r1, #1
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff fe79 	bl	8002f82 <LoRa_write>
			HAL_Delay(100);
 8003290:	2064      	movs	r0, #100	; 0x64
 8003292:	f001 fe17 	bl	8004ec4 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	4619      	mov	r1, r3
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff fd87 	bl	8002db0 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80032a8:	4619      	mov	r1, r3
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff fde2 	bl	8002e74 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80032b6:	4619      	mov	r1, r3
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f7ff fdef 	bl	8002e9c <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80032be:	2223      	movs	r2, #35	; 0x23
 80032c0:	210c      	movs	r1, #12
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff fe5d 	bl	8002f82 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7ff fe25 	bl	8002f18 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032d4:	4619      	mov	r1, r3
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7ff fd9a 	bl	8002e10 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80032dc:	22ff      	movs	r2, #255	; 0xff
 80032de:	211f      	movs	r1, #31
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff fe4e 	bl	8002f82 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	4413      	add	r3, r2
 8003300:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8003302:	7bbb      	ldrb	r3, [r7, #14]
 8003304:	461a      	mov	r2, r3
 8003306:	211d      	movs	r1, #29
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff fe3a 	bl	8002f82 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7ff fd18 	bl	8002d44 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003318:	0a1b      	lsrs	r3, r3, #8
 800331a:	b29b      	uxth	r3, r3
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	2120      	movs	r1, #32
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7ff fe2d 	bl	8002f82 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332c:	b2db      	uxtb	r3, r3
 800332e:	461a      	mov	r2, r3
 8003330:	2121      	movs	r1, #33	; 0x21
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff fe25 	bl	8002f82 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8003338:	2140      	movs	r1, #64	; 0x40
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff fe07 	bl	8002f4e <LoRa_read>
 8003340:	4603      	mov	r3, r0
 8003342:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800334a:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800334c:	7bbb      	ldrb	r3, [r7, #14]
 800334e:	461a      	mov	r2, r3
 8003350:	2140      	movs	r1, #64	; 0x40
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff fe15 	bl	8002f82 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8003358:	2101      	movs	r1, #1
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff fbf0 	bl	8002b40 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8003366:	200a      	movs	r0, #10
 8003368:	f001 fdac 	bl	8004ec4 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800336c:	2142      	movs	r1, #66	; 0x42
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff fded 	bl	8002f4e <LoRa_read>
 8003374:	4603      	mov	r3, r0
 8003376:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b12      	cmp	r3, #18
 800337c:	d101      	bne.n	8003382 <LoRa_init+0x13c>
				return LORA_OK;
 800337e:	23c8      	movs	r3, #200	; 0xc8
 8003380:	e004      	b.n	800338c <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8003382:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8003386:	e001      	b.n	800338c <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8003388:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800339a:	463b      	mov	r3, r7
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	605a      	str	r2, [r3, #4]
 80033a2:	609a      	str	r2, [r3, #8]
 80033a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80033a6:	4b21      	ldr	r3, [pc, #132]	; (800342c <MX_ADC1_Init+0x98>)
 80033a8:	4a21      	ldr	r2, [pc, #132]	; (8003430 <MX_ADC1_Init+0x9c>)
 80033aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033ac:	4b1f      	ldr	r3, [pc, #124]	; (800342c <MX_ADC1_Init+0x98>)
 80033ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80033b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80033b4:	4b1d      	ldr	r3, [pc, #116]	; (800342c <MX_ADC1_Init+0x98>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80033ba:	4b1c      	ldr	r3, [pc, #112]	; (800342c <MX_ADC1_Init+0x98>)
 80033bc:	2200      	movs	r2, #0
 80033be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80033c0:	4b1a      	ldr	r3, [pc, #104]	; (800342c <MX_ADC1_Init+0x98>)
 80033c2:	2201      	movs	r2, #1
 80033c4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80033c6:	4b19      	ldr	r3, [pc, #100]	; (800342c <MX_ADC1_Init+0x98>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033ce:	4b17      	ldr	r3, [pc, #92]	; (800342c <MX_ADC1_Init+0x98>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033d4:	4b15      	ldr	r3, [pc, #84]	; (800342c <MX_ADC1_Init+0x98>)
 80033d6:	4a17      	ldr	r2, [pc, #92]	; (8003434 <MX_ADC1_Init+0xa0>)
 80033d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033da:	4b14      	ldr	r3, [pc, #80]	; (800342c <MX_ADC1_Init+0x98>)
 80033dc:	2200      	movs	r2, #0
 80033de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80033e0:	4b12      	ldr	r3, [pc, #72]	; (800342c <MX_ADC1_Init+0x98>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80033e6:	4b11      	ldr	r3, [pc, #68]	; (800342c <MX_ADC1_Init+0x98>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033ee:	4b0f      	ldr	r3, [pc, #60]	; (800342c <MX_ADC1_Init+0x98>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80033f4:	480d      	ldr	r0, [pc, #52]	; (800342c <MX_ADC1_Init+0x98>)
 80033f6:	f001 fd89 	bl	8004f0c <HAL_ADC_Init>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003400:	f001 f81e 	bl	8004440 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003404:	2305      	movs	r3, #5
 8003406:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003408:	2301      	movs	r3, #1
 800340a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800340c:	2300      	movs	r3, #0
 800340e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003410:	463b      	mov	r3, r7
 8003412:	4619      	mov	r1, r3
 8003414:	4805      	ldr	r0, [pc, #20]	; (800342c <MX_ADC1_Init+0x98>)
 8003416:	f001 fe9d 	bl	8005154 <HAL_ADC_ConfigChannel>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003420:	f001 f80e 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003424:	bf00      	nop
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20001400 	.word	0x20001400
 8003430:	40012000 	.word	0x40012000
 8003434:	0f000001 	.word	0x0f000001

08003438 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800343e:	463b      	mov	r3, r7
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800344a:	4b22      	ldr	r3, [pc, #136]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800344c:	4a22      	ldr	r2, [pc, #136]	; (80034d8 <MX_ADC3_Init+0xa0>)
 800344e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003450:	4b20      	ldr	r3, [pc, #128]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003452:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003456:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8003458:	4b1e      	ldr	r3, [pc, #120]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800345a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800345e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 8003460:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003462:	2200      	movs	r2, #0
 8003464:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003466:	4b1b      	ldr	r3, [pc, #108]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003468:	2200      	movs	r2, #0
 800346a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800346c:	4b19      	ldr	r3, [pc, #100]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003474:	4b17      	ldr	r3, [pc, #92]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003476:	2200      	movs	r2, #0
 8003478:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800347a:	4b16      	ldr	r3, [pc, #88]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800347c:	4a17      	ldr	r2, [pc, #92]	; (80034dc <MX_ADC3_Init+0xa4>)
 800347e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003480:	4b14      	ldr	r3, [pc, #80]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003482:	2200      	movs	r2, #0
 8003484:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8003486:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003488:	2201      	movs	r2, #1
 800348a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800348c:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003494:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <MX_ADC3_Init+0x9c>)
 8003496:	2201      	movs	r2, #1
 8003498:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800349a:	480e      	ldr	r0, [pc, #56]	; (80034d4 <MX_ADC3_Init+0x9c>)
 800349c:	f001 fd36 	bl	8004f0c <HAL_ADC_Init>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 80034a6:	f000 ffcb 	bl	8004440 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80034aa:	2304      	movs	r3, #4
 80034ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80034ae:	2301      	movs	r3, #1
 80034b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034b6:	463b      	mov	r3, r7
 80034b8:	4619      	mov	r1, r3
 80034ba:	4806      	ldr	r0, [pc, #24]	; (80034d4 <MX_ADC3_Init+0x9c>)
 80034bc:	f001 fe4a 	bl	8005154 <HAL_ADC_ConfigChannel>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 80034c6:	f000 ffbb 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80034ca:	bf00      	nop
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20001448 	.word	0x20001448
 80034d8:	40012200 	.word	0x40012200
 80034dc:	0f000001 	.word	0x0f000001

080034e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08c      	sub	sp, #48	; 0x30
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e8:	f107 031c 	add.w	r3, r7, #28
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	60da      	str	r2, [r3, #12]
 80034f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a2e      	ldr	r2, [pc, #184]	; (80035b8 <HAL_ADC_MspInit+0xd8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d128      	bne.n	8003554 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003502:	2300      	movs	r3, #0
 8003504:	61bb      	str	r3, [r7, #24]
 8003506:	4b2d      	ldr	r3, [pc, #180]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350a:	4a2c      	ldr	r2, [pc, #176]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 800350c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003510:	6453      	str	r3, [r2, #68]	; 0x44
 8003512:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351a:	61bb      	str	r3, [r7, #24]
 800351c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]
 8003522:	4b26      	ldr	r3, [pc, #152]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	4a25      	ldr	r2, [pc, #148]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6313      	str	r3, [r2, #48]	; 0x30
 800352e:	4b23      	ldr	r3, [pc, #140]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800353a:	2320      	movs	r3, #32
 800353c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800353e:	2303      	movs	r3, #3
 8003540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003542:	2300      	movs	r3, #0
 8003544:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003546:	f107 031c 	add.w	r3, r7, #28
 800354a:	4619      	mov	r1, r3
 800354c:	481c      	ldr	r0, [pc, #112]	; (80035c0 <HAL_ADC_MspInit+0xe0>)
 800354e:	f002 fd43 	bl	8005fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8003552:	e02c      	b.n	80035ae <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC3)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a1a      	ldr	r2, [pc, #104]	; (80035c4 <HAL_ADC_MspInit+0xe4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d127      	bne.n	80035ae <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	4b16      	ldr	r3, [pc, #88]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003566:	4a15      	ldr	r2, [pc, #84]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003568:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800356c:	6453      	str	r3, [r2, #68]	; 0x44
 800356e:	4b13      	ldr	r3, [pc, #76]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003576:	613b      	str	r3, [r7, #16]
 8003578:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	4b0f      	ldr	r3, [pc, #60]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003582:	4a0e      	ldr	r2, [pc, #56]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 8003584:	f043 0320 	orr.w	r3, r3, #32
 8003588:	6313      	str	r3, [r2, #48]	; 0x30
 800358a:	4b0c      	ldr	r3, [pc, #48]	; (80035bc <HAL_ADC_MspInit+0xdc>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	f003 0320 	and.w	r3, r3, #32
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003596:	2340      	movs	r3, #64	; 0x40
 8003598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800359a:	2303      	movs	r3, #3
 800359c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035a2:	f107 031c 	add.w	r3, r7, #28
 80035a6:	4619      	mov	r1, r3
 80035a8:	4807      	ldr	r0, [pc, #28]	; (80035c8 <HAL_ADC_MspInit+0xe8>)
 80035aa:	f002 fd15 	bl	8005fd8 <HAL_GPIO_Init>
}
 80035ae:	bf00      	nop
 80035b0:	3730      	adds	r7, #48	; 0x30
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40012000 	.word	0x40012000
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40020000 	.word	0x40020000
 80035c4:	40012200 	.word	0x40012200
 80035c8:	40021400 	.word	0x40021400

080035cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	607b      	str	r3, [r7, #4]
 80035d6:	4b27      	ldr	r3, [pc, #156]	; (8003674 <MX_DMA_Init+0xa8>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	4a26      	ldr	r2, [pc, #152]	; (8003674 <MX_DMA_Init+0xa8>)
 80035dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035e0:	6313      	str	r3, [r2, #48]	; 0x30
 80035e2:	4b24      	ldr	r3, [pc, #144]	; (8003674 <MX_DMA_Init+0xa8>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ea:	607b      	str	r3, [r7, #4]
 80035ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	603b      	str	r3, [r7, #0]
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <MX_DMA_Init+0xa8>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	4a1f      	ldr	r2, [pc, #124]	; (8003674 <MX_DMA_Init+0xa8>)
 80035f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035fc:	6313      	str	r3, [r2, #48]	; 0x30
 80035fe:	4b1d      	ldr	r3, [pc, #116]	; (8003674 <MX_DMA_Init+0xa8>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800360a:	2200      	movs	r2, #0
 800360c:	2100      	movs	r1, #0
 800360e:	200c      	movs	r0, #12
 8003610:	f002 f8a9 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003614:	200c      	movs	r0, #12
 8003616:	f002 f8c2 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800361a:	2200      	movs	r2, #0
 800361c:	2100      	movs	r1, #0
 800361e:	200e      	movs	r0, #14
 8003620:	f002 f8a1 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003624:	200e      	movs	r0, #14
 8003626:	f002 f8ba 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800362a:	2200      	movs	r2, #0
 800362c:	2100      	movs	r1, #0
 800362e:	2038      	movs	r0, #56	; 0x38
 8003630:	f002 f899 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003634:	2038      	movs	r0, #56	; 0x38
 8003636:	f002 f8b2 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800363a:	2200      	movs	r2, #0
 800363c:	2100      	movs	r1, #0
 800363e:	2039      	movs	r0, #57	; 0x39
 8003640:	f002 f891 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003644:	2039      	movs	r0, #57	; 0x39
 8003646:	f002 f8aa 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800364a:	2200      	movs	r2, #0
 800364c:	2100      	movs	r1, #0
 800364e:	203a      	movs	r0, #58	; 0x3a
 8003650:	f002 f889 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003654:	203a      	movs	r0, #58	; 0x3a
 8003656:	f002 f8a2 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800365a:	2200      	movs	r2, #0
 800365c:	2100      	movs	r1, #0
 800365e:	2046      	movs	r0, #70	; 0x46
 8003660:	f002 f881 	bl	8005766 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003664:	2046      	movs	r0, #70	; 0x46
 8003666:	f002 f89a 	bl	800579e <HAL_NVIC_EnableIRQ>

}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40023800 	.word	0x40023800

08003678 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB5   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08c      	sub	sp, #48	; 0x30
 800367c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367e:	f107 031c 	add.w	r3, r7, #28
 8003682:	2200      	movs	r2, #0
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	605a      	str	r2, [r3, #4]
 8003688:	609a      	str	r2, [r3, #8]
 800368a:	60da      	str	r2, [r3, #12]
 800368c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	61bb      	str	r3, [r7, #24]
 8003692:	4b65      	ldr	r3, [pc, #404]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	4a64      	ldr	r2, [pc, #400]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003698:	f043 0310 	orr.w	r3, r3, #16
 800369c:	6313      	str	r3, [r2, #48]	; 0x30
 800369e:	4b62      	ldr	r3, [pc, #392]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	f003 0310 	and.w	r3, r3, #16
 80036a6:	61bb      	str	r3, [r7, #24]
 80036a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	4b5e      	ldr	r3, [pc, #376]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	4a5d      	ldr	r2, [pc, #372]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036b4:	f043 0304 	orr.w	r3, r3, #4
 80036b8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ba:	4b5b      	ldr	r3, [pc, #364]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	617b      	str	r3, [r7, #20]
 80036c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	4b57      	ldr	r3, [pc, #348]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ce:	4a56      	ldr	r2, [pc, #344]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036d0:	f043 0320 	orr.w	r3, r3, #32
 80036d4:	6313      	str	r3, [r2, #48]	; 0x30
 80036d6:	4b54      	ldr	r3, [pc, #336]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036e2:	2300      	movs	r3, #0
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	4b50      	ldr	r3, [pc, #320]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	4a4f      	ldr	r2, [pc, #316]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036f0:	6313      	str	r3, [r2, #48]	; 0x30
 80036f2:	4b4d      	ldr	r3, [pc, #308]	; (8003828 <MX_GPIO_Init+0x1b0>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fe:	2300      	movs	r3, #0
 8003700:	60bb      	str	r3, [r7, #8]
 8003702:	4b49      	ldr	r3, [pc, #292]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003706:	4a48      	ldr	r2, [pc, #288]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	6313      	str	r3, [r2, #48]	; 0x30
 800370e:	4b46      	ldr	r3, [pc, #280]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800371a:	2300      	movs	r3, #0
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	4b42      	ldr	r3, [pc, #264]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	4a41      	ldr	r2, [pc, #260]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003724:	f043 0308 	orr.w	r3, r3, #8
 8003728:	6313      	str	r3, [r2, #48]	; 0x30
 800372a:	4b3f      	ldr	r3, [pc, #252]	; (8003828 <MX_GPIO_Init+0x1b0>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	607b      	str	r3, [r7, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	603b      	str	r3, [r7, #0]
 800373a:	4b3b      	ldr	r3, [pc, #236]	; (8003828 <MX_GPIO_Init+0x1b0>)
 800373c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373e:	4a3a      	ldr	r2, [pc, #232]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003740:	f043 0302 	orr.w	r3, r3, #2
 8003744:	6313      	str	r3, [r2, #48]	; 0x30
 8003746:	4b38      	ldr	r3, [pc, #224]	; (8003828 <MX_GPIO_Init+0x1b0>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	603b      	str	r3, [r7, #0]
 8003750:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 8003752:	2201      	movs	r2, #1
 8003754:	2110      	movs	r1, #16
 8003756:	4835      	ldr	r0, [pc, #212]	; (800382c <MX_GPIO_Init+0x1b4>)
 8003758:	f002 fe02 	bl	8006360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FEM_CTX_Pin|FEM_CPS_Pin, GPIO_PIN_RESET);
 800375c:	2200      	movs	r2, #0
 800375e:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8003762:	4833      	ldr	r0, [pc, #204]	; (8003830 <MX_GPIO_Init+0x1b8>)
 8003764:	f002 fdfc 	bl	8006360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_RST_GPIO_Port, LoRa_RST_Pin, GPIO_PIN_SET);
 8003768:	2201      	movs	r2, #1
 800376a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800376e:	4830      	ldr	r0, [pc, #192]	; (8003830 <MX_GPIO_Init+0x1b8>)
 8003770:	f002 fdf6 	bl	8006360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 8003774:	2310      	movs	r3, #16
 8003776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003778:	2301      	movs	r3, #1
 800377a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377c:	2300      	movs	r3, #0
 800377e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003780:	2300      	movs	r3, #0
 8003782:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8003784:	f107 031c 	add.w	r3, r7, #28
 8003788:	4619      	mov	r1, r3
 800378a:	4828      	ldr	r0, [pc, #160]	; (800382c <MX_GPIO_Init+0x1b4>)
 800378c:	f002 fc24 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = DIO2_Pin|DIO0_Pin;
 8003790:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003796:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800379a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379c:	2300      	movs	r3, #0
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80037a0:	f107 031c 	add.w	r3, r7, #28
 80037a4:	4619      	mov	r1, r3
 80037a6:	4823      	ldr	r0, [pc, #140]	; (8003834 <MX_GPIO_Init+0x1bc>)
 80037a8:	f002 fc16 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Mode_Switch_Pin;
 80037ac:	2340      	movs	r3, #64	; 0x40
 80037ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037b0:	2300      	movs	r3, #0
 80037b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037b4:	2301      	movs	r3, #1
 80037b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Mode_Switch_GPIO_Port, &GPIO_InitStruct);
 80037b8:	f107 031c 	add.w	r3, r7, #28
 80037bc:	4619      	mov	r1, r3
 80037be:	481e      	ldr	r0, [pc, #120]	; (8003838 <MX_GPIO_Init+0x1c0>)
 80037c0:	f002 fc0a 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FEM_CTX_Pin|LoRa_RST_Pin|FEM_CPS_Pin;
 80037c4:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80037c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037ca:	2301      	movs	r3, #1
 80037cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d2:	2300      	movs	r3, #0
 80037d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037d6:	f107 031c 	add.w	r3, r7, #28
 80037da:	4619      	mov	r1, r3
 80037dc:	4814      	ldr	r0, [pc, #80]	; (8003830 <MX_GPIO_Init+0x1b8>)
 80037de:	f002 fbfb 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO1_Pin;
 80037e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80037e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80037ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DIO1_GPIO_Port, &GPIO_InitStruct);
 80037f2:	f107 031c 	add.w	r3, r7, #28
 80037f6:	4619      	mov	r1, r3
 80037f8:	480d      	ldr	r0, [pc, #52]	; (8003830 <MX_GPIO_Init+0x1b8>)
 80037fa:	f002 fbed 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80037fe:	2320      	movs	r3, #32
 8003800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003802:	2302      	movs	r3, #2
 8003804:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003806:	2300      	movs	r3, #0
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800380a:	2303      	movs	r3, #3
 800380c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800380e:	2305      	movs	r3, #5
 8003810:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003812:	f107 031c 	add.w	r3, r7, #28
 8003816:	4619      	mov	r1, r3
 8003818:	4808      	ldr	r0, [pc, #32]	; (800383c <MX_GPIO_Init+0x1c4>)
 800381a:	f002 fbdd 	bl	8005fd8 <HAL_GPIO_Init>

}
 800381e:	bf00      	nop
 8003820:	3730      	adds	r7, #48	; 0x30
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40023800 	.word	0x40023800
 800382c:	40021000 	.word	0x40021000
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021400 	.word	0x40021400
 8003838:	40020000 	.word	0x40020000
 800383c:	40020400 	.word	0x40020400

08003840 <__io_putchar>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

PUTCHAR_PROTOTYPE {
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&EXT_uart, (uint8_t*) &ch, 1, 0xFFFF);
 8003848:	1d39      	adds	r1, r7, #4
 800384a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800384e:	2201      	movs	r2, #1
 8003850:	4803      	ldr	r0, [pc, #12]	; (8003860 <__io_putchar+0x20>)
 8003852:	f004 fe08 	bl	8008466 <HAL_UART_Transmit>
//	HAL_UART_Transmit_DMA(&EXT_DMA_TX, (uint8_t *)&ch, 1);
	return ch;
 8003856:	687b      	ldr	r3, [r7, #4]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20001a24 	.word	0x20001a24

08003864 <HAL_UARTEx_RxEventCallback>:
bool EXT_got_data;
uint16_t EXT_data_Size;

extern IMU imu;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	460b      	mov	r3, r1
 800386e:	807b      	strh	r3, [r7, #2]
	IMU_UART_CB(huart, Size);
 8003870:	887b      	ldrh	r3, [r7, #2]
 8003872:	4619      	mov	r1, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7fd fb95 	bl	8000fa4 <IMU_UART_CB>

	if (huart->Instance == USART1) {
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a0d      	ldr	r2, [pc, #52]	; (80038b4 <HAL_UARTEx_RxEventCallback+0x50>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d113      	bne.n	80038ac <HAL_UARTEx_RxEventCallback+0x48>
		EXT_got_data = true;
 8003884:	4b0c      	ldr	r3, [pc, #48]	; (80038b8 <HAL_UARTEx_RxEventCallback+0x54>)
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
		EXT_data_Size = Size;
 800388a:	4a0c      	ldr	r2, [pc, #48]	; (80038bc <HAL_UARTEx_RxEventCallback+0x58>)
 800388c:	887b      	ldrh	r3, [r7, #2]
 800388e:	8013      	strh	r3, [r2, #0]

		HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 8003890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003894:	490a      	ldr	r1, [pc, #40]	; (80038c0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003896:	480b      	ldr	r0, [pc, #44]	; (80038c4 <HAL_UARTEx_RxEventCallback+0x60>)
 8003898:	f004 fef6 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <HAL_UARTEx_RxEventCallback+0x64>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <HAL_UARTEx_RxEventCallback+0x64>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0208 	bic.w	r2, r2, #8
 80038aa:	601a      	str	r2, [r3, #0]
	}

}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40011000 	.word	0x40011000
 80038b8:	200018dc 	.word	0x200018dc
 80038bc:	200018de 	.word	0x200018de
 80038c0:	200014dc 	.word	0x200014dc
 80038c4:	20001a24 	.word	0x20001a24
 80038c8:	20001aac 	.word	0x20001aac

080038cc <proc_data_4>:
	uint8_t datas[1024];
	int length;
} IMU_DATA_TO_SEND_t;
//typedef struct IMU_DATA_TO_SEND IMU_DATA_TO_SEND_t;

void proc_data_4(IMU_DATA_TO_SEND_t *data, float value) {
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	ed87 0a00 	vstr	s0, [r7]
	f32_t f32_value;
	f32_value.f = value;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	60fb      	str	r3, [r7, #12]
	data->datas[data->length] = f32_value.u8[3];
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038e2:	7bf9      	ldrb	r1, [r7, #15]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[2];
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80038fc:	7bb9      	ldrb	r1, [r7, #14]
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[1];
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003916:	7b79      	ldrb	r1, [r7, #13]
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003922:	1c5a      	adds	r2, r3, #1
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f32_value.u8[0];
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003930:	7b39      	ldrb	r1, [r7, #12]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8003944:	bf00      	nop
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <proc_data_2>:

void proc_data_2(IMU_DATA_TO_SEND_t *data, float value) {
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	ed87 0a00 	vstr	s0, [r7]
	f16_t f16_value;
	f32_t temp;
	temp.f = value;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	60bb      	str	r3, [r7, #8]
	f32_to_f16(&temp, &f16_value);
 8003960:	f107 020c 	add.w	r2, r7, #12
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	4611      	mov	r1, r2
 800396a:	4618      	mov	r0, r3
 800396c:	f7fd ff2a 	bl	80017c4 <f32_to_f16>
	data->datas[data->length] = f16_value.u8[1];
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003976:	7b79      	ldrb	r1, [r7, #13]
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = f16_value.u8[0];
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003990:	7b39      	ldrb	r1, [r7, #12]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <proc_data_2_uint16>:

void proc_data_2_uint16(IMU_DATA_TO_SEND_t *data, uint16_t value) {
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	460b      	mov	r3, r1
 80039b6:	807b      	strh	r3, [r7, #2]
	f16_t temp;
	temp.u16 = value;
 80039b8:	887b      	ldrh	r3, [r7, #2]
 80039ba:	81bb      	strh	r3, [r7, #12]
	data->datas[data->length] = temp.u8[1];
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80039c2:	7b79      	ldrb	r1, [r7, #13]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	data->datas[data->length] = temp.u8[0];
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80039dc:	7b39      	ldrb	r1, [r7, #12]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 80039f0:	bf00      	nop
 80039f2:	3714      	adds	r7, #20
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <proc_data_1_uint8>:

void proc_data_1_uint8(IMU_DATA_TO_SEND_t *data, uint8_t value) {
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	70fb      	strb	r3, [r7, #3]
	data->datas[data->length] = value;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	78f9      	ldrb	r1, [r7, #3]
 8003a12:	54d1      	strb	r1, [r2, r3]
	data->length += 1;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
	...

08003a30 <imu_data_conv_config_test>:
	proc_data_2(out, imu->velocityXYZ[2]);
	proc_data_4(out, data_PA_temp);

}

void imu_data_conv_config_test(IMU *imu, IMU_DATA_TO_SEND_t *out) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	out->length = 0;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	proc_data_1_uint8(out, data_hour);
 8003a42:	4b4d      	ldr	r3, [pc, #308]	; (8003b78 <imu_data_conv_config_test+0x148>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	4619      	mov	r1, r3
 8003a48:	6838      	ldr	r0, [r7, #0]
 8003a4a:	f7ff ffd7 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_min);
 8003a4e:	4b4b      	ldr	r3, [pc, #300]	; (8003b7c <imu_data_conv_config_test+0x14c>)
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	4619      	mov	r1, r3
 8003a54:	6838      	ldr	r0, [r7, #0]
 8003a56:	f7ff ffd1 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_sec);
 8003a5a:	4b49      	ldr	r3, [pc, #292]	; (8003b80 <imu_data_conv_config_test+0x150>)
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	4619      	mov	r1, r3
 8003a60:	6838      	ldr	r0, [r7, #0]
 8003a62:	f7ff ffcb 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_subSec);
 8003a66:	4b47      	ldr	r3, [pc, #284]	; (8003b84 <imu_data_conv_config_test+0x154>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	6838      	ldr	r0, [r7, #0]
 8003a6e:	f7ff ffc5 	bl	80039fc <proc_data_1_uint8>
	proc_data_2_uint16(out, data_counter);
 8003a72:	4b45      	ldr	r3, [pc, #276]	; (8003b88 <imu_data_conv_config_test+0x158>)
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	4619      	mov	r1, r3
 8003a78:	6838      	ldr	r0, [r7, #0]
 8003a7a:	f7ff ff97 	bl	80039ac <proc_data_2_uint16>
	proc_data_2(out, 25.1);
 8003a7e:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8003b8c <imu_data_conv_config_test+0x15c>
 8003a82:	6838      	ldr	r0, [r7, #0]
 8003a84:	f7ff ff64 	bl	8003950 <proc_data_2>
	proc_data_4(out, 1);
 8003a88:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003a8c:	6838      	ldr	r0, [r7, #0]
 8003a8e:	f7ff ff1d 	bl	80038cc <proc_data_4>
	proc_data_4(out, 0);
 8003a92:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8003b90 <imu_data_conv_config_test+0x160>
 8003a96:	6838      	ldr	r0, [r7, #0]
 8003a98:	f7ff ff18 	bl	80038cc <proc_data_4>
	proc_data_4(out, 0);
 8003a9c:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 8003b90 <imu_data_conv_config_test+0x160>
 8003aa0:	6838      	ldr	r0, [r7, #0]
 8003aa2:	f7ff ff13 	bl	80038cc <proc_data_4>
	proc_data_4(out, 0);
 8003aa6:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 8003b90 <imu_data_conv_config_test+0x160>
 8003aaa:	6838      	ldr	r0, [r7, #0]
 8003aac:	f7ff ff0e 	bl	80038cc <proc_data_4>
	proc_data_2(out, 1);
 8003ab0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003ab4:	6838      	ldr	r0, [r7, #0]
 8003ab6:	f7ff ff4b 	bl	8003950 <proc_data_2>
	proc_data_2(out, 2);
 8003aba:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003abe:	6838      	ldr	r0, [r7, #0]
 8003ac0:	f7ff ff46 	bl	8003950 <proc_data_2>
	proc_data_2(out, 3);
 8003ac4:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003ac8:	6838      	ldr	r0, [r7, #0]
 8003aca:	f7ff ff41 	bl	8003950 <proc_data_2>
	proc_data_2(out, 1);
 8003ace:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003ad2:	6838      	ldr	r0, [r7, #0]
 8003ad4:	f7ff ff3c 	bl	8003950 <proc_data_2>
	proc_data_2(out, 2);
 8003ad8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003adc:	6838      	ldr	r0, [r7, #0]
 8003ade:	f7ff ff37 	bl	8003950 <proc_data_2>
	proc_data_2(out, 3);
 8003ae2:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003ae6:	6838      	ldr	r0, [r7, #0]
 8003ae8:	f7ff ff32 	bl	8003950 <proc_data_2>
	proc_data_2(out, 1);
 8003aec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003af0:	6838      	ldr	r0, [r7, #0]
 8003af2:	f7ff ff2d 	bl	8003950 <proc_data_2>
	proc_data_2(out, 2);
 8003af6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003afa:	6838      	ldr	r0, [r7, #0]
 8003afc:	f7ff ff28 	bl	8003950 <proc_data_2>
	proc_data_2(out, 3);
 8003b00:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003b04:	6838      	ldr	r0, [r7, #0]
 8003b06:	f7ff ff23 	bl	8003950 <proc_data_2>
	proc_data_2(out, -2937);
 8003b0a:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8003b94 <imu_data_conv_config_test+0x164>
 8003b0e:	6838      	ldr	r0, [r7, #0]
 8003b10:	f7ff ff1e 	bl	8003950 <proc_data_2>
	proc_data_2(out, 5087);
 8003b14:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8003b98 <imu_data_conv_config_test+0x168>
 8003b18:	6838      	ldr	r0, [r7, #0]
 8003b1a:	f7ff ff19 	bl	8003950 <proc_data_2>
	proc_data_2(out, 2476);
 8003b1e:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8003b9c <imu_data_conv_config_test+0x16c>
 8003b22:	6838      	ldr	r0, [r7, #0]
 8003b24:	f7ff ff14 	bl	8003950 <proc_data_2>
	proc_data_4(out, 23);
 8003b28:	eeb3 0a07 	vmov.f32	s0, #55	; 0x41b80000  23.0
 8003b2c:	6838      	ldr	r0, [r7, #0]
 8003b2e:	f7ff fecd 	bl	80038cc <proc_data_4>
	proc_data_4(out, 120);
 8003b32:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8003ba0 <imu_data_conv_config_test+0x170>
 8003b36:	6838      	ldr	r0, [r7, #0]
 8003b38:	f7ff fec8 	bl	80038cc <proc_data_4>
	proc_data_4(out, 100);
 8003b3c:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8003ba4 <imu_data_conv_config_test+0x174>
 8003b40:	6838      	ldr	r0, [r7, #0]
 8003b42:	f7ff fec3 	bl	80038cc <proc_data_4>
	proc_data_2(out, 1);
 8003b46:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003b4a:	6838      	ldr	r0, [r7, #0]
 8003b4c:	f7ff ff00 	bl	8003950 <proc_data_2>
	proc_data_2(out, 2);
 8003b50:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003b54:	6838      	ldr	r0, [r7, #0]
 8003b56:	f7ff fefb 	bl	8003950 <proc_data_2>
	proc_data_2(out, 3);
 8003b5a:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003b5e:	6838      	ldr	r0, [r7, #0]
 8003b60:	f7ff fef6 	bl	8003950 <proc_data_2>
	proc_data_4(out, 60);
 8003b64:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8003ba8 <imu_data_conv_config_test+0x178>
 8003b68:	6838      	ldr	r0, [r7, #0]
 8003b6a:	f7ff feaf 	bl	80038cc <proc_data_4>

}
 8003b6e:	bf00      	nop
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	200014d6 	.word	0x200014d6
 8003b7c:	200014d7 	.word	0x200014d7
 8003b80:	200014d8 	.word	0x200014d8
 8003b84:	200014d9 	.word	0x200014d9
 8003b88:	200014d4 	.word	0x200014d4
 8003b8c:	41c8cccd 	.word	0x41c8cccd
 8003b90:	00000000 	.word	0x00000000
 8003b94:	c5379000 	.word	0xc5379000
 8003b98:	459ef800 	.word	0x459ef800
 8003b9c:	451ac000 	.word	0x451ac000
 8003ba0:	42f00000 	.word	0x42f00000
 8003ba4:	42c80000 	.word	0x42c80000
 8003ba8:	42700000 	.word	0x42700000

08003bac <imu_data_conv_onFly>:

void imu_data_conv_onFly(IMU *imu, IMU_DATA_TO_SEND_t *out) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
	out->length = 0;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	proc_data_1_uint8(out, data_hour);
 8003bbe:	4b61      	ldr	r3, [pc, #388]	; (8003d44 <imu_data_conv_onFly+0x198>)
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	6838      	ldr	r0, [r7, #0]
 8003bc6:	f7ff ff19 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_min);
 8003bca:	4b5f      	ldr	r3, [pc, #380]	; (8003d48 <imu_data_conv_onFly+0x19c>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	4619      	mov	r1, r3
 8003bd0:	6838      	ldr	r0, [r7, #0]
 8003bd2:	f7ff ff13 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_sec);
 8003bd6:	4b5d      	ldr	r3, [pc, #372]	; (8003d4c <imu_data_conv_onFly+0x1a0>)
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	6838      	ldr	r0, [r7, #0]
 8003bde:	f7ff ff0d 	bl	80039fc <proc_data_1_uint8>
	proc_data_1_uint8(out, data_subSec);
 8003be2:	4b5b      	ldr	r3, [pc, #364]	; (8003d50 <imu_data_conv_onFly+0x1a4>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	4619      	mov	r1, r3
 8003be8:	6838      	ldr	r0, [r7, #0]
 8003bea:	f7ff ff07 	bl	80039fc <proc_data_1_uint8>
	proc_data_2_uint16(out, data_counter);
 8003bee:	4b59      	ldr	r3, [pc, #356]	; (8003d54 <imu_data_conv_onFly+0x1a8>)
 8003bf0:	881b      	ldrh	r3, [r3, #0]
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	6838      	ldr	r0, [r7, #0]
 8003bf6:	f7ff fed9 	bl	80039ac <proc_data_2_uint16>
	proc_data_4(out, imu->quaternionWXYZ[0]);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c00:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003c04:	eeb0 0a67 	vmov.f32	s0, s15
 8003c08:	6838      	ldr	r0, [r7, #0]
 8003c0a:	f7ff fe5f 	bl	80038cc <proc_data_4>
	proc_data_4(out, imu->quaternionWXYZ[1]);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c14:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003c18:	eeb0 0a67 	vmov.f32	s0, s15
 8003c1c:	6838      	ldr	r0, [r7, #0]
 8003c1e:	f7ff fe55 	bl	80038cc <proc_data_4>
	proc_data_4(out, imu->quaternionWXYZ[2]);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c28:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c30:	6838      	ldr	r0, [r7, #0]
 8003c32:	f7ff fe4b 	bl	80038cc <proc_data_4>
	proc_data_4(out, imu->quaternionWXYZ[3]);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c3c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003c40:	eeb0 0a67 	vmov.f32	s0, s15
 8003c44:	6838      	ldr	r0, [r7, #0]
 8003c46:	f7ff fe41 	bl	80038cc <proc_data_4>
	proc_data_2(out, imu->rateOfTurnXYZ[0]);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c50:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003c54:	eeb0 0a67 	vmov.f32	s0, s15
 8003c58:	6838      	ldr	r0, [r7, #0]
 8003c5a:	f7ff fe79 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->rateOfTurnXYZ[1]);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c64:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003c68:	eeb0 0a67 	vmov.f32	s0, s15
 8003c6c:	6838      	ldr	r0, [r7, #0]
 8003c6e:	f7ff fe6f 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->rateOfTurnXYZ[2]);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c78:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c80:	6838      	ldr	r0, [r7, #0]
 8003c82:	f7ff fe65 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->freeAccelerationXYZ[0]);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003c8c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003c90:	eeb0 0a67 	vmov.f32	s0, s15
 8003c94:	6838      	ldr	r0, [r7, #0]
 8003c96:	f7ff fe5b 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->freeAccelerationXYZ[1]);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ca0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ca8:	6838      	ldr	r0, [r7, #0]
 8003caa:	f7ff fe51 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->freeAccelerationXYZ[2]);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cb4:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003cb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cbc:	6838      	ldr	r0, [r7, #0]
 8003cbe:	f7ff fe47 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[0]);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cc8:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8003cd0:	6838      	ldr	r0, [r7, #0]
 8003cd2:	f7ff fe3d 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[1]);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cdc:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003ce0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ce4:	6838      	ldr	r0, [r7, #0]
 8003ce6:	f7ff fe33 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->positionEcefXYZ[2]);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003cf0:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8003cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8003cf8:	6838      	ldr	r0, [r7, #0]
 8003cfa:	f7ff fe29 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[0]);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d04:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003d08:	eeb0 0a67 	vmov.f32	s0, s15
 8003d0c:	6838      	ldr	r0, [r7, #0]
 8003d0e:	f7ff fe1f 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[1]);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d18:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003d1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d20:	6838      	ldr	r0, [r7, #0]
 8003d22:	f7ff fe15 	bl	8003950 <proc_data_2>
	proc_data_2(out, imu->velocityXYZ[2]);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d2c:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003d30:	eeb0 0a67 	vmov.f32	s0, s15
 8003d34:	6838      	ldr	r0, [r7, #0]
 8003d36:	f7ff fe0b 	bl	8003950 <proc_data_2>

}
 8003d3a:	bf00      	nop
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	200014d6 	.word	0x200014d6
 8003d48:	200014d7 	.word	0x200014d7
 8003d4c:	200014d8 	.word	0x200014d8
 8003d50:	200014d9 	.word	0x200014d9
 8003d54:	200014d4 	.word	0x200014d4

08003d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d58:	b5b0      	push	{r4, r5, r7, lr}
 8003d5a:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d60:	f001 f83e 	bl	8004de0 <HAL_Init>

  /* USER CODE BEGIN Init */

	HAL_UARTEx_ReceiveToIdle_DMA(&EXT_uart, EXT_buffer, EXT_BUFFER_SIZE);
 8003d64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d68:	49bf      	ldr	r1, [pc, #764]	; (8004068 <main+0x310>)
 8003d6a:	48c0      	ldr	r0, [pc, #768]	; (800406c <main+0x314>)
 8003d6c:	f004 fc8c 	bl	8008688 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&EXT_DMA_RX, DMA_IT_HT);
 8003d70:	4bbf      	ldr	r3, [pc, #764]	; (8004070 <main+0x318>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	4bbe      	ldr	r3, [pc, #760]	; (8004070 <main+0x318>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0208 	bic.w	r2, r2, #8
 8003d7e:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d80:	f000 faf2 	bl	8004368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d84:	f7ff fc78 	bl	8003678 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d88:	f7ff fc20 	bl	80035cc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003d8c:	f000 fe52 	bl	8004a34 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003d90:	f000 fe7a 	bl	8004a88 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8003d94:	f000 fbde 	bl	8004554 <MX_SPI4_Init>
  MX_RTC_Init();
 8003d98:	f000 fb58 	bl	800444c <MX_RTC_Init>
  MX_ADC3_Init();
 8003d9c:	f7ff fb4c 	bl	8003438 <MX_ADC3_Init>
  MX_ADC1_Init();
 8003da0:	f7ff faf8 	bl	8003394 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	/*Lora init==============================================================*/
	myLoRa = newLoRa();
 8003da4:	4cb3      	ldr	r4, [pc, #716]	; (8004074 <main+0x31c>)
 8003da6:	463b      	mov	r3, r7
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fe fea0 	bl	8002aee <newLoRa>
 8003dae:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003db2:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 8003db6:	461d      	mov	r5, r3
 8003db8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003dc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	myLoRa.CS_port = SPI4_CS_GPIO_Port;
 8003dc8:	4baa      	ldr	r3, [pc, #680]	; (8004074 <main+0x31c>)
 8003dca:	4aab      	ldr	r2, [pc, #684]	; (8004078 <main+0x320>)
 8003dcc:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin = SPI4_CS_Pin;
 8003dce:	4ba9      	ldr	r3, [pc, #676]	; (8004074 <main+0x31c>)
 8003dd0:	2210      	movs	r2, #16
 8003dd2:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = LoRa_RST_GPIO_Port;
 8003dd4:	4ba7      	ldr	r3, [pc, #668]	; (8004074 <main+0x31c>)
 8003dd6:	4aa9      	ldr	r2, [pc, #676]	; (800407c <main+0x324>)
 8003dd8:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin = LoRa_RST_Pin;
 8003dda:	4ba6      	ldr	r3, [pc, #664]	; (8004074 <main+0x31c>)
 8003ddc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003de0:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port = DIO0_GPIO_Port;
 8003de2:	4ba4      	ldr	r3, [pc, #656]	; (8004074 <main+0x31c>)
 8003de4:	4aa6      	ldr	r2, [pc, #664]	; (8004080 <main+0x328>)
 8003de6:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin = DIO0_Pin;
 8003de8:	4ba2      	ldr	r3, [pc, #648]	; (8004074 <main+0x31c>)
 8003dea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dee:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx = &hspi4;
 8003df0:	4ba0      	ldr	r3, [pc, #640]	; (8004074 <main+0x31c>)
 8003df2:	4aa4      	ldr	r2, [pc, #656]	; (8004084 <main+0x32c>)
 8003df4:	619a      	str	r2, [r3, #24]
	myLoRa.frequency = 433;             	// default = 433 		MHz
 8003df6:	4b9f      	ldr	r3, [pc, #636]	; (8004074 <main+0x31c>)
 8003df8:	f240 12b1 	movw	r2, #433	; 0x1b1
 8003dfc:	621a      	str	r2, [r3, #32]
	myLoRa.spredingFactor = SF_7;           // default = SF_7
 8003dfe:	4b9d      	ldr	r3, [pc, #628]	; (8004074 <main+0x31c>)
 8003e00:	2207      	movs	r2, #7
 8003e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	myLoRa.bandWidth = BW_125KHz;       	// default = BW_125	KHz
 8003e06:	4b9b      	ldr	r3, [pc, #620]	; (8004074 <main+0x31c>)
 8003e08:	2207      	movs	r2, #7
 8003e0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	myLoRa.crcRate = CR_4_5;          		// default = CR_4_5
 8003e0e:	4b99      	ldr	r3, [pc, #612]	; (8004074 <main+0x31c>)
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	myLoRa.power = POWER_20db;      		// default = 20db
 8003e16:	4b97      	ldr	r3, [pc, #604]	; (8004074 <main+0x31c>)
 8003e18:	22ff      	movs	r2, #255	; 0xff
 8003e1a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	myLoRa.overCurrentProtection = 100;     // default = 100 		mA
 8003e1e:	4b95      	ldr	r3, [pc, #596]	; (8004074 <main+0x31c>)
 8003e20:	2264      	movs	r2, #100	; 0x64
 8003e22:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	myLoRa.preamble = 10;              		// default = 8;
 8003e26:	4b93      	ldr	r3, [pc, #588]	; (8004074 <main+0x31c>)
 8003e28:	220a      	movs	r2, #10
 8003e2a:	851a      	strh	r2, [r3, #40]	; 0x28

	uint16_t LoRa_status = LoRa_init(&myLoRa);
 8003e2c:	4891      	ldr	r0, [pc, #580]	; (8004074 <main+0x31c>)
 8003e2e:	f7ff fa0a 	bl	8003246 <LoRa_init>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f8a7 347c 	strh.w	r3, [r7, #1148]	; 0x47c
	if (LoRa_status == LORA_OK) {            //initialize LoRa configuration
 8003e38:	f8b7 347c 	ldrh.w	r3, [r7, #1148]	; 0x47c
 8003e3c:	2bc8      	cmp	r3, #200	; 0xc8
 8003e3e:	d103      	bne.n	8003e48 <main+0xf0>
		printf("LoRa is running... \n");
 8003e40:	4891      	ldr	r0, [pc, #580]	; (8004088 <main+0x330>)
 8003e42:	f006 fb59 	bl	800a4f8 <puts>
 8003e46:	e005      	b.n	8003e54 <main+0xfc>
	} else {
		printf("LoRa failed :( \n Error code: %d \n", LoRa_status);
 8003e48:	f8b7 347c 	ldrh.w	r3, [r7, #1148]	; 0x47c
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	488f      	ldr	r0, [pc, #572]	; (800408c <main+0x334>)
 8003e50:	f006 faec 	bl	800a42c <iprintf>
	}
	LoRa_setLowDaraRateOptimization(&myLoRa, 1);
 8003e54:	2101      	movs	r1, #1
 8003e56:	4887      	ldr	r0, [pc, #540]	; (8004074 <main+0x31c>)
 8003e58:	f7fe ff4f 	bl	8002cfa <LoRa_setLowDaraRateOptimization>
	LoRa_startReceiving(&myLoRa);
 8003e5c:	4885      	ldr	r0, [pc, #532]	; (8004074 <main+0x31c>)
 8003e5e:	f7ff f957 	bl	8003110 <LoRa_startReceiving>
	uint8_t received_data[10];
	uint8_t packet_size = 0;
 8003e62:	2300      	movs	r3, #0
 8003e64:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
	/*Lora init end===========================================================*/

	IMU_Init();
 8003e68:	f7fd f8ec 	bl	8001044 <IMU_Init>

	/*temp init ##############################################################*/
	uint32_t ADC_read;
	int ADC_resolution=12;
 8003e6c:	230c      	movs	r3, #12
 8003e6e:	f8c7 3474 	str.w	r3, [r7, #1140]	; 0x474
	int Vin_temp = 3300;
 8003e72:	f640 43e4 	movw	r3, #3300	; 0xce4
 8003e76:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
	float Vout;//Vout,Vin_temp:in mV
	float Vbias = 500;//TMP36 0 degree bias=500mV
 8003e7a:	4b85      	ldr	r3, [pc, #532]	; (8004090 <main+0x338>)
 8003e7c:	f207 426c 	addw	r2, r7, #1132	; 0x46c
 8003e80:	6013      	str	r3, [r2, #0]
	float OutV_Temp_ratio=10;//OutV:mV,Temp:Celsius
 8003e82:	4b84      	ldr	r3, [pc, #528]	; (8004094 <main+0x33c>)
 8003e84:	f507 628d 	add.w	r2, r7, #1128	; 0x468
 8003e88:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint32_t timer = HAL_GetTick();
 8003e8a:	f001 f80f 	bl	8004eac <HAL_GetTick>
 8003e8e:	f8c7 0484 	str.w	r0, [r7, #1156]	; 0x484
	uint32_t loopRunTime = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
	bool GPS_no_calied = true;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	f887 347f 	strb.w	r3, [r7, #1151]	; 0x47f

	IMU_DATA_TO_SEND_t data2Lora;

	data_counter = 0;
 8003e9e:	4b7e      	ldr	r3, [pc, #504]	; (8004098 <main+0x340>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	801a      	strh	r2, [r3, #0]

	printf("init finish!!!!!!!!!!!!\n");
 8003ea4:	487d      	ldr	r0, [pc, #500]	; (800409c <main+0x344>)
 8003ea6:	f006 fb27 	bl	800a4f8 <puts>
//		IMU_process_data();
//
//		IMU_State_mechine();

		/* Get the RTC current Time */
		HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 8003eaa:	2200      	movs	r2, #0
 8003eac:	497c      	ldr	r1, [pc, #496]	; (80040a0 <main+0x348>)
 8003eae:	487d      	ldr	r0, [pc, #500]	; (80040a4 <main+0x34c>)
 8003eb0:	f003 f9d6 	bl	8007260 <HAL_RTC_GetTime>
		/* Get the RTC current Date */
		HAL_RTC_GetDate(&hrtc, &GetDate, RTC_FORMAT_BIN);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	497c      	ldr	r1, [pc, #496]	; (80040a8 <main+0x350>)
 8003eb8:	487a      	ldr	r0, [pc, #488]	; (80040a4 <main+0x34c>)
 8003eba:	f003 fab3 	bl	8007424 <HAL_RTC_GetDate>

		//Calibrate date ,only run once
		if (	(imu.myGnssData.numSV >= 4)
 8003ebe:	4b7b      	ldr	r3, [pc, #492]	; (80040ac <main+0x354>)
 8003ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ec4:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	f240 80a3 	bls.w	8004014 <main+0x2bc>
				&& ((GetDate.Year + 2000) != imu.myGnssData.year)
 8003ece:	4b76      	ldr	r3, [pc, #472]	; (80040a8 <main+0x350>)
 8003ed0:	78db      	ldrb	r3, [r3, #3]
 8003ed2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003ed6:	4a75      	ldr	r2, [pc, #468]	; (80040ac <main+0x354>)
 8003ed8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003edc:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	f000 8097 	beq.w	8004014 <main+0x2bc>
				&& (GPS_no_calied)) {
 8003ee6:	f897 347f 	ldrb.w	r3, [r7, #1151]	; 0x47f
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 8092 	beq.w	8004014 <main+0x2bc>
			printf("Reset RTC timer\n");
 8003ef0:	486f      	ldr	r0, [pc, #444]	; (80040b0 <main+0x358>)
 8003ef2:	f006 fb01 	bl	800a4f8 <puts>
			RTC_TimeTypeDef IMU_time;
			RTC_DateTypeDef IMU_date;

			IMU_date.Year = imu.myGnssData.year - 2000;
 8003ef6:	4b6d      	ldr	r3, [pc, #436]	; (80040ac <main+0x354>)
 8003ef8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003efc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	3330      	adds	r3, #48	; 0x30
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f0a:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003f0e:	70da      	strb	r2, [r3, #3]
			IMU_date.Month = imu.myGnssData.month;
 8003f10:	4b66      	ldr	r3, [pc, #408]	; (80040ac <main+0x354>)
 8003f12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f16:	f893 2066 	ldrb.w	r2, [r3, #102]	; 0x66
 8003f1a:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f1e:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003f22:	705a      	strb	r2, [r3, #1]
			IMU_date.Date = imu.myGnssData.day;
 8003f24:	4b61      	ldr	r3, [pc, #388]	; (80040ac <main+0x354>)
 8003f26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f2a:	f893 2067 	ldrb.w	r2, [r3, #103]	; 0x67
 8003f2e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f32:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003f36:	709a      	strb	r2, [r3, #2]
			IMU_time.Hours = imu.myGnssData.hour;
 8003f38:	4b5c      	ldr	r3, [pc, #368]	; (80040ac <main+0x354>)
 8003f3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f3e:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8003f42:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f46:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003f4a:	701a      	strb	r2, [r3, #0]
			IMU_time.Minutes = imu.myGnssData.minute;
 8003f4c:	4b57      	ldr	r3, [pc, #348]	; (80040ac <main+0x354>)
 8003f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f52:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8003f56:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f5a:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003f5e:	705a      	strb	r2, [r3, #1]
			IMU_time.Seconds = imu.myGnssData.second;
 8003f60:	4b52      	ldr	r3, [pc, #328]	; (80040ac <main+0x354>)
 8003f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f66:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003f6a:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f6e:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003f72:	709a      	strb	r2, [r3, #2]

			IMU_date.Year = imu.myGnssData.year - 2000;
 8003f74:	4b4d      	ldr	r3, [pc, #308]	; (80040ac <main+0x354>)
 8003f76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f7a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	3330      	adds	r3, #48	; 0x30
 8003f82:	b2da      	uxtb	r2, r3
 8003f84:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f88:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003f8c:	70da      	strb	r2, [r3, #3]
			IMU_date.Month = imu.myGnssData.month;
 8003f8e:	4b47      	ldr	r3, [pc, #284]	; (80040ac <main+0x354>)
 8003f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f94:	f893 2066 	ldrb.w	r2, [r3, #102]	; 0x66
 8003f98:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003f9c:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003fa0:	705a      	strb	r2, [r3, #1]
			IMU_date.Date = imu.myGnssData.day;
 8003fa2:	4b42      	ldr	r3, [pc, #264]	; (80040ac <main+0x354>)
 8003fa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fa8:	f893 2067 	ldrb.w	r2, [r3, #103]	; 0x67
 8003fac:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003fb0:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8003fb4:	709a      	strb	r2, [r3, #2]
			IMU_time.Hours = imu.myGnssData.hour;
 8003fb6:	4b3d      	ldr	r3, [pc, #244]	; (80040ac <main+0x354>)
 8003fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fbc:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8003fc0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003fc4:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003fc8:	701a      	strb	r2, [r3, #0]
			IMU_time.Minutes = imu.myGnssData.minute;
 8003fca:	4b38      	ldr	r3, [pc, #224]	; (80040ac <main+0x354>)
 8003fcc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fd0:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8003fd4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003fd8:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003fdc:	705a      	strb	r2, [r3, #1]
			IMU_time.Seconds = imu.myGnssData.second;
 8003fde:	4b33      	ldr	r3, [pc, #204]	; (80040ac <main+0x354>)
 8003fe0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fe4:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003fe8:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003fec:	f5a3 638a 	sub.w	r3, r3, #1104	; 0x450
 8003ff0:	709a      	strb	r2, [r3, #2]

			HAL_RTC_SetTime(&hrtc, &IMU_time, RTC_FORMAT_BIN);
 8003ff2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	482a      	ldr	r0, [pc, #168]	; (80040a4 <main+0x34c>)
 8003ffc:	f003 f896 	bl	800712c <HAL_RTC_SetTime>
			HAL_RTC_SetDate(&hrtc, &IMU_date, RTC_FORMAT_BIN);
 8004000:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004004:	2200      	movs	r2, #0
 8004006:	4619      	mov	r1, r3
 8004008:	4826      	ldr	r0, [pc, #152]	; (80040a4 <main+0x34c>)
 800400a:	f003 f987 	bl	800731c <HAL_RTC_SetDate>

			GPS_no_calied = false;
 800400e:	2300      	movs	r3, #0
 8004010:	f887 347f 	strb.w	r3, [r7, #1151]	; 0x47f
		}

		/*check fly mode switch*/
		modeSwitch = HAL_GPIO_ReadPin(Mode_Switch_GPIO_Port,
 8004014:	2140      	movs	r1, #64	; 0x40
 8004016:	4827      	ldr	r0, [pc, #156]	; (80040b4 <main+0x35c>)
 8004018:	f002 f98a 	bl	8006330 <HAL_GPIO_ReadPin>
 800401c:	4603      	mov	r3, r0
 800401e:	461a      	mov	r2, r3
 8004020:	4b25      	ldr	r3, [pc, #148]	; (80040b8 <main+0x360>)
 8004022:	701a      	strb	r2, [r3, #0]
		Mode_Switch_Pin);
		if (modeSwitch == GPIO_PIN_RESET && prevModeSwitch == GPIO_PIN_SET
 8004024:	4b24      	ldr	r3, [pc, #144]	; (80040b8 <main+0x360>)
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d155      	bne.n	80040d8 <main+0x380>
 800402c:	4b23      	ldr	r3, [pc, #140]	; (80040bc <main+0x364>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d151      	bne.n	80040d8 <main+0x380>
				&& HAL_GetTick() > flyModeDebounce) {
 8004034:	f000 ff3a 	bl	8004eac <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	4b21      	ldr	r3, [pc, #132]	; (80040c0 <main+0x368>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d94a      	bls.n	80040d8 <main+0x380>
			flyModeDebounce = HAL_GetTick() + 1000;
 8004042:	f000 ff33 	bl	8004eac <HAL_GetTick>
 8004046:	4603      	mov	r3, r0
 8004048:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800404c:	4a1c      	ldr	r2, [pc, #112]	; (80040c0 <main+0x368>)
 800404e:	6013      	str	r3, [r2, #0]
			if (curFlyMode == config) {
 8004050:	4b1c      	ldr	r3, [pc, #112]	; (80040c4 <main+0x36c>)
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d139      	bne.n	80040cc <main+0x374>
				curFlyMode = onFly;
 8004058:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <main+0x36c>)
 800405a:	2201      	movs	r2, #1
 800405c:	701a      	strb	r2, [r3, #0]
				printf("fly mode now --> on fly\n");
 800405e:	481a      	ldr	r0, [pc, #104]	; (80040c8 <main+0x370>)
 8004060:	f006 fa4a 	bl	800a4f8 <puts>
 8004064:	e038      	b.n	80040d8 <main+0x380>
 8004066:	bf00      	nop
 8004068:	200014dc 	.word	0x200014dc
 800406c:	20001a24 	.word	0x20001a24
 8004070:	20001aac 	.word	0x20001aac
 8004074:	200014a8 	.word	0x200014a8
 8004078:	40021000 	.word	0x40021000
 800407c:	40020c00 	.word	0x40020c00
 8004080:	40021400 	.word	0x40021400
 8004084:	20001908 	.word	0x20001908
 8004088:	0800dc60 	.word	0x0800dc60
 800408c:	0800dc74 	.word	0x0800dc74
 8004090:	43fa0000 	.word	0x43fa0000
 8004094:	41200000 	.word	0x41200000
 8004098:	200014d4 	.word	0x200014d4
 800409c:	0800dc98 	.word	0x0800dc98
 80040a0:	20001494 	.word	0x20001494
 80040a4:	200018e8 	.word	0x200018e8
 80040a8:	20001490 	.word	0x20001490
 80040ac:	20000314 	.word	0x20000314
 80040b0:	0800dcb0 	.word	0x0800dcb0
 80040b4:	40020000 	.word	0x40020000
 80040b8:	200018e0 	.word	0x200018e0
 80040bc:	200018e1 	.word	0x200018e1
 80040c0:	200018e4 	.word	0x200018e4
 80040c4:	200018e2 	.word	0x200018e2
 80040c8:	0800dcc0 	.word	0x0800dcc0
			} else {
				curFlyMode = config;
 80040cc:	4b92      	ldr	r3, [pc, #584]	; (8004318 <main+0x5c0>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]
				printf("fly mode now --> config\n");
 80040d2:	4892      	ldr	r0, [pc, #584]	; (800431c <main+0x5c4>)
 80040d4:	f006 fa10 	bl	800a4f8 <puts>
			}
		}
		prevModeSwitch = modeSwitch;
 80040d8:	4b91      	ldr	r3, [pc, #580]	; (8004320 <main+0x5c8>)
 80040da:	781a      	ldrb	r2, [r3, #0]
 80040dc:	4b91      	ldr	r3, [pc, #580]	; (8004324 <main+0x5cc>)
 80040de:	701a      	strb	r2, [r3, #0]

		//LoRa_receive()
		HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_SET); //low frequency port switch, RESET for transmit, SET for receive
 80040e0:	2201      	movs	r2, #1
 80040e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80040e6:	4890      	ldr	r0, [pc, #576]	; (8004328 <main+0x5d0>)
 80040e8:	f002 f93a 	bl	8006360 <HAL_GPIO_WritePin>

//		packet_size = LoRa_receive(&myLoRa, received_data, 10);
		packet_size = LoRa_receive_single(&myLoRa, received_data, 10);
 80040ec:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 80040f0:	220a      	movs	r2, #10
 80040f2:	4619      	mov	r1, r3
 80040f4:	488d      	ldr	r0, [pc, #564]	; (800432c <main+0x5d4>)
 80040f6:	f7ff f817 	bl	8003128 <LoRa_receive_single>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
		if (packet_size != 0) {
 8004100:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <main+0x3bc>
			printf("LoRa get: %s", received_data);
 8004108:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800410c:	4619      	mov	r1, r3
 800410e:	4888      	ldr	r0, [pc, #544]	; (8004330 <main+0x5d8>)
 8004110:	f006 f98c 	bl	800a42c <iprintf>

		}


		/*temp sensor*/
		HAL_ADC_Start(&hadc1);
 8004114:	4887      	ldr	r0, [pc, #540]	; (8004334 <main+0x5dc>)
 8004116:	f000 ff3d 	bl	8004f94 <HAL_ADC_Start>
		ADC_read = HAL_ADC_GetValue(&hadc1);
 800411a:	4886      	ldr	r0, [pc, #536]	; (8004334 <main+0x5dc>)
 800411c:	f001 f80c 	bl	8005138 <HAL_ADC_GetValue>
 8004120:	f8c7 0464 	str.w	r0, [r7, #1124]	; 0x464
		Vout = ADC_read/(pow(2,ADC_resolution)-1)*Vin_temp;
 8004124:	f8d7 0464 	ldr.w	r0, [r7, #1124]	; 0x464
 8004128:	f7fc f9fc 	bl	8000524 <__aeabi_ui2d>
 800412c:	4604      	mov	r4, r0
 800412e:	460d      	mov	r5, r1
 8004130:	f8d7 0474 	ldr.w	r0, [r7, #1140]	; 0x474
 8004134:	f7fc fa06 	bl	8000544 <__aeabi_i2d>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	ec43 2b11 	vmov	d1, r2, r3
 8004140:	ed9f 0b73 	vldr	d0, [pc, #460]	; 8004310 <main+0x5b8>
 8004144:	f008 f972 	bl	800c42c <pow>
 8004148:	ec51 0b10 	vmov	r0, r1, d0
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	4b79      	ldr	r3, [pc, #484]	; (8004338 <main+0x5e0>)
 8004152:	f7fc f8a9 	bl	80002a8 <__aeabi_dsub>
 8004156:	4602      	mov	r2, r0
 8004158:	460b      	mov	r3, r1
 800415a:	4620      	mov	r0, r4
 800415c:	4629      	mov	r1, r5
 800415e:	f7fc fb85 	bl	800086c <__aeabi_ddiv>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4614      	mov	r4, r2
 8004168:	461d      	mov	r5, r3
 800416a:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 800416e:	f7fc f9e9 	bl	8000544 <__aeabi_i2d>
 8004172:	4602      	mov	r2, r0
 8004174:	460b      	mov	r3, r1
 8004176:	4620      	mov	r0, r4
 8004178:	4629      	mov	r1, r5
 800417a:	f7fc fa4d 	bl	8000618 <__aeabi_dmul>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	f7fc fd3f 	bl	8000c08 <__aeabi_d2f>
 800418a:	4603      	mov	r3, r0
 800418c:	f507 628c 	add.w	r2, r7, #1120	; 0x460
 8004190:	6013      	str	r3, [r2, #0]
		data_PA_temp = (Vout-Vbias)/OutV_Temp_ratio;//temp:in Celsius
 8004192:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 8004196:	ed93 7a00 	vldr	s14, [r3]
 800419a:	f207 436c 	addw	r3, r7, #1132	; 0x46c
 800419e:	edd3 7a00 	vldr	s15, [r3]
 80041a2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80041a6:	f507 638d 	add.w	r3, r7, #1128	; 0x468
 80041aa:	ed93 7a00 	vldr	s14, [r3]
 80041ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041b2:	f207 435c 	addw	r3, r7, #1116	; 0x45c
 80041b6:	edc3 7a00 	vstr	s15, [r3]
		printf("temp: %f\n", data_PA_temp);
 80041ba:	f207 435c 	addw	r3, r7, #1116	; 0x45c
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	f7fc f9d2 	bl	8000568 <__aeabi_f2d>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	485c      	ldr	r0, [pc, #368]	; (800433c <main+0x5e4>)
 80041ca:	f006 f92f 	bl	800a42c <iprintf>

		//====================================================================
		if (HAL_GetTick() - timer > 333) {
 80041ce:	f000 fe6d 	bl	8004eac <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 80041de:	f4ff ae64 	bcc.w	8003eaa <main+0x152>

			data_hour = GetTime.Hours;
 80041e2:	4b57      	ldr	r3, [pc, #348]	; (8004340 <main+0x5e8>)
 80041e4:	781a      	ldrb	r2, [r3, #0]
 80041e6:	4b57      	ldr	r3, [pc, #348]	; (8004344 <main+0x5ec>)
 80041e8:	701a      	strb	r2, [r3, #0]
			data_min = GetTime.Minutes;
 80041ea:	4b55      	ldr	r3, [pc, #340]	; (8004340 <main+0x5e8>)
 80041ec:	785a      	ldrb	r2, [r3, #1]
 80041ee:	4b56      	ldr	r3, [pc, #344]	; (8004348 <main+0x5f0>)
 80041f0:	701a      	strb	r2, [r3, #0]
			data_sec = GetTime.Seconds;
 80041f2:	4b53      	ldr	r3, [pc, #332]	; (8004340 <main+0x5e8>)
 80041f4:	789a      	ldrb	r2, [r3, #2]
 80041f6:	4b55      	ldr	r3, [pc, #340]	; (800434c <main+0x5f4>)
 80041f8:	701a      	strb	r2, [r3, #0]
			data_subSec = ((float) (255 - GetTime.SubSeconds)) * 1.
 80041fa:	4b51      	ldr	r3, [pc, #324]	; (8004340 <main+0x5e8>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8004202:	ee07 3a90 	vmov	s15, r3
 8004206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800420a:	ee17 0a90 	vmov	r0, s15
 800420e:	f7fc f9ab 	bl	8000568 <__aeabi_f2d>
 8004212:	4604      	mov	r4, r0
 8004214:	460d      	mov	r5, r1
					/ ((float) (GetTime.SecondFraction + 1)) * 100;
 8004216:	4b4a      	ldr	r3, [pc, #296]	; (8004340 <main+0x5e8>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	3301      	adds	r3, #1
 800421c:	ee07 3a90 	vmov	s15, r3
 8004220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004224:	ee17 0a90 	vmov	r0, s15
 8004228:	f7fc f99e 	bl	8000568 <__aeabi_f2d>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	4620      	mov	r0, r4
 8004232:	4629      	mov	r1, r5
 8004234:	f7fc fb1a 	bl	800086c <__aeabi_ddiv>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4610      	mov	r0, r2
 800423e:	4619      	mov	r1, r3
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	4b42      	ldr	r3, [pc, #264]	; (8004350 <main+0x5f8>)
 8004246:	f7fc f9e7 	bl	8000618 <__aeabi_dmul>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
			data_subSec = ((float) (255 - GetTime.SubSeconds)) * 1.
 800424e:	4610      	mov	r0, r2
 8004250:	4619      	mov	r1, r3
 8004252:	f7fc fcb9 	bl	8000bc8 <__aeabi_d2uiz>
 8004256:	4603      	mov	r3, r0
 8004258:	b2da      	uxtb	r2, r3
 800425a:	4b3e      	ldr	r3, [pc, #248]	; (8004354 <main+0x5fc>)
 800425c:	701a      	strb	r2, [r3, #0]

			//packing data from IMU to send via Lora
			if (curFlyMode == config) {
 800425e:	4b2e      	ldr	r3, [pc, #184]	; (8004318 <main+0x5c0>)
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d106      	bne.n	8004274 <main+0x51c>
//				imu_data_conv_config(&imu, &data2Lora);
				imu_data_conv_config_test(&imu, &data2Lora);
 8004266:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800426a:	4619      	mov	r1, r3
 800426c:	483a      	ldr	r0, [pc, #232]	; (8004358 <main+0x600>)
 800426e:	f7ff fbdf 	bl	8003a30 <imu_data_conv_config_test>
 8004272:	e009      	b.n	8004288 <main+0x530>
			} else if (curFlyMode == onFly) {
 8004274:	4b28      	ldr	r3, [pc, #160]	; (8004318 <main+0x5c0>)
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d105      	bne.n	8004288 <main+0x530>
				imu_data_conv_onFly(&imu, &data2Lora);
 800427c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004280:	4619      	mov	r1, r3
 8004282:	4835      	ldr	r0, [pc, #212]	; (8004358 <main+0x600>)
 8004284:	f7ff fc92 	bl	8003bac <imu_data_conv_onFly>
			}

			//LoRa_transmit()
#if 1
			HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_RESET);
 8004288:	2200      	movs	r2, #0
 800428a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800428e:	4826      	ldr	r0, [pc, #152]	; (8004328 <main+0x5d0>)
 8004290:	f002 f866 	bl	8006360 <HAL_GPIO_WritePin>
			uint8_t err = LoRa_transmit(&myLoRa, data2Lora.datas, data2Lora.length, TRANSMIT_TIMEOUT);
 8004294:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8004298:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 800429c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80042a6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80042aa:	4820      	ldr	r0, [pc, #128]	; (800432c <main+0x5d4>)
 80042ac:	f7fe fed8 	bl	8003060 <LoRa_transmit>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f887 345b 	strb.w	r3, [r7, #1115]	; 0x45b
			if (err == 0) {
 80042b6:	f897 345b 	ldrb.w	r3, [r7, #1115]	; 0x45b
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d103      	bne.n	80042c6 <main+0x56e>
				printf("LoRa_transmit timed out\n");
 80042be:	4827      	ldr	r0, [pc, #156]	; (800435c <main+0x604>)
 80042c0:	f006 f91a 	bl	800a4f8 <puts>
 80042c4:	e005      	b.n	80042d2 <main+0x57a>
			} else {
				printf("LoRa_transmit seccessed\n");
 80042c6:	4826      	ldr	r0, [pc, #152]	; (8004360 <main+0x608>)
 80042c8:	f006 f916 	bl	800a4f8 <puts>
				HAL_Delay(100);
 80042cc:	2064      	movs	r0, #100	; 0x64
 80042ce:	f000 fdf9 	bl	8004ec4 <HAL_Delay>
			}
			HAL_GPIO_WritePin(FEM_CPS_GPIO_Port, FEM_CPS_Pin, GPIO_PIN_SET);
 80042d2:	2201      	movs	r2, #1
 80042d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80042d8:	4813      	ldr	r0, [pc, #76]	; (8004328 <main+0x5d0>)
 80042da:	f002 f841 	bl	8006360 <HAL_GPIO_WritePin>
#endif

			loopRunTime = HAL_GetTick() - loopRunTime;
 80042de:	f000 fde5 	bl	8004eac <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	f8d7 3480 	ldr.w	r3, [r7, #1152]	; 0x480
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
//					imu.quaternionWXYZ[1], imu.quaternionWXYZ[2],
//					imu.quaternionWXYZ[3], data_PA_temp, data2Lora.length,
//					loopRunTime, data_counter);


			timer = HAL_GetTick();
 80042ee:	f000 fddd 	bl	8004eac <HAL_GetTick>
 80042f2:	f8c7 0484 	str.w	r0, [r7, #1156]	; 0x484
			data_counter += 1;
 80042f6:	4b1b      	ldr	r3, [pc, #108]	; (8004364 <main+0x60c>)
 80042f8:	881b      	ldrh	r3, [r3, #0]
 80042fa:	3301      	adds	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	4b19      	ldr	r3, [pc, #100]	; (8004364 <main+0x60c>)
 8004300:	801a      	strh	r2, [r3, #0]
			loopRunTime = HAL_GetTick();
 8004302:	f000 fdd3 	bl	8004eac <HAL_GetTick>
 8004306:	f8c7 0480 	str.w	r0, [r7, #1152]	; 0x480
		HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 800430a:	e5ce      	b.n	8003eaa <main+0x152>
 800430c:	f3af 8000 	nop.w
 8004310:	00000000 	.word	0x00000000
 8004314:	40000000 	.word	0x40000000
 8004318:	200018e2 	.word	0x200018e2
 800431c:	0800dcd8 	.word	0x0800dcd8
 8004320:	200018e0 	.word	0x200018e0
 8004324:	200018e1 	.word	0x200018e1
 8004328:	40020c00 	.word	0x40020c00
 800432c:	200014a8 	.word	0x200014a8
 8004330:	0800dcf0 	.word	0x0800dcf0
 8004334:	20001400 	.word	0x20001400
 8004338:	3ff00000 	.word	0x3ff00000
 800433c:	0800dd00 	.word	0x0800dd00
 8004340:	20001494 	.word	0x20001494
 8004344:	200014d6 	.word	0x200014d6
 8004348:	200014d7 	.word	0x200014d7
 800434c:	200014d8 	.word	0x200014d8
 8004350:	40590000 	.word	0x40590000
 8004354:	200014d9 	.word	0x200014d9
 8004358:	20000314 	.word	0x20000314
 800435c:	0800dd0c 	.word	0x0800dd0c
 8004360:	0800dd24 	.word	0x0800dd24
 8004364:	200014d4 	.word	0x200014d4

08004368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b094      	sub	sp, #80	; 0x50
 800436c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800436e:	f107 0320 	add.w	r3, r7, #32
 8004372:	2230      	movs	r2, #48	; 0x30
 8004374:	2100      	movs	r1, #0
 8004376:	4618      	mov	r0, r3
 8004378:	f006 f99e 	bl	800a6b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800437c:	f107 030c 	add.w	r3, r7, #12
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	605a      	str	r2, [r3, #4]
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	60da      	str	r2, [r3, #12]
 800438a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800438c:	2300      	movs	r3, #0
 800438e:	60bb      	str	r3, [r7, #8]
 8004390:	4b29      	ldr	r3, [pc, #164]	; (8004438 <SystemClock_Config+0xd0>)
 8004392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004394:	4a28      	ldr	r2, [pc, #160]	; (8004438 <SystemClock_Config+0xd0>)
 8004396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800439a:	6413      	str	r3, [r2, #64]	; 0x40
 800439c:	4b26      	ldr	r3, [pc, #152]	; (8004438 <SystemClock_Config+0xd0>)
 800439e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a4:	60bb      	str	r3, [r7, #8]
 80043a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80043a8:	2300      	movs	r3, #0
 80043aa:	607b      	str	r3, [r7, #4]
 80043ac:	4b23      	ldr	r3, [pc, #140]	; (800443c <SystemClock_Config+0xd4>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80043b4:	4a21      	ldr	r2, [pc, #132]	; (800443c <SystemClock_Config+0xd4>)
 80043b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043ba:	6013      	str	r3, [r2, #0]
 80043bc:	4b1f      	ldr	r3, [pc, #124]	; (800443c <SystemClock_Config+0xd4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80043c4:	607b      	str	r3, [r7, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80043c8:	2305      	movs	r3, #5
 80043ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80043cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80043d2:	2301      	movs	r3, #1
 80043d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043d6:	2302      	movs	r3, #2
 80043d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80043da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80043de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80043e0:	2308      	movs	r3, #8
 80043e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80043e4:	2354      	movs	r3, #84	; 0x54
 80043e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80043e8:	2302      	movs	r3, #2
 80043ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80043ec:	2304      	movs	r3, #4
 80043ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043f0:	f107 0320 	add.w	r3, r7, #32
 80043f4:	4618      	mov	r0, r3
 80043f6:	f001 ffcd 	bl	8006394 <HAL_RCC_OscConfig>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004400:	f000 f81e 	bl	8004440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004404:	230f      	movs	r3, #15
 8004406:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004408:	2302      	movs	r3, #2
 800440a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004414:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800441a:	f107 030c 	add.w	r3, r7, #12
 800441e:	2102      	movs	r1, #2
 8004420:	4618      	mov	r0, r3
 8004422:	f002 fa2f 	bl	8006884 <HAL_RCC_ClockConfig>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800442c:	f000 f808 	bl	8004440 <Error_Handler>
  }
}
 8004430:	bf00      	nop
 8004432:	3750      	adds	r7, #80	; 0x50
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	40023800 	.word	0x40023800
 800443c:	40007000 	.word	0x40007000

08004440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004444:	b672      	cpsid	i
}
 8004446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004448:	e7fe      	b.n	8004448 <Error_Handler+0x8>
	...

0800444c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	60da      	str	r2, [r3, #12]
 800445e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004460:	2300      	movs	r3, #0
 8004462:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004464:	4b24      	ldr	r3, [pc, #144]	; (80044f8 <MX_RTC_Init+0xac>)
 8004466:	4a25      	ldr	r2, [pc, #148]	; (80044fc <MX_RTC_Init+0xb0>)
 8004468:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800446a:	4b23      	ldr	r3, [pc, #140]	; (80044f8 <MX_RTC_Init+0xac>)
 800446c:	2200      	movs	r2, #0
 800446e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004470:	4b21      	ldr	r3, [pc, #132]	; (80044f8 <MX_RTC_Init+0xac>)
 8004472:	227f      	movs	r2, #127	; 0x7f
 8004474:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004476:	4b20      	ldr	r3, [pc, #128]	; (80044f8 <MX_RTC_Init+0xac>)
 8004478:	22ff      	movs	r2, #255	; 0xff
 800447a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800447c:	4b1e      	ldr	r3, [pc, #120]	; (80044f8 <MX_RTC_Init+0xac>)
 800447e:	2200      	movs	r2, #0
 8004480:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004482:	4b1d      	ldr	r3, [pc, #116]	; (80044f8 <MX_RTC_Init+0xac>)
 8004484:	2200      	movs	r2, #0
 8004486:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004488:	4b1b      	ldr	r3, [pc, #108]	; (80044f8 <MX_RTC_Init+0xac>)
 800448a:	2200      	movs	r2, #0
 800448c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800448e:	481a      	ldr	r0, [pc, #104]	; (80044f8 <MX_RTC_Init+0xac>)
 8004490:	f002 fdd6 	bl	8007040 <HAL_RTC_Init>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800449a:	f7ff ffd1 	bl	8004440 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800449e:	2300      	movs	r3, #0
 80044a0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80044a2:	2300      	movs	r3, #0
 80044a4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80044aa:	2300      	movs	r3, #0
 80044ac:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80044ae:	2300      	movs	r3, #0
 80044b0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80044b2:	1d3b      	adds	r3, r7, #4
 80044b4:	2201      	movs	r2, #1
 80044b6:	4619      	mov	r1, r3
 80044b8:	480f      	ldr	r0, [pc, #60]	; (80044f8 <MX_RTC_Init+0xac>)
 80044ba:	f002 fe37 	bl	800712c <HAL_RTC_SetTime>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80044c4:	f7ff ffbc 	bl	8004440 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80044c8:	2301      	movs	r3, #1
 80044ca:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80044cc:	2301      	movs	r3, #1
 80044ce:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80044d0:	2301      	movs	r3, #1
 80044d2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80044d8:	463b      	mov	r3, r7
 80044da:	2201      	movs	r2, #1
 80044dc:	4619      	mov	r1, r3
 80044de:	4806      	ldr	r0, [pc, #24]	; (80044f8 <MX_RTC_Init+0xac>)
 80044e0:	f002 ff1c 	bl	800731c <HAL_RTC_SetDate>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80044ea:	f7ff ffa9 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80044ee:	bf00      	nop
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	200018e8 	.word	0x200018e8
 80044fc:	40002800 	.word	0x40002800

08004500 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b08e      	sub	sp, #56	; 0x38
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004508:	f107 0308 	add.w	r3, r7, #8
 800450c:	2230      	movs	r2, #48	; 0x30
 800450e:	2100      	movs	r1, #0
 8004510:	4618      	mov	r0, r3
 8004512:	f006 f8d1 	bl	800a6b8 <memset>
  if(rtcHandle->Instance==RTC)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a0c      	ldr	r2, [pc, #48]	; (800454c <HAL_RTC_MspInit+0x4c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d111      	bne.n	8004544 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004520:	2320      	movs	r3, #32
 8004522:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004528:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800452a:	f107 0308 	add.w	r3, r7, #8
 800452e:	4618      	mov	r0, r3
 8004530:	f002 fbc6 	bl	8006cc0 <HAL_RCCEx_PeriphCLKConfig>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800453a:	f7ff ff81 	bl	8004440 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800453e:	4b04      	ldr	r3, [pc, #16]	; (8004550 <HAL_RTC_MspInit+0x50>)
 8004540:	2201      	movs	r2, #1
 8004542:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004544:	bf00      	nop
 8004546:	3738      	adds	r7, #56	; 0x38
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40002800 	.word	0x40002800
 8004550:	42470e3c 	.word	0x42470e3c

08004554 <MX_SPI4_Init>:
DMA_HandleTypeDef hdma_spi4_rx;
DMA_HandleTypeDef hdma_spi4_tx;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004558:	4b17      	ldr	r3, [pc, #92]	; (80045b8 <MX_SPI4_Init+0x64>)
 800455a:	4a18      	ldr	r2, [pc, #96]	; (80045bc <MX_SPI4_Init+0x68>)
 800455c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800455e:	4b16      	ldr	r3, [pc, #88]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004560:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004564:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8004566:	4b14      	ldr	r3, [pc, #80]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004568:	2200      	movs	r2, #0
 800456a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800456c:	4b12      	ldr	r3, [pc, #72]	; (80045b8 <MX_SPI4_Init+0x64>)
 800456e:	2200      	movs	r2, #0
 8004570:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004572:	4b11      	ldr	r3, [pc, #68]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004574:	2200      	movs	r2, #0
 8004576:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004578:	4b0f      	ldr	r3, [pc, #60]	; (80045b8 <MX_SPI4_Init+0x64>)
 800457a:	2200      	movs	r2, #0
 800457c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800457e:	4b0e      	ldr	r3, [pc, #56]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004580:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004584:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004586:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004588:	2210      	movs	r2, #16
 800458a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800458c:	4b0a      	ldr	r3, [pc, #40]	; (80045b8 <MX_SPI4_Init+0x64>)
 800458e:	2200      	movs	r2, #0
 8004590:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004592:	4b09      	ldr	r3, [pc, #36]	; (80045b8 <MX_SPI4_Init+0x64>)
 8004594:	2200      	movs	r2, #0
 8004596:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004598:	4b07      	ldr	r3, [pc, #28]	; (80045b8 <MX_SPI4_Init+0x64>)
 800459a:	2200      	movs	r2, #0
 800459c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 800459e:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <MX_SPI4_Init+0x64>)
 80045a0:	220a      	movs	r2, #10
 80045a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80045a4:	4804      	ldr	r0, [pc, #16]	; (80045b8 <MX_SPI4_Init+0x64>)
 80045a6:	f003 f849 	bl	800763c <HAL_SPI_Init>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80045b0:	f7ff ff46 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80045b4:	bf00      	nop
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	20001908 	.word	0x20001908
 80045bc:	40013400 	.word	0x40013400

080045c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08a      	sub	sp, #40	; 0x28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c8:	f107 0314 	add.w	r3, r7, #20
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	605a      	str	r2, [r3, #4]
 80045d2:	609a      	str	r2, [r3, #8]
 80045d4:	60da      	str	r2, [r3, #12]
 80045d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a4c      	ldr	r2, [pc, #304]	; (8004710 <HAL_SPI_MspInit+0x150>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	f040 8091 	bne.w	8004706 <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80045e4:	2300      	movs	r3, #0
 80045e6:	613b      	str	r3, [r7, #16]
 80045e8:	4b4a      	ldr	r3, [pc, #296]	; (8004714 <HAL_SPI_MspInit+0x154>)
 80045ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ec:	4a49      	ldr	r2, [pc, #292]	; (8004714 <HAL_SPI_MspInit+0x154>)
 80045ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045f2:	6453      	str	r3, [r2, #68]	; 0x44
 80045f4:	4b47      	ldr	r3, [pc, #284]	; (8004714 <HAL_SPI_MspInit+0x154>)
 80045f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045fc:	613b      	str	r3, [r7, #16]
 80045fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004600:	2300      	movs	r3, #0
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	4b43      	ldr	r3, [pc, #268]	; (8004714 <HAL_SPI_MspInit+0x154>)
 8004606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004608:	4a42      	ldr	r2, [pc, #264]	; (8004714 <HAL_SPI_MspInit+0x154>)
 800460a:	f043 0310 	orr.w	r3, r3, #16
 800460e:	6313      	str	r3, [r2, #48]	; 0x30
 8004610:	4b40      	ldr	r3, [pc, #256]	; (8004714 <HAL_SPI_MspInit+0x154>)
 8004612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004614:	f003 0310 	and.w	r3, r3, #16
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800461c:	2364      	movs	r3, #100	; 0x64
 800461e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004620:	2302      	movs	r3, #2
 8004622:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004624:	2300      	movs	r3, #0
 8004626:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004628:	2303      	movs	r3, #3
 800462a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800462c:	2305      	movs	r3, #5
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004630:	f107 0314 	add.w	r3, r7, #20
 8004634:	4619      	mov	r1, r3
 8004636:	4838      	ldr	r0, [pc, #224]	; (8004718 <HAL_SPI_MspInit+0x158>)
 8004638:	f001 fcce 	bl	8005fd8 <HAL_GPIO_Init>

    /* SPI4 DMA Init */
    /* SPI4_RX Init */
    hdma_spi4_rx.Instance = DMA2_Stream0;
 800463c:	4b37      	ldr	r3, [pc, #220]	; (800471c <HAL_SPI_MspInit+0x15c>)
 800463e:	4a38      	ldr	r2, [pc, #224]	; (8004720 <HAL_SPI_MspInit+0x160>)
 8004640:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8004642:	4b36      	ldr	r3, [pc, #216]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004644:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004648:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800464a:	4b34      	ldr	r3, [pc, #208]	; (800471c <HAL_SPI_MspInit+0x15c>)
 800464c:	2200      	movs	r2, #0
 800464e:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004650:	4b32      	ldr	r3, [pc, #200]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004652:	2200      	movs	r2, #0
 8004654:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004656:	4b31      	ldr	r3, [pc, #196]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004658:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800465c:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800465e:	4b2f      	ldr	r3, [pc, #188]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004660:	2200      	movs	r2, #0
 8004662:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004664:	4b2d      	ldr	r3, [pc, #180]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004666:	2200      	movs	r2, #0
 8004668:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 800466a:	4b2c      	ldr	r3, [pc, #176]	; (800471c <HAL_SPI_MspInit+0x15c>)
 800466c:	2200      	movs	r2, #0
 800466e:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004670:	4b2a      	ldr	r3, [pc, #168]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004672:	2200      	movs	r2, #0
 8004674:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004676:	4b29      	ldr	r3, [pc, #164]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004678:	2200      	movs	r2, #0
 800467a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 800467c:	4827      	ldr	r0, [pc, #156]	; (800471c <HAL_SPI_MspInit+0x15c>)
 800467e:	f001 f8a9 	bl	80057d4 <HAL_DMA_Init>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8004688:	f7ff feda 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi4_rx);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a23      	ldr	r2, [pc, #140]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004690:	64da      	str	r2, [r3, #76]	; 0x4c
 8004692:	4a22      	ldr	r2, [pc, #136]	; (800471c <HAL_SPI_MspInit+0x15c>)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI4_TX Init */
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8004698:	4b22      	ldr	r3, [pc, #136]	; (8004724 <HAL_SPI_MspInit+0x164>)
 800469a:	4a23      	ldr	r2, [pc, #140]	; (8004728 <HAL_SPI_MspInit+0x168>)
 800469c:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 800469e:	4b21      	ldr	r3, [pc, #132]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80046a4:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046a6:	4b1f      	ldr	r3, [pc, #124]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046a8:	2240      	movs	r2, #64	; 0x40
 80046aa:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046ac:	4b1d      	ldr	r3, [pc, #116]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046b2:	4b1c      	ldr	r3, [pc, #112]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046b8:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046ba:	4b1a      	ldr	r3, [pc, #104]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046bc:	2200      	movs	r2, #0
 80046be:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046c0:	4b18      	ldr	r3, [pc, #96]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 80046c6:	4b17      	ldr	r3, [pc, #92]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80046cc:	4b15      	ldr	r3, [pc, #84]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046d2:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046d4:	4b13      	ldr	r3, [pc, #76]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80046da:	4812      	ldr	r0, [pc, #72]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046dc:	f001 f87a 	bl	80057d4 <HAL_DMA_Init>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 80046e6:	f7ff feab 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi4_tx);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a0d      	ldr	r2, [pc, #52]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046ee:	649a      	str	r2, [r3, #72]	; 0x48
 80046f0:	4a0c      	ldr	r2, [pc, #48]	; (8004724 <HAL_SPI_MspInit+0x164>)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80046f6:	2200      	movs	r2, #0
 80046f8:	2100      	movs	r1, #0
 80046fa:	2054      	movs	r0, #84	; 0x54
 80046fc:	f001 f833 	bl	8005766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8004700:	2054      	movs	r0, #84	; 0x54
 8004702:	f001 f84c 	bl	800579e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004706:	bf00      	nop
 8004708:	3728      	adds	r7, #40	; 0x28
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40013400 	.word	0x40013400
 8004714:	40023800 	.word	0x40023800
 8004718:	40021000 	.word	0x40021000
 800471c:	20001960 	.word	0x20001960
 8004720:	40026410 	.word	0x40026410
 8004724:	200019c0 	.word	0x200019c0
 8004728:	40026428 	.word	0x40026428

0800472c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	607b      	str	r3, [r7, #4]
 8004736:	4b10      	ldr	r3, [pc, #64]	; (8004778 <HAL_MspInit+0x4c>)
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	4a0f      	ldr	r2, [pc, #60]	; (8004778 <HAL_MspInit+0x4c>)
 800473c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004740:	6453      	str	r3, [r2, #68]	; 0x44
 8004742:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <HAL_MspInit+0x4c>)
 8004744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	4b09      	ldr	r3, [pc, #36]	; (8004778 <HAL_MspInit+0x4c>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	4a08      	ldr	r2, [pc, #32]	; (8004778 <HAL_MspInit+0x4c>)
 8004758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800475c:	6413      	str	r3, [r2, #64]	; 0x40
 800475e:	4b06      	ldr	r3, [pc, #24]	; (8004778 <HAL_MspInit+0x4c>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40023800 	.word	0x40023800

0800477c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004780:	e7fe      	b.n	8004780 <NMI_Handler+0x4>

08004782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004782:	b480      	push	{r7}
 8004784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004786:	e7fe      	b.n	8004786 <HardFault_Handler+0x4>

08004788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800478c:	e7fe      	b.n	800478c <MemManage_Handler+0x4>

0800478e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800478e:	b480      	push	{r7}
 8004790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004792:	e7fe      	b.n	8004792 <BusFault_Handler+0x4>

08004794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004798:	e7fe      	b.n	8004798 <UsageFault_Handler+0x4>

0800479a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800479a:	b480      	push	{r7}
 800479c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800479e:	bf00      	nop
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047ac:	bf00      	nop
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047b6:	b480      	push	{r7}
 80047b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ba:	bf00      	nop
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047c8:	f000 fb5c 	bl	8004e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047cc:	bf00      	nop
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80047d4:	4802      	ldr	r0, [pc, #8]	; (80047e0 <DMA1_Stream1_IRQHandler+0x10>)
 80047d6:	f001 f995 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80047da:	bf00      	nop
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20001b6c 	.word	0x20001b6c

080047e4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80047e8:	4802      	ldr	r0, [pc, #8]	; (80047f4 <DMA1_Stream3_IRQHandler+0x10>)
 80047ea:	f001 f98b 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80047ee:	bf00      	nop
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20001bcc 	.word	0x20001bcc

080047f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047fc:	4802      	ldr	r0, [pc, #8]	; (8004808 <USART1_IRQHandler+0x10>)
 80047fe:	f003 ffa9 	bl	8008754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004802:	bf00      	nop
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20001a24 	.word	0x20001a24

0800480c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004810:	4802      	ldr	r0, [pc, #8]	; (800481c <USART3_IRQHandler+0x10>)
 8004812:	f003 ff9f 	bl	8008754 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004816:	bf00      	nop
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	20001a68 	.word	0x20001a68

08004820 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8004824:	4802      	ldr	r0, [pc, #8]	; (8004830 <DMA2_Stream0_IRQHandler+0x10>)
 8004826:	f001 f96d 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	20001960 	.word	0x20001960

08004834 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8004838:	4802      	ldr	r0, [pc, #8]	; (8004844 <DMA2_Stream1_IRQHandler+0x10>)
 800483a:	f001 f963 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800483e:	bf00      	nop
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	200019c0 	.word	0x200019c0

08004848 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800484c:	4802      	ldr	r0, [pc, #8]	; (8004858 <DMA2_Stream2_IRQHandler+0x10>)
 800484e:	f001 f959 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004852:	bf00      	nop
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	20001aac 	.word	0x20001aac

0800485c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004860:	4802      	ldr	r0, [pc, #8]	; (800486c <DMA2_Stream7_IRQHandler+0x10>)
 8004862:	f001 f94f 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004866:	bf00      	nop
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20001b0c 	.word	0x20001b0c

08004870 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8004874:	4802      	ldr	r0, [pc, #8]	; (8004880 <SPI4_IRQHandler+0x10>)
 8004876:	f003 fb59 	bl	8007f2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800487a:	bf00      	nop
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20001908 	.word	0x20001908

08004884 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004884:	b480      	push	{r7}
 8004886:	af00      	add	r7, sp, #0
  return 1;
 8004888:	2301      	movs	r3, #1
}
 800488a:	4618      	mov	r0, r3
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <_kill>:

int _kill(int pid, int sig)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800489e:	f005 ff5d 	bl	800a75c <__errno>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2216      	movs	r2, #22
 80048a6:	601a      	str	r2, [r3, #0]
  return -1;
 80048a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <_exit>:

void _exit (int status)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80048bc:	f04f 31ff 	mov.w	r1, #4294967295
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f7ff ffe7 	bl	8004894 <_kill>
  while (1) {}    /* Make sure we hang here */
 80048c6:	e7fe      	b.n	80048c6 <_exit+0x12>

080048c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	e00a      	b.n	80048f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80048da:	f3af 8000 	nop.w
 80048de:	4601      	mov	r1, r0
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	1c5a      	adds	r2, r3, #1
 80048e4:	60ba      	str	r2, [r7, #8]
 80048e6:	b2ca      	uxtb	r2, r1
 80048e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	3301      	adds	r3, #1
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	dbf0      	blt.n	80048da <_read+0x12>
  }

  return len;
 80048f8:	687b      	ldr	r3, [r7, #4]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b086      	sub	sp, #24
 8004906:	af00      	add	r7, sp, #0
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800490e:	2300      	movs	r3, #0
 8004910:	617b      	str	r3, [r7, #20]
 8004912:	e009      	b.n	8004928 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	60ba      	str	r2, [r7, #8]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	4618      	mov	r0, r3
 800491e:	f7fe ff8f 	bl	8003840 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	3301      	adds	r3, #1
 8004926:	617b      	str	r3, [r7, #20]
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	429a      	cmp	r2, r3
 800492e:	dbf1      	blt.n	8004914 <_write+0x12>
  }
  return len;
 8004930:	687b      	ldr	r3, [r7, #4]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <_close>:

int _close(int file)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004942:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004946:	4618      	mov	r0, r3
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004962:	605a      	str	r2, [r3, #4]
  return 0;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <_isatty>:

int _isatty(int file)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800497a:	2301      	movs	r3, #1
}
 800497c:	4618      	mov	r0, r3
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
	...

080049a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049ac:	4a14      	ldr	r2, [pc, #80]	; (8004a00 <_sbrk+0x5c>)
 80049ae:	4b15      	ldr	r3, [pc, #84]	; (8004a04 <_sbrk+0x60>)
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049b8:	4b13      	ldr	r3, [pc, #76]	; (8004a08 <_sbrk+0x64>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d102      	bne.n	80049c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049c0:	4b11      	ldr	r3, [pc, #68]	; (8004a08 <_sbrk+0x64>)
 80049c2:	4a12      	ldr	r2, [pc, #72]	; (8004a0c <_sbrk+0x68>)
 80049c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049c6:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <_sbrk+0x64>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4413      	add	r3, r2
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d207      	bcs.n	80049e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049d4:	f005 fec2 	bl	800a75c <__errno>
 80049d8:	4603      	mov	r3, r0
 80049da:	220c      	movs	r2, #12
 80049dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80049de:	f04f 33ff 	mov.w	r3, #4294967295
 80049e2:	e009      	b.n	80049f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80049e4:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <_sbrk+0x64>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80049ea:	4b07      	ldr	r3, [pc, #28]	; (8004a08 <_sbrk+0x64>)
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4413      	add	r3, r2
 80049f2:	4a05      	ldr	r2, [pc, #20]	; (8004a08 <_sbrk+0x64>)
 80049f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80049f6:	68fb      	ldr	r3, [r7, #12]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3718      	adds	r7, #24
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	20030000 	.word	0x20030000
 8004a04:	00000400 	.word	0x00000400
 8004a08:	20001a20 	.word	0x20001a20
 8004a0c:	20001d80 	.word	0x20001d80

08004a10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a14:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <SystemInit+0x20>)
 8004a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a1a:	4a05      	ldr	r2, [pc, #20]	; (8004a30 <SystemInit+0x20>)
 8004a1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a24:	bf00      	nop
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	e000ed00 	.word	0xe000ed00

08004a34 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004a38:	4b11      	ldr	r3, [pc, #68]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a3a:	4a12      	ldr	r2, [pc, #72]	; (8004a84 <MX_USART1_UART_Init+0x50>)
 8004a3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004a3e:	4b10      	ldr	r3, [pc, #64]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a46:	4b0e      	ldr	r3, [pc, #56]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a4c:	4b0c      	ldr	r3, [pc, #48]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a52:	4b0b      	ldr	r3, [pc, #44]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a58:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a5a:	220c      	movs	r2, #12
 8004a5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a5e:	4b08      	ldr	r3, [pc, #32]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a64:	4b06      	ldr	r3, [pc, #24]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a6a:	4805      	ldr	r0, [pc, #20]	; (8004a80 <MX_USART1_UART_Init+0x4c>)
 8004a6c:	f003 fcae 	bl	80083cc <HAL_UART_Init>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004a76:	f7ff fce3 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004a7a:	bf00      	nop
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20001a24 	.word	0x20001a24
 8004a84:	40011000 	.word	0x40011000

08004a88 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004a8c:	4b10      	ldr	r3, [pc, #64]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004a8e:	4a11      	ldr	r2, [pc, #68]	; (8004ad4 <MX_USART3_UART_Init+0x4c>)
 8004a90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 8004a92:	4b0f      	ldr	r3, [pc, #60]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004a94:	4a10      	ldr	r2, [pc, #64]	; (8004ad8 <MX_USART3_UART_Init+0x50>)
 8004a96:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004a98:	4b0d      	ldr	r3, [pc, #52]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004aa4:	4b0a      	ldr	r3, [pc, #40]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004aaa:	4b09      	ldr	r3, [pc, #36]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004aac:	220c      	movs	r2, #12
 8004aae:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ab0:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ab6:	4b06      	ldr	r3, [pc, #24]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004abc:	4804      	ldr	r0, [pc, #16]	; (8004ad0 <MX_USART3_UART_Init+0x48>)
 8004abe:	f003 fc85 	bl	80083cc <HAL_UART_Init>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8004ac8:	f7ff fcba 	bl	8004440 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004acc:	bf00      	nop
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20001a68 	.word	0x20001a68
 8004ad4:	40004800 	.word	0x40004800
 8004ad8:	001e8480 	.word	0x001e8480

08004adc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08c      	sub	sp, #48	; 0x30
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae4:	f107 031c 	add.w	r3, r7, #28
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	609a      	str	r2, [r3, #8]
 8004af0:	60da      	str	r2, [r3, #12]
 8004af2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a97      	ldr	r2, [pc, #604]	; (8004d58 <HAL_UART_MspInit+0x27c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	f040 8091 	bne.w	8004c22 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b00:	2300      	movs	r3, #0
 8004b02:	61bb      	str	r3, [r7, #24]
 8004b04:	4b95      	ldr	r3, [pc, #596]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b08:	4a94      	ldr	r2, [pc, #592]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b0a:	f043 0310 	orr.w	r3, r3, #16
 8004b0e:	6453      	str	r3, [r2, #68]	; 0x44
 8004b10:	4b92      	ldr	r3, [pc, #584]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b14:	f003 0310 	and.w	r3, r3, #16
 8004b18:	61bb      	str	r3, [r7, #24]
 8004b1a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	4b8e      	ldr	r3, [pc, #568]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b24:	4a8d      	ldr	r2, [pc, #564]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b26:	f043 0302 	orr.w	r3, r3, #2
 8004b2a:	6313      	str	r3, [r2, #48]	; 0x30
 8004b2c:	4b8b      	ldr	r3, [pc, #556]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b38:	23c0      	movs	r3, #192	; 0xc0
 8004b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b44:	2303      	movs	r3, #3
 8004b46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b48:	2307      	movs	r3, #7
 8004b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b4c:	f107 031c 	add.w	r3, r7, #28
 8004b50:	4619      	mov	r1, r3
 8004b52:	4883      	ldr	r0, [pc, #524]	; (8004d60 <HAL_UART_MspInit+0x284>)
 8004b54:	f001 fa40 	bl	8005fd8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004b58:	4b82      	ldr	r3, [pc, #520]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b5a:	4a83      	ldr	r2, [pc, #524]	; (8004d68 <HAL_UART_MspInit+0x28c>)
 8004b5c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004b5e:	4b81      	ldr	r3, [pc, #516]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b60:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b64:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b66:	4b7f      	ldr	r3, [pc, #508]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b6c:	4b7d      	ldr	r3, [pc, #500]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b72:	4b7c      	ldr	r3, [pc, #496]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b78:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b7a:	4b7a      	ldr	r3, [pc, #488]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b80:	4b78      	ldr	r3, [pc, #480]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004b86:	4b77      	ldr	r3, [pc, #476]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b8c:	4b75      	ldr	r3, [pc, #468]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b92:	4b74      	ldr	r3, [pc, #464]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004b98:	4872      	ldr	r0, [pc, #456]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004b9a:	f000 fe1b 	bl	80057d4 <HAL_DMA_Init>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004ba4:	f7ff fc4c 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a6e      	ldr	r2, [pc, #440]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004bac:	639a      	str	r2, [r3, #56]	; 0x38
 8004bae:	4a6d      	ldr	r2, [pc, #436]	; (8004d64 <HAL_UART_MspInit+0x288>)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004bb4:	4b6d      	ldr	r3, [pc, #436]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bb6:	4a6e      	ldr	r2, [pc, #440]	; (8004d70 <HAL_UART_MspInit+0x294>)
 8004bb8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004bba:	4b6c      	ldr	r3, [pc, #432]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bc0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bc2:	4b6a      	ldr	r3, [pc, #424]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bc4:	2240      	movs	r2, #64	; 0x40
 8004bc6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bc8:	4b68      	ldr	r3, [pc, #416]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bce:	4b67      	ldr	r3, [pc, #412]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bd4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bd6:	4b65      	ldr	r3, [pc, #404]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bdc:	4b63      	ldr	r3, [pc, #396]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004be2:	4b62      	ldr	r3, [pc, #392]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004be8:	4b60      	ldr	r3, [pc, #384]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bea:	2200      	movs	r2, #0
 8004bec:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bee:	4b5f      	ldr	r3, [pc, #380]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004bf4:	485d      	ldr	r0, [pc, #372]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004bf6:	f000 fded 	bl	80057d4 <HAL_DMA_Init>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8004c00:	f7ff fc1e 	bl	8004440 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a59      	ldr	r2, [pc, #356]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004c08:	635a      	str	r2, [r3, #52]	; 0x34
 8004c0a:	4a58      	ldr	r2, [pc, #352]	; (8004d6c <HAL_UART_MspInit+0x290>)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004c10:	2200      	movs	r2, #0
 8004c12:	2100      	movs	r1, #0
 8004c14:	2025      	movs	r0, #37	; 0x25
 8004c16:	f000 fda6 	bl	8005766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004c1a:	2025      	movs	r0, #37	; 0x25
 8004c1c:	f000 fdbf 	bl	800579e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c20:	e096      	b.n	8004d50 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART3)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a53      	ldr	r2, [pc, #332]	; (8004d74 <HAL_UART_MspInit+0x298>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	f040 8091 	bne.w	8004d50 <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	4b4a      	ldr	r3, [pc, #296]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c36:	4a49      	ldr	r2, [pc, #292]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c3e:	4b47      	ldr	r3, [pc, #284]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c46:	613b      	str	r3, [r7, #16]
 8004c48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	4b43      	ldr	r3, [pc, #268]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	4a42      	ldr	r2, [pc, #264]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c54:	f043 0308 	orr.w	r3, r3, #8
 8004c58:	6313      	str	r3, [r2, #48]	; 0x30
 8004c5a:	4b40      	ldr	r3, [pc, #256]	; (8004d5c <HAL_UART_MspInit+0x280>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_TX_Pin|IMU_RX_Pin;
 8004c66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c70:	2300      	movs	r3, #0
 8004c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c74:	2303      	movs	r3, #3
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c78:	2307      	movs	r3, #7
 8004c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c7c:	f107 031c 	add.w	r3, r7, #28
 8004c80:	4619      	mov	r1, r3
 8004c82:	483d      	ldr	r0, [pc, #244]	; (8004d78 <HAL_UART_MspInit+0x29c>)
 8004c84:	f001 f9a8 	bl	8005fd8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004c88:	4b3c      	ldr	r3, [pc, #240]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004c8a:	4a3d      	ldr	r2, [pc, #244]	; (8004d80 <HAL_UART_MspInit+0x2a4>)
 8004c8c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004c8e:	4b3b      	ldr	r3, [pc, #236]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004c90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c94:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c96:	4b39      	ldr	r3, [pc, #228]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c9c:	4b37      	ldr	r3, [pc, #220]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ca2:	4b36      	ldr	r3, [pc, #216]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004ca4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ca8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004caa:	4b34      	ldr	r3, [pc, #208]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cb0:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8004cb6:	4b31      	ldr	r3, [pc, #196]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004cbc:	4b2f      	ldr	r3, [pc, #188]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004cc2:	4b2e      	ldr	r3, [pc, #184]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004cc8:	482c      	ldr	r0, [pc, #176]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cca:	f000 fd83 	bl	80057d4 <HAL_DMA_Init>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d001      	beq.n	8004cd8 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8004cd4:	f7ff fbb4 	bl	8004440 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a28      	ldr	r2, [pc, #160]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004cdc:	639a      	str	r2, [r3, #56]	; 0x38
 8004cde:	4a27      	ldr	r2, [pc, #156]	; (8004d7c <HAL_UART_MspInit+0x2a0>)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004ce4:	4b27      	ldr	r3, [pc, #156]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004ce6:	4a28      	ldr	r2, [pc, #160]	; (8004d88 <HAL_UART_MspInit+0x2ac>)
 8004ce8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004cea:	4b26      	ldr	r3, [pc, #152]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004cec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004cf0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cf2:	4b24      	ldr	r3, [pc, #144]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004cf4:	2240      	movs	r2, #64	; 0x40
 8004cf6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cf8:	4b22      	ldr	r3, [pc, #136]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cfe:	4b21      	ldr	r3, [pc, #132]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d04:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d06:	4b1f      	ldr	r3, [pc, #124]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004d12:	4b1c      	ldr	r3, [pc, #112]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d18:	4b1a      	ldr	r3, [pc, #104]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d1e:	4b19      	ldr	r3, [pc, #100]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004d24:	4817      	ldr	r0, [pc, #92]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d26:	f000 fd55 	bl	80057d4 <HAL_DMA_Init>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8004d30:	f7ff fb86 	bl	8004440 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d38:	635a      	str	r2, [r3, #52]	; 0x34
 8004d3a:	4a12      	ldr	r2, [pc, #72]	; (8004d84 <HAL_UART_MspInit+0x2a8>)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004d40:	2200      	movs	r2, #0
 8004d42:	2100      	movs	r1, #0
 8004d44:	2027      	movs	r0, #39	; 0x27
 8004d46:	f000 fd0e 	bl	8005766 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004d4a:	2027      	movs	r0, #39	; 0x27
 8004d4c:	f000 fd27 	bl	800579e <HAL_NVIC_EnableIRQ>
}
 8004d50:	bf00      	nop
 8004d52:	3730      	adds	r7, #48	; 0x30
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40011000 	.word	0x40011000
 8004d5c:	40023800 	.word	0x40023800
 8004d60:	40020400 	.word	0x40020400
 8004d64:	20001aac 	.word	0x20001aac
 8004d68:	40026440 	.word	0x40026440
 8004d6c:	20001b0c 	.word	0x20001b0c
 8004d70:	400264b8 	.word	0x400264b8
 8004d74:	40004800 	.word	0x40004800
 8004d78:	40020c00 	.word	0x40020c00
 8004d7c:	20001b6c 	.word	0x20001b6c
 8004d80:	40026028 	.word	0x40026028
 8004d84:	20001bcc 	.word	0x20001bcc
 8004d88:	40026058 	.word	0x40026058

08004d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004d8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004dc4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004d90:	480d      	ldr	r0, [pc, #52]	; (8004dc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004d92:	490e      	ldr	r1, [pc, #56]	; (8004dcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004d94:	4a0e      	ldr	r2, [pc, #56]	; (8004dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d98:	e002      	b.n	8004da0 <LoopCopyDataInit>

08004d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d9e:	3304      	adds	r3, #4

08004da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004da4:	d3f9      	bcc.n	8004d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004da6:	4a0b      	ldr	r2, [pc, #44]	; (8004dd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004da8:	4c0b      	ldr	r4, [pc, #44]	; (8004dd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004dac:	e001      	b.n	8004db2 <LoopFillZerobss>

08004dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004db0:	3204      	adds	r2, #4

08004db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004db4:	d3fb      	bcc.n	8004dae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004db6:	f7ff fe2b 	bl	8004a10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004dba:	f005 fcd5 	bl	800a768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dbe:	f7fe ffcb 	bl	8003d58 <main>
  bx  lr    
 8004dc2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004dc4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004dcc:	200002f8 	.word	0x200002f8
  ldr r2, =_sidata
 8004dd0:	0800e188 	.word	0x0800e188
  ldr r2, =_sbss
 8004dd4:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 8004dd8:	20001d7c 	.word	0x20001d7c

08004ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ddc:	e7fe      	b.n	8004ddc <ADC_IRQHandler>
	...

08004de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004de4:	4b0e      	ldr	r3, [pc, #56]	; (8004e20 <HAL_Init+0x40>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a0d      	ldr	r2, [pc, #52]	; (8004e20 <HAL_Init+0x40>)
 8004dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004df0:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <HAL_Init+0x40>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a0a      	ldr	r2, [pc, #40]	; (8004e20 <HAL_Init+0x40>)
 8004df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004dfc:	4b08      	ldr	r3, [pc, #32]	; (8004e20 <HAL_Init+0x40>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a07      	ldr	r2, [pc, #28]	; (8004e20 <HAL_Init+0x40>)
 8004e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e08:	2003      	movs	r0, #3
 8004e0a:	f000 fca1 	bl	8005750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e0e:	200f      	movs	r0, #15
 8004e10:	f000 f808 	bl	8004e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e14:	f7ff fc8a 	bl	800472c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	40023c00 	.word	0x40023c00

08004e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e2c:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <HAL_InitTick+0x54>)
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	4b12      	ldr	r3, [pc, #72]	; (8004e7c <HAL_InitTick+0x58>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	4619      	mov	r1, r3
 8004e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fcb9 	bl	80057ba <HAL_SYSTICK_Config>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e00e      	b.n	8004e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b0f      	cmp	r3, #15
 8004e56:	d80a      	bhi.n	8004e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e58:	2200      	movs	r2, #0
 8004e5a:	6879      	ldr	r1, [r7, #4]
 8004e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e60:	f000 fc81 	bl	8005766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e64:	4a06      	ldr	r2, [pc, #24]	; (8004e80 <HAL_InitTick+0x5c>)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e000      	b.n	8004e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3708      	adds	r7, #8
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	20000110 	.word	0x20000110
 8004e7c:	20000118 	.word	0x20000118
 8004e80:	20000114 	.word	0x20000114

08004e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e88:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <HAL_IncTick+0x20>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <HAL_IncTick+0x24>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4413      	add	r3, r2
 8004e94:	4a04      	ldr	r2, [pc, #16]	; (8004ea8 <HAL_IncTick+0x24>)
 8004e96:	6013      	str	r3, [r2, #0]
}
 8004e98:	bf00      	nop
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	20000118 	.word	0x20000118
 8004ea8:	20001c2c 	.word	0x20001c2c

08004eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return uwTick;
 8004eb0:	4b03      	ldr	r3, [pc, #12]	; (8004ec0 <HAL_GetTick+0x14>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	20001c2c 	.word	0x20001c2c

08004ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ecc:	f7ff ffee 	bl	8004eac <HAL_GetTick>
 8004ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004edc:	d005      	beq.n	8004eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ede:	4b0a      	ldr	r3, [pc, #40]	; (8004f08 <HAL_Delay+0x44>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4413      	add	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004eea:	bf00      	nop
 8004eec:	f7ff ffde 	bl	8004eac <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d8f7      	bhi.n	8004eec <HAL_Delay+0x28>
  {
  }
}
 8004efc:	bf00      	nop
 8004efe:	bf00      	nop
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	20000118 	.word	0x20000118

08004f0c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e033      	b.n	8004f8a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d109      	bne.n	8004f3e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fe fad8 	bl	80034e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	f003 0310 	and.w	r3, r3, #16
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d118      	bne.n	8004f7c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004f52:	f023 0302 	bic.w	r3, r3, #2
 8004f56:	f043 0202 	orr.w	r2, r3, #2
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fa2a 	bl	80053b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	f023 0303 	bic.w	r3, r3, #3
 8004f72:	f043 0201 	orr.w	r2, r3, #1
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	641a      	str	r2, [r3, #64]	; 0x40
 8004f7a:	e001      	b.n	8004f80 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_ADC_Start+0x1a>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e0b2      	b.n	8005114 <HAL_ADC_Start+0x180>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d018      	beq.n	8004ff6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689a      	ldr	r2, [r3, #8]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0201 	orr.w	r2, r2, #1
 8004fd2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004fd4:	4b52      	ldr	r3, [pc, #328]	; (8005120 <HAL_ADC_Start+0x18c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a52      	ldr	r2, [pc, #328]	; (8005124 <HAL_ADC_Start+0x190>)
 8004fda:	fba2 2303 	umull	r2, r3, r2, r3
 8004fde:	0c9a      	lsrs	r2, r3, #18
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	4413      	add	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004fe8:	e002      	b.n	8004ff0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	3b01      	subs	r3, #1
 8004fee:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1f9      	bne.n	8004fea <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 0301 	and.w	r3, r3, #1
 8005000:	2b01      	cmp	r3, #1
 8005002:	d17a      	bne.n	80050fa <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005008:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800500c:	f023 0301 	bic.w	r3, r3, #1
 8005010:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005022:	2b00      	cmp	r3, #0
 8005024:	d007      	beq.n	8005036 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800502e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005042:	d106      	bne.n	8005052 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005048:	f023 0206 	bic.w	r2, r3, #6
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	645a      	str	r2, [r3, #68]	; 0x44
 8005050:	e002      	b.n	8005058 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005060:	4b31      	ldr	r3, [pc, #196]	; (8005128 <HAL_ADC_Start+0x194>)
 8005062:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800506c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f003 031f 	and.w	r3, r3, #31
 8005076:	2b00      	cmp	r3, #0
 8005078:	d12a      	bne.n	80050d0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a2b      	ldr	r2, [pc, #172]	; (800512c <HAL_ADC_Start+0x198>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d015      	beq.n	80050b0 <HAL_ADC_Start+0x11c>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a29      	ldr	r2, [pc, #164]	; (8005130 <HAL_ADC_Start+0x19c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d105      	bne.n	800509a <HAL_ADC_Start+0x106>
 800508e:	4b26      	ldr	r3, [pc, #152]	; (8005128 <HAL_ADC_Start+0x194>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f003 031f 	and.w	r3, r3, #31
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a25      	ldr	r2, [pc, #148]	; (8005134 <HAL_ADC_Start+0x1a0>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d136      	bne.n	8005112 <HAL_ADC_Start+0x17e>
 80050a4:	4b20      	ldr	r3, [pc, #128]	; (8005128 <HAL_ADC_Start+0x194>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 0310 	and.w	r3, r3, #16
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d130      	bne.n	8005112 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d129      	bne.n	8005112 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80050cc:	609a      	str	r2, [r3, #8]
 80050ce:	e020      	b.n	8005112 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a15      	ldr	r2, [pc, #84]	; (800512c <HAL_ADC_Start+0x198>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d11b      	bne.n	8005112 <HAL_ADC_Start+0x17e>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d114      	bne.n	8005112 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689a      	ldr	r2, [r3, #8]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80050f6:	609a      	str	r2, [r3, #8]
 80050f8:	e00b      	b.n	8005112 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	f043 0210 	orr.w	r2, r3, #16
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800510a:	f043 0201 	orr.w	r2, r3, #1
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	20000110 	.word	0x20000110
 8005124:	431bde83 	.word	0x431bde83
 8005128:	40012300 	.word	0x40012300
 800512c:	40012000 	.word	0x40012000
 8005130:	40012100 	.word	0x40012100
 8005134:	40012200 	.word	0x40012200

08005138 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005146:	4618      	mov	r0, r3
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_ADC_ConfigChannel+0x1c>
 800516c:	2302      	movs	r3, #2
 800516e:	e113      	b.n	8005398 <HAL_ADC_ConfigChannel+0x244>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b09      	cmp	r3, #9
 800517e:	d925      	bls.n	80051cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68d9      	ldr	r1, [r3, #12]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	b29b      	uxth	r3, r3
 800518c:	461a      	mov	r2, r3
 800518e:	4613      	mov	r3, r2
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	4413      	add	r3, r2
 8005194:	3b1e      	subs	r3, #30
 8005196:	2207      	movs	r2, #7
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	43da      	mvns	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	400a      	ands	r2, r1
 80051a4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68d9      	ldr	r1, [r3, #12]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	4618      	mov	r0, r3
 80051b8:	4603      	mov	r3, r0
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4403      	add	r3, r0
 80051be:	3b1e      	subs	r3, #30
 80051c0:	409a      	lsls	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	60da      	str	r2, [r3, #12]
 80051ca:	e022      	b.n	8005212 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6919      	ldr	r1, [r3, #16]
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	461a      	mov	r2, r3
 80051da:	4613      	mov	r3, r2
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	4413      	add	r3, r2
 80051e0:	2207      	movs	r2, #7
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	43da      	mvns	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	400a      	ands	r2, r1
 80051ee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6919      	ldr	r1, [r3, #16]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	b29b      	uxth	r3, r3
 8005200:	4618      	mov	r0, r3
 8005202:	4603      	mov	r3, r0
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	4403      	add	r3, r0
 8005208:	409a      	lsls	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	2b06      	cmp	r3, #6
 8005218:	d824      	bhi.n	8005264 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	3b05      	subs	r3, #5
 800522c:	221f      	movs	r2, #31
 800522e:	fa02 f303 	lsl.w	r3, r2, r3
 8005232:	43da      	mvns	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	400a      	ands	r2, r1
 800523a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	b29b      	uxth	r3, r3
 8005248:	4618      	mov	r0, r3
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	4613      	mov	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4413      	add	r3, r2
 8005254:	3b05      	subs	r3, #5
 8005256:	fa00 f203 	lsl.w	r2, r0, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	635a      	str	r2, [r3, #52]	; 0x34
 8005262:	e04c      	b.n	80052fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	2b0c      	cmp	r3, #12
 800526a:	d824      	bhi.n	80052b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	4613      	mov	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	4413      	add	r3, r2
 800527c:	3b23      	subs	r3, #35	; 0x23
 800527e:	221f      	movs	r2, #31
 8005280:	fa02 f303 	lsl.w	r3, r2, r3
 8005284:	43da      	mvns	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	400a      	ands	r2, r1
 800528c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	b29b      	uxth	r3, r3
 800529a:	4618      	mov	r0, r3
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	3b23      	subs	r3, #35	; 0x23
 80052a8:	fa00 f203 	lsl.w	r2, r0, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	631a      	str	r2, [r3, #48]	; 0x30
 80052b4:	e023      	b.n	80052fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	3b41      	subs	r3, #65	; 0x41
 80052c8:	221f      	movs	r2, #31
 80052ca:	fa02 f303 	lsl.w	r3, r2, r3
 80052ce:	43da      	mvns	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	400a      	ands	r2, r1
 80052d6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	4618      	mov	r0, r3
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	3b41      	subs	r3, #65	; 0x41
 80052f2:	fa00 f203 	lsl.w	r2, r0, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052fe:	4b29      	ldr	r3, [pc, #164]	; (80053a4 <HAL_ADC_ConfigChannel+0x250>)
 8005300:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a28      	ldr	r2, [pc, #160]	; (80053a8 <HAL_ADC_ConfigChannel+0x254>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d10f      	bne.n	800532c <HAL_ADC_ConfigChannel+0x1d8>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2b12      	cmp	r3, #18
 8005312:	d10b      	bne.n	800532c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1d      	ldr	r2, [pc, #116]	; (80053a8 <HAL_ADC_ConfigChannel+0x254>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d12b      	bne.n	800538e <HAL_ADC_ConfigChannel+0x23a>
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a1c      	ldr	r2, [pc, #112]	; (80053ac <HAL_ADC_ConfigChannel+0x258>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d003      	beq.n	8005348 <HAL_ADC_ConfigChannel+0x1f4>
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2b11      	cmp	r3, #17
 8005346:	d122      	bne.n	800538e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a11      	ldr	r2, [pc, #68]	; (80053ac <HAL_ADC_ConfigChannel+0x258>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d111      	bne.n	800538e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800536a:	4b11      	ldr	r3, [pc, #68]	; (80053b0 <HAL_ADC_ConfigChannel+0x25c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a11      	ldr	r2, [pc, #68]	; (80053b4 <HAL_ADC_ConfigChannel+0x260>)
 8005370:	fba2 2303 	umull	r2, r3, r2, r3
 8005374:	0c9a      	lsrs	r2, r3, #18
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005380:	e002      	b.n	8005388 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	3b01      	subs	r3, #1
 8005386:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f9      	bne.n	8005382 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr
 80053a4:	40012300 	.word	0x40012300
 80053a8:	40012000 	.word	0x40012000
 80053ac:	10000012 	.word	0x10000012
 80053b0:	20000110 	.word	0x20000110
 80053b4:	431bde83 	.word	0x431bde83

080053b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053c0:	4b79      	ldr	r3, [pc, #484]	; (80055a8 <ADC_Init+0x1f0>)
 80053c2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	431a      	orrs	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6859      	ldr	r1, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	021a      	lsls	r2, r3, #8
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685a      	ldr	r2, [r3, #4]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005410:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6859      	ldr	r1, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	4a58      	ldr	r2, [pc, #352]	; (80055ac <ADC_Init+0x1f4>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d022      	beq.n	8005496 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689a      	ldr	r2, [r3, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800545e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6899      	ldr	r1, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005480:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6899      	ldr	r1, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	609a      	str	r2, [r3, #8]
 8005494:	e00f      	b.n	80054b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80054a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80054b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0202 	bic.w	r2, r2, #2
 80054c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6899      	ldr	r1, [r3, #8]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	7e1b      	ldrb	r3, [r3, #24]
 80054d0:	005a      	lsls	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01b      	beq.n	800551c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005502:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6859      	ldr	r1, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	3b01      	subs	r3, #1
 8005510:	035a      	lsls	r2, r3, #13
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e007      	b.n	800552c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800552a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800553a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	3b01      	subs	r3, #1
 8005548:	051a      	lsls	r2, r3, #20
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6899      	ldr	r1, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800556e:	025a      	lsls	r2, r3, #9
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6899      	ldr	r1, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	029a      	lsls	r2, r3, #10
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	609a      	str	r2, [r3, #8]
}
 800559c:	bf00      	nop
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	40012300 	.word	0x40012300
 80055ac:	0f000001 	.word	0x0f000001

080055b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f003 0307 	and.w	r3, r3, #7
 80055be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055c0:	4b0c      	ldr	r3, [pc, #48]	; (80055f4 <__NVIC_SetPriorityGrouping+0x44>)
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055cc:	4013      	ands	r3, r2
 80055ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055e2:	4a04      	ldr	r2, [pc, #16]	; (80055f4 <__NVIC_SetPriorityGrouping+0x44>)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	60d3      	str	r3, [r2, #12]
}
 80055e8:	bf00      	nop
 80055ea:	3714      	adds	r7, #20
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr
 80055f4:	e000ed00 	.word	0xe000ed00

080055f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055f8:	b480      	push	{r7}
 80055fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055fc:	4b04      	ldr	r3, [pc, #16]	; (8005610 <__NVIC_GetPriorityGrouping+0x18>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	0a1b      	lsrs	r3, r3, #8
 8005602:	f003 0307 	and.w	r3, r3, #7
}
 8005606:	4618      	mov	r0, r3
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	e000ed00 	.word	0xe000ed00

08005614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800561e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005622:	2b00      	cmp	r3, #0
 8005624:	db0b      	blt.n	800563e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005626:	79fb      	ldrb	r3, [r7, #7]
 8005628:	f003 021f 	and.w	r2, r3, #31
 800562c:	4907      	ldr	r1, [pc, #28]	; (800564c <__NVIC_EnableIRQ+0x38>)
 800562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005632:	095b      	lsrs	r3, r3, #5
 8005634:	2001      	movs	r0, #1
 8005636:	fa00 f202 	lsl.w	r2, r0, r2
 800563a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	e000e100 	.word	0xe000e100

08005650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	6039      	str	r1, [r7, #0]
 800565a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800565c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005660:	2b00      	cmp	r3, #0
 8005662:	db0a      	blt.n	800567a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b2da      	uxtb	r2, r3
 8005668:	490c      	ldr	r1, [pc, #48]	; (800569c <__NVIC_SetPriority+0x4c>)
 800566a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566e:	0112      	lsls	r2, r2, #4
 8005670:	b2d2      	uxtb	r2, r2
 8005672:	440b      	add	r3, r1
 8005674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005678:	e00a      	b.n	8005690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	b2da      	uxtb	r2, r3
 800567e:	4908      	ldr	r1, [pc, #32]	; (80056a0 <__NVIC_SetPriority+0x50>)
 8005680:	79fb      	ldrb	r3, [r7, #7]
 8005682:	f003 030f 	and.w	r3, r3, #15
 8005686:	3b04      	subs	r3, #4
 8005688:	0112      	lsls	r2, r2, #4
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	440b      	add	r3, r1
 800568e:	761a      	strb	r2, [r3, #24]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	e000e100 	.word	0xe000e100
 80056a0:	e000ed00 	.word	0xe000ed00

080056a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b089      	sub	sp, #36	; 0x24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	f1c3 0307 	rsb	r3, r3, #7
 80056be:	2b04      	cmp	r3, #4
 80056c0:	bf28      	it	cs
 80056c2:	2304      	movcs	r3, #4
 80056c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	3304      	adds	r3, #4
 80056ca:	2b06      	cmp	r3, #6
 80056cc:	d902      	bls.n	80056d4 <NVIC_EncodePriority+0x30>
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	3b03      	subs	r3, #3
 80056d2:	e000      	b.n	80056d6 <NVIC_EncodePriority+0x32>
 80056d4:	2300      	movs	r3, #0
 80056d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056d8:	f04f 32ff 	mov.w	r2, #4294967295
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	fa02 f303 	lsl.w	r3, r2, r3
 80056e2:	43da      	mvns	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	401a      	ands	r2, r3
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056ec:	f04f 31ff 	mov.w	r1, #4294967295
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	fa01 f303 	lsl.w	r3, r1, r3
 80056f6:	43d9      	mvns	r1, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056fc:	4313      	orrs	r3, r2
         );
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3724      	adds	r7, #36	; 0x24
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
	...

0800570c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	3b01      	subs	r3, #1
 8005718:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800571c:	d301      	bcc.n	8005722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800571e:	2301      	movs	r3, #1
 8005720:	e00f      	b.n	8005742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005722:	4a0a      	ldr	r2, [pc, #40]	; (800574c <SysTick_Config+0x40>)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	3b01      	subs	r3, #1
 8005728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800572a:	210f      	movs	r1, #15
 800572c:	f04f 30ff 	mov.w	r0, #4294967295
 8005730:	f7ff ff8e 	bl	8005650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005734:	4b05      	ldr	r3, [pc, #20]	; (800574c <SysTick_Config+0x40>)
 8005736:	2200      	movs	r2, #0
 8005738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800573a:	4b04      	ldr	r3, [pc, #16]	; (800574c <SysTick_Config+0x40>)
 800573c:	2207      	movs	r2, #7
 800573e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	e000e010 	.word	0xe000e010

08005750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7ff ff29 	bl	80055b0 <__NVIC_SetPriorityGrouping>
}
 800575e:	bf00      	nop
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005766:	b580      	push	{r7, lr}
 8005768:	b086      	sub	sp, #24
 800576a:	af00      	add	r7, sp, #0
 800576c:	4603      	mov	r3, r0
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	607a      	str	r2, [r7, #4]
 8005772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005774:	2300      	movs	r3, #0
 8005776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005778:	f7ff ff3e 	bl	80055f8 <__NVIC_GetPriorityGrouping>
 800577c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	6978      	ldr	r0, [r7, #20]
 8005784:	f7ff ff8e 	bl	80056a4 <NVIC_EncodePriority>
 8005788:	4602      	mov	r2, r0
 800578a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800578e:	4611      	mov	r1, r2
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff ff5d 	bl	8005650 <__NVIC_SetPriority>
}
 8005796:	bf00      	nop
 8005798:	3718      	adds	r7, #24
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b082      	sub	sp, #8
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	4603      	mov	r3, r0
 80057a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7ff ff31 	bl	8005614 <__NVIC_EnableIRQ>
}
 80057b2:	bf00      	nop
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b082      	sub	sp, #8
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff ffa2 	bl	800570c <SysTick_Config>
 80057c8:	4603      	mov	r3, r0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3708      	adds	r7, #8
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
	...

080057d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80057e0:	f7ff fb64 	bl	8004eac <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e099      	b.n	8005924 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005810:	e00f      	b.n	8005832 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005812:	f7ff fb4b 	bl	8004eac <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b05      	cmp	r3, #5
 800581e:	d908      	bls.n	8005832 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2203      	movs	r2, #3
 800582a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e078      	b.n	8005924 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e8      	bne.n	8005812 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	4b38      	ldr	r3, [pc, #224]	; (800592c <HAL_DMA_Init+0x158>)
 800584c:	4013      	ands	r3, r2
 800584e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800585e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800586a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005888:	2b04      	cmp	r3, #4
 800588a:	d107      	bne.n	800589c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	4313      	orrs	r3, r2
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0307 	bic.w	r3, r3, #7
 80058b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d117      	bne.n	80058f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00e      	beq.n	80058f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 fb01 	bl	8005ee0 <DMA_CheckFifoParam>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d008      	beq.n	80058f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2240      	movs	r2, #64	; 0x40
 80058e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80058f2:	2301      	movs	r3, #1
 80058f4:	e016      	b.n	8005924 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fab8 	bl	8005e74 <DMA_CalcBaseAndBitshift>
 8005904:	4603      	mov	r3, r0
 8005906:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590c:	223f      	movs	r2, #63	; 0x3f
 800590e:	409a      	lsls	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	f010803f 	.word	0xf010803f

08005930 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
 800593c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005946:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_DMA_Start_IT+0x26>
 8005952:	2302      	movs	r3, #2
 8005954:	e040      	b.n	80059d8 <HAL_DMA_Start_IT+0xa8>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d12f      	bne.n	80059ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2202      	movs	r2, #2
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68b9      	ldr	r1, [r7, #8]
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 fa4a 	bl	8005e18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005988:	223f      	movs	r2, #63	; 0x3f
 800598a:	409a      	lsls	r2, r3
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0216 	orr.w	r2, r2, #22
 800599e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d007      	beq.n	80059b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0208 	orr.w	r2, r2, #8
 80059b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0201 	orr.w	r2, r2, #1
 80059c6:	601a      	str	r2, [r3, #0]
 80059c8:	e005      	b.n	80059d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
 80059d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80059ee:	f7ff fa5d 	bl	8004eac <HAL_GetTick>
 80059f2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d008      	beq.n	8005a12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2280      	movs	r2, #128	; 0x80
 8005a04:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e052      	b.n	8005ab8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 0216 	bic.w	r2, r2, #22
 8005a20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695a      	ldr	r2, [r3, #20]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d103      	bne.n	8005a42 <HAL_DMA_Abort+0x62>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0208 	bic.w	r2, r2, #8
 8005a50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a62:	e013      	b.n	8005a8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a64:	f7ff fa22 	bl	8004eac <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	2b05      	cmp	r3, #5
 8005a70:	d90c      	bls.n	8005a8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2220      	movs	r2, #32
 8005a76:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2203      	movs	r2, #3
 8005a7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e015      	b.n	8005ab8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e4      	bne.n	8005a64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a9e:	223f      	movs	r2, #63	; 0x3f
 8005aa0:	409a      	lsls	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d004      	beq.n	8005ade <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2280      	movs	r2, #128	; 0x80
 8005ad8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e00c      	b.n	8005af8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2205      	movs	r2, #5
 8005ae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 0201 	bic.w	r2, r2, #1
 8005af4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b10:	4b8e      	ldr	r3, [pc, #568]	; (8005d4c <HAL_DMA_IRQHandler+0x248>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a8e      	ldr	r2, [pc, #568]	; (8005d50 <HAL_DMA_IRQHandler+0x24c>)
 8005b16:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1a:	0a9b      	lsrs	r3, r3, #10
 8005b1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b2e:	2208      	movs	r2, #8
 8005b30:	409a      	lsls	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4013      	ands	r3, r2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d01a      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d013      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0204 	bic.w	r2, r2, #4
 8005b56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b5c:	2208      	movs	r2, #8
 8005b5e:	409a      	lsls	r2, r3
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b68:	f043 0201 	orr.w	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b74:	2201      	movs	r2, #1
 8005b76:	409a      	lsls	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d012      	beq.n	8005ba6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00b      	beq.n	8005ba6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b92:	2201      	movs	r2, #1
 8005b94:	409a      	lsls	r2, r3
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9e:	f043 0202 	orr.w	r2, r3, #2
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005baa:	2204      	movs	r2, #4
 8005bac:	409a      	lsls	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d012      	beq.n	8005bdc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00b      	beq.n	8005bdc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc8:	2204      	movs	r2, #4
 8005bca:	409a      	lsls	r2, r3
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd4:	f043 0204 	orr.w	r2, r3, #4
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005be0:	2210      	movs	r2, #16
 8005be2:	409a      	lsls	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4013      	ands	r3, r2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d043      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d03c      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bfe:	2210      	movs	r2, #16
 8005c00:	409a      	lsls	r2, r3
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d018      	beq.n	8005c46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d108      	bne.n	8005c34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d024      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	4798      	blx	r3
 8005c32:	e01f      	b.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01b      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4798      	blx	r3
 8005c44:	e016      	b.n	8005c74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d107      	bne.n	8005c64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 0208 	bic.w	r2, r2, #8
 8005c62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c78:	2220      	movs	r2, #32
 8005c7a:	409a      	lsls	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 808f 	beq.w	8005da4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0310 	and.w	r3, r3, #16
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 8087 	beq.w	8005da4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	409a      	lsls	r2, r3
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	d136      	bne.n	8005d1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0216 	bic.w	r2, r2, #22
 8005cbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695a      	ldr	r2, [r3, #20]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ccc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d103      	bne.n	8005cde <HAL_DMA_IRQHandler+0x1da>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d007      	beq.n	8005cee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0208 	bic.w	r2, r2, #8
 8005cec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf2:	223f      	movs	r2, #63	; 0x3f
 8005cf4:	409a      	lsls	r2, r3
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d07e      	beq.n	8005e10 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	4798      	blx	r3
        }
        return;
 8005d1a:	e079      	b.n	8005e10 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d01d      	beq.n	8005d66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10d      	bne.n	8005d54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d031      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
 8005d48:	e02c      	b.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
 8005d4a:	bf00      	nop
 8005d4c:	20000110 	.word	0x20000110
 8005d50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d023      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	4798      	blx	r3
 8005d64:	e01e      	b.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10f      	bne.n	8005d94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0210 	bic.w	r2, r2, #16
 8005d82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d032      	beq.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db0:	f003 0301 	and.w	r3, r3, #1
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d022      	beq.n	8005dfe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2205      	movs	r2, #5
 8005dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	60bb      	str	r3, [r7, #8]
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d307      	bcc.n	8005dec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1f2      	bne.n	8005dd0 <HAL_DMA_IRQHandler+0x2cc>
 8005dea:	e000      	b.n	8005dee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005dec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	4798      	blx	r3
 8005e0e:	e000      	b.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e10:	bf00      	nop
    }
  }
}
 8005e12:	3718      	adds	r7, #24
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2b40      	cmp	r3, #64	; 0x40
 8005e44:	d108      	bne.n	8005e58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e56:	e007      	b.n	8005e68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	60da      	str	r2, [r3, #12]
}
 8005e68:	bf00      	nop
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	3b10      	subs	r3, #16
 8005e84:	4a14      	ldr	r2, [pc, #80]	; (8005ed8 <DMA_CalcBaseAndBitshift+0x64>)
 8005e86:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8a:	091b      	lsrs	r3, r3, #4
 8005e8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e8e:	4a13      	ldr	r2, [pc, #76]	; (8005edc <DMA_CalcBaseAndBitshift+0x68>)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	4413      	add	r3, r2
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b03      	cmp	r3, #3
 8005ea0:	d909      	bls.n	8005eb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005eaa:	f023 0303 	bic.w	r3, r3, #3
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	659a      	str	r2, [r3, #88]	; 0x58
 8005eb4:	e007      	b.n	8005ec6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ebe:	f023 0303 	bic.w	r3, r3, #3
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3714      	adds	r7, #20
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	aaaaaaab 	.word	0xaaaaaaab
 8005edc:	0800ddc8 	.word	0x0800ddc8

08005ee0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d11f      	bne.n	8005f3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d856      	bhi.n	8005fae <DMA_CheckFifoParam+0xce>
 8005f00:	a201      	add	r2, pc, #4	; (adr r2, 8005f08 <DMA_CheckFifoParam+0x28>)
 8005f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f06:	bf00      	nop
 8005f08:	08005f19 	.word	0x08005f19
 8005f0c:	08005f2b 	.word	0x08005f2b
 8005f10:	08005f19 	.word	0x08005f19
 8005f14:	08005faf 	.word	0x08005faf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d046      	beq.n	8005fb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f28:	e043      	b.n	8005fb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f32:	d140      	bne.n	8005fb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f38:	e03d      	b.n	8005fb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f42:	d121      	bne.n	8005f88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b03      	cmp	r3, #3
 8005f48:	d837      	bhi.n	8005fba <DMA_CheckFifoParam+0xda>
 8005f4a:	a201      	add	r2, pc, #4	; (adr r2, 8005f50 <DMA_CheckFifoParam+0x70>)
 8005f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f50:	08005f61 	.word	0x08005f61
 8005f54:	08005f67 	.word	0x08005f67
 8005f58:	08005f61 	.word	0x08005f61
 8005f5c:	08005f79 	.word	0x08005f79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	73fb      	strb	r3, [r7, #15]
      break;
 8005f64:	e030      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d025      	beq.n	8005fbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f76:	e022      	b.n	8005fbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f80:	d11f      	bne.n	8005fc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f86:	e01c      	b.n	8005fc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d903      	bls.n	8005f96 <DMA_CheckFifoParam+0xb6>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d003      	beq.n	8005f9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f94:	e018      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
      break;
 8005f9a:	e015      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00e      	beq.n	8005fc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      break;
 8005fac:	e00b      	b.n	8005fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8005fae:	bf00      	nop
 8005fb0:	e00a      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb2:	bf00      	nop
 8005fb4:	e008      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb6:	bf00      	nop
 8005fb8:	e006      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fba:	bf00      	nop
 8005fbc:	e004      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fbe:	bf00      	nop
 8005fc0:	e002      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005fc2:	bf00      	nop
 8005fc4:	e000      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fc6:	bf00      	nop
    }
  } 
  
  return status; 
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop

08005fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b089      	sub	sp, #36	; 0x24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fee:	2300      	movs	r3, #0
 8005ff0:	61fb      	str	r3, [r7, #28]
 8005ff2:	e177      	b.n	80062e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4013      	ands	r3, r2
 8006006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	429a      	cmp	r2, r3
 800600e:	f040 8166 	bne.w	80062de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	2b01      	cmp	r3, #1
 800601c:	d005      	beq.n	800602a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006026:	2b02      	cmp	r3, #2
 8006028:	d130      	bne.n	800608c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	2203      	movs	r2, #3
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43db      	mvns	r3, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4013      	ands	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4313      	orrs	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	69ba      	ldr	r2, [r7, #24]
 8006058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006060:	2201      	movs	r2, #1
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	fa02 f303 	lsl.w	r3, r2, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	4013      	ands	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 0201 	and.w	r2, r3, #1
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f003 0303 	and.w	r3, r3, #3
 8006094:	2b03      	cmp	r3, #3
 8006096:	d017      	beq.n	80060c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	2203      	movs	r2, #3
 80060a4:	fa02 f303 	lsl.w	r3, r2, r3
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4013      	ands	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	4313      	orrs	r3, r2
 80060c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d123      	bne.n	800611c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	08da      	lsrs	r2, r3, #3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	3208      	adds	r2, #8
 80060dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	220f      	movs	r2, #15
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	43db      	mvns	r3, r3
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4013      	ands	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	691a      	ldr	r2, [r3, #16]
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	fa02 f303 	lsl.w	r3, r2, r3
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4313      	orrs	r3, r2
 800610c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	08da      	lsrs	r2, r3, #3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	3208      	adds	r2, #8
 8006116:	69b9      	ldr	r1, [r7, #24]
 8006118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	2203      	movs	r2, #3
 8006128:	fa02 f303 	lsl.w	r3, r2, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	4013      	ands	r3, r2
 8006132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 0203 	and.w	r2, r3, #3
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	fa02 f303 	lsl.w	r3, r2, r3
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	4313      	orrs	r3, r2
 8006148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 80c0 	beq.w	80062de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800615e:	2300      	movs	r3, #0
 8006160:	60fb      	str	r3, [r7, #12]
 8006162:	4b66      	ldr	r3, [pc, #408]	; (80062fc <HAL_GPIO_Init+0x324>)
 8006164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006166:	4a65      	ldr	r2, [pc, #404]	; (80062fc <HAL_GPIO_Init+0x324>)
 8006168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800616c:	6453      	str	r3, [r2, #68]	; 0x44
 800616e:	4b63      	ldr	r3, [pc, #396]	; (80062fc <HAL_GPIO_Init+0x324>)
 8006170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006176:	60fb      	str	r3, [r7, #12]
 8006178:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800617a:	4a61      	ldr	r2, [pc, #388]	; (8006300 <HAL_GPIO_Init+0x328>)
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	089b      	lsrs	r3, r3, #2
 8006180:	3302      	adds	r3, #2
 8006182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	220f      	movs	r2, #15
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	4013      	ands	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a58      	ldr	r2, [pc, #352]	; (8006304 <HAL_GPIO_Init+0x32c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d037      	beq.n	8006216 <HAL_GPIO_Init+0x23e>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a57      	ldr	r2, [pc, #348]	; (8006308 <HAL_GPIO_Init+0x330>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d031      	beq.n	8006212 <HAL_GPIO_Init+0x23a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a56      	ldr	r2, [pc, #344]	; (800630c <HAL_GPIO_Init+0x334>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d02b      	beq.n	800620e <HAL_GPIO_Init+0x236>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a55      	ldr	r2, [pc, #340]	; (8006310 <HAL_GPIO_Init+0x338>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d025      	beq.n	800620a <HAL_GPIO_Init+0x232>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a54      	ldr	r2, [pc, #336]	; (8006314 <HAL_GPIO_Init+0x33c>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d01f      	beq.n	8006206 <HAL_GPIO_Init+0x22e>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a53      	ldr	r2, [pc, #332]	; (8006318 <HAL_GPIO_Init+0x340>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d019      	beq.n	8006202 <HAL_GPIO_Init+0x22a>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a52      	ldr	r2, [pc, #328]	; (800631c <HAL_GPIO_Init+0x344>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d013      	beq.n	80061fe <HAL_GPIO_Init+0x226>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a51      	ldr	r2, [pc, #324]	; (8006320 <HAL_GPIO_Init+0x348>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d00d      	beq.n	80061fa <HAL_GPIO_Init+0x222>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a50      	ldr	r2, [pc, #320]	; (8006324 <HAL_GPIO_Init+0x34c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d007      	beq.n	80061f6 <HAL_GPIO_Init+0x21e>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a4f      	ldr	r2, [pc, #316]	; (8006328 <HAL_GPIO_Init+0x350>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d101      	bne.n	80061f2 <HAL_GPIO_Init+0x21a>
 80061ee:	2309      	movs	r3, #9
 80061f0:	e012      	b.n	8006218 <HAL_GPIO_Init+0x240>
 80061f2:	230a      	movs	r3, #10
 80061f4:	e010      	b.n	8006218 <HAL_GPIO_Init+0x240>
 80061f6:	2308      	movs	r3, #8
 80061f8:	e00e      	b.n	8006218 <HAL_GPIO_Init+0x240>
 80061fa:	2307      	movs	r3, #7
 80061fc:	e00c      	b.n	8006218 <HAL_GPIO_Init+0x240>
 80061fe:	2306      	movs	r3, #6
 8006200:	e00a      	b.n	8006218 <HAL_GPIO_Init+0x240>
 8006202:	2305      	movs	r3, #5
 8006204:	e008      	b.n	8006218 <HAL_GPIO_Init+0x240>
 8006206:	2304      	movs	r3, #4
 8006208:	e006      	b.n	8006218 <HAL_GPIO_Init+0x240>
 800620a:	2303      	movs	r3, #3
 800620c:	e004      	b.n	8006218 <HAL_GPIO_Init+0x240>
 800620e:	2302      	movs	r3, #2
 8006210:	e002      	b.n	8006218 <HAL_GPIO_Init+0x240>
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <HAL_GPIO_Init+0x240>
 8006216:	2300      	movs	r3, #0
 8006218:	69fa      	ldr	r2, [r7, #28]
 800621a:	f002 0203 	and.w	r2, r2, #3
 800621e:	0092      	lsls	r2, r2, #2
 8006220:	4093      	lsls	r3, r2
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	4313      	orrs	r3, r2
 8006226:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006228:	4935      	ldr	r1, [pc, #212]	; (8006300 <HAL_GPIO_Init+0x328>)
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	089b      	lsrs	r3, r3, #2
 800622e:	3302      	adds	r3, #2
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006236:	4b3d      	ldr	r3, [pc, #244]	; (800632c <HAL_GPIO_Init+0x354>)
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	43db      	mvns	r3, r3
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	4013      	ands	r3, r2
 8006244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006252:	69ba      	ldr	r2, [r7, #24]
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	4313      	orrs	r3, r2
 8006258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800625a:	4a34      	ldr	r2, [pc, #208]	; (800632c <HAL_GPIO_Init+0x354>)
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006260:	4b32      	ldr	r3, [pc, #200]	; (800632c <HAL_GPIO_Init+0x354>)
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	43db      	mvns	r3, r3
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	4013      	ands	r3, r2
 800626e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4313      	orrs	r3, r2
 8006282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006284:	4a29      	ldr	r2, [pc, #164]	; (800632c <HAL_GPIO_Init+0x354>)
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800628a:	4b28      	ldr	r3, [pc, #160]	; (800632c <HAL_GPIO_Init+0x354>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	43db      	mvns	r3, r3
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	4013      	ands	r3, r2
 8006298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062ae:	4a1f      	ldr	r2, [pc, #124]	; (800632c <HAL_GPIO_Init+0x354>)
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062b4:	4b1d      	ldr	r3, [pc, #116]	; (800632c <HAL_GPIO_Init+0x354>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	43db      	mvns	r3, r3
 80062be:	69ba      	ldr	r2, [r7, #24]
 80062c0:	4013      	ands	r3, r2
 80062c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d003      	beq.n	80062d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062d8:	4a14      	ldr	r2, [pc, #80]	; (800632c <HAL_GPIO_Init+0x354>)
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	3301      	adds	r3, #1
 80062e2:	61fb      	str	r3, [r7, #28]
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	2b0f      	cmp	r3, #15
 80062e8:	f67f ae84 	bls.w	8005ff4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	3724      	adds	r7, #36	; 0x24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40023800 	.word	0x40023800
 8006300:	40013800 	.word	0x40013800
 8006304:	40020000 	.word	0x40020000
 8006308:	40020400 	.word	0x40020400
 800630c:	40020800 	.word	0x40020800
 8006310:	40020c00 	.word	0x40020c00
 8006314:	40021000 	.word	0x40021000
 8006318:	40021400 	.word	0x40021400
 800631c:	40021800 	.word	0x40021800
 8006320:	40021c00 	.word	0x40021c00
 8006324:	40022000 	.word	0x40022000
 8006328:	40022400 	.word	0x40022400
 800632c:	40013c00 	.word	0x40013c00

08006330 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	460b      	mov	r3, r1
 800633a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691a      	ldr	r2, [r3, #16]
 8006340:	887b      	ldrh	r3, [r7, #2]
 8006342:	4013      	ands	r3, r2
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
 800634c:	e001      	b.n	8006352 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800634e:	2300      	movs	r3, #0
 8006350:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006352:	7bfb      	ldrb	r3, [r7, #15]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	460b      	mov	r3, r1
 800636a:	807b      	strh	r3, [r7, #2]
 800636c:	4613      	mov	r3, r2
 800636e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006370:	787b      	ldrb	r3, [r7, #1]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d003      	beq.n	800637e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006376:	887a      	ldrh	r2, [r7, #2]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800637c:	e003      	b.n	8006386 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800637e:	887b      	ldrh	r3, [r7, #2]
 8006380:	041a      	lsls	r2, r3, #16
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	619a      	str	r2, [r3, #24]
}
 8006386:	bf00      	nop
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
	...

08006394 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b086      	sub	sp, #24
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e267      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d075      	beq.n	800649e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063b2:	4b88      	ldr	r3, [pc, #544]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 030c 	and.w	r3, r3, #12
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d00c      	beq.n	80063d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063be:	4b85      	ldr	r3, [pc, #532]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063c6:	2b08      	cmp	r3, #8
 80063c8:	d112      	bne.n	80063f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ca:	4b82      	ldr	r3, [pc, #520]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063d6:	d10b      	bne.n	80063f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063d8:	4b7e      	ldr	r3, [pc, #504]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d05b      	beq.n	800649c <HAL_RCC_OscConfig+0x108>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d157      	bne.n	800649c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e242      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f8:	d106      	bne.n	8006408 <HAL_RCC_OscConfig+0x74>
 80063fa:	4b76      	ldr	r3, [pc, #472]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a75      	ldr	r2, [pc, #468]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006404:	6013      	str	r3, [r2, #0]
 8006406:	e01d      	b.n	8006444 <HAL_RCC_OscConfig+0xb0>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006410:	d10c      	bne.n	800642c <HAL_RCC_OscConfig+0x98>
 8006412:	4b70      	ldr	r3, [pc, #448]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a6f      	ldr	r2, [pc, #444]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006418:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	4b6d      	ldr	r3, [pc, #436]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a6c      	ldr	r2, [pc, #432]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	e00b      	b.n	8006444 <HAL_RCC_OscConfig+0xb0>
 800642c:	4b69      	ldr	r3, [pc, #420]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a68      	ldr	r2, [pc, #416]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006436:	6013      	str	r3, [r2, #0]
 8006438:	4b66      	ldr	r3, [pc, #408]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a65      	ldr	r2, [pc, #404]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 800643e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006442:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d013      	beq.n	8006474 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800644c:	f7fe fd2e 	bl	8004eac <HAL_GetTick>
 8006450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006452:	e008      	b.n	8006466 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006454:	f7fe fd2a 	bl	8004eac <HAL_GetTick>
 8006458:	4602      	mov	r2, r0
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	2b64      	cmp	r3, #100	; 0x64
 8006460:	d901      	bls.n	8006466 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e207      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006466:	4b5b      	ldr	r3, [pc, #364]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d0f0      	beq.n	8006454 <HAL_RCC_OscConfig+0xc0>
 8006472:	e014      	b.n	800649e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006474:	f7fe fd1a 	bl	8004eac <HAL_GetTick>
 8006478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800647a:	e008      	b.n	800648e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800647c:	f7fe fd16 	bl	8004eac <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b64      	cmp	r3, #100	; 0x64
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e1f3      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800648e:	4b51      	ldr	r3, [pc, #324]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1f0      	bne.n	800647c <HAL_RCC_OscConfig+0xe8>
 800649a:	e000      	b.n	800649e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800649c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d063      	beq.n	8006572 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064aa:	4b4a      	ldr	r3, [pc, #296]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 030c 	and.w	r3, r3, #12
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00b      	beq.n	80064ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064b6:	4b47      	ldr	r3, [pc, #284]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064be:	2b08      	cmp	r3, #8
 80064c0:	d11c      	bne.n	80064fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064c2:	4b44      	ldr	r3, [pc, #272]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d116      	bne.n	80064fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ce:	4b41      	ldr	r3, [pc, #260]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <HAL_RCC_OscConfig+0x152>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d001      	beq.n	80064e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e1c7      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064e6:	4b3b      	ldr	r3, [pc, #236]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	00db      	lsls	r3, r3, #3
 80064f4:	4937      	ldr	r1, [pc, #220]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064fa:	e03a      	b.n	8006572 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d020      	beq.n	8006546 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006504:	4b34      	ldr	r3, [pc, #208]	; (80065d8 <HAL_RCC_OscConfig+0x244>)
 8006506:	2201      	movs	r2, #1
 8006508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800650a:	f7fe fccf 	bl	8004eac <HAL_GetTick>
 800650e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006510:	e008      	b.n	8006524 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006512:	f7fe fccb 	bl	8004eac <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	2b02      	cmp	r3, #2
 800651e:	d901      	bls.n	8006524 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006520:	2303      	movs	r3, #3
 8006522:	e1a8      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006524:	4b2b      	ldr	r3, [pc, #172]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0f0      	beq.n	8006512 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006530:	4b28      	ldr	r3, [pc, #160]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	00db      	lsls	r3, r3, #3
 800653e:	4925      	ldr	r1, [pc, #148]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006540:	4313      	orrs	r3, r2
 8006542:	600b      	str	r3, [r1, #0]
 8006544:	e015      	b.n	8006572 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006546:	4b24      	ldr	r3, [pc, #144]	; (80065d8 <HAL_RCC_OscConfig+0x244>)
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654c:	f7fe fcae 	bl	8004eac <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006552:	e008      	b.n	8006566 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006554:	f7fe fcaa 	bl	8004eac <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b02      	cmp	r3, #2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e187      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006566:	4b1b      	ldr	r3, [pc, #108]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1f0      	bne.n	8006554 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0308 	and.w	r3, r3, #8
 800657a:	2b00      	cmp	r3, #0
 800657c:	d036      	beq.n	80065ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d016      	beq.n	80065b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006586:	4b15      	ldr	r3, [pc, #84]	; (80065dc <HAL_RCC_OscConfig+0x248>)
 8006588:	2201      	movs	r2, #1
 800658a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800658c:	f7fe fc8e 	bl	8004eac <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006594:	f7fe fc8a 	bl	8004eac <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e167      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065a6:	4b0b      	ldr	r3, [pc, #44]	; (80065d4 <HAL_RCC_OscConfig+0x240>)
 80065a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0f0      	beq.n	8006594 <HAL_RCC_OscConfig+0x200>
 80065b2:	e01b      	b.n	80065ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065b4:	4b09      	ldr	r3, [pc, #36]	; (80065dc <HAL_RCC_OscConfig+0x248>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ba:	f7fe fc77 	bl	8004eac <HAL_GetTick>
 80065be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065c0:	e00e      	b.n	80065e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065c2:	f7fe fc73 	bl	8004eac <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d907      	bls.n	80065e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e150      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
 80065d4:	40023800 	.word	0x40023800
 80065d8:	42470000 	.word	0x42470000
 80065dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065e0:	4b88      	ldr	r3, [pc, #544]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80065e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1ea      	bne.n	80065c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 0304 	and.w	r3, r3, #4
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 8097 	beq.w	8006728 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065fa:	2300      	movs	r3, #0
 80065fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065fe:	4b81      	ldr	r3, [pc, #516]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10f      	bne.n	800662a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800660a:	2300      	movs	r3, #0
 800660c:	60bb      	str	r3, [r7, #8]
 800660e:	4b7d      	ldr	r3, [pc, #500]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006612:	4a7c      	ldr	r2, [pc, #496]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006618:	6413      	str	r3, [r2, #64]	; 0x40
 800661a:	4b7a      	ldr	r3, [pc, #488]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006622:	60bb      	str	r3, [r7, #8]
 8006624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006626:	2301      	movs	r3, #1
 8006628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800662a:	4b77      	ldr	r3, [pc, #476]	; (8006808 <HAL_RCC_OscConfig+0x474>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006632:	2b00      	cmp	r3, #0
 8006634:	d118      	bne.n	8006668 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006636:	4b74      	ldr	r3, [pc, #464]	; (8006808 <HAL_RCC_OscConfig+0x474>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a73      	ldr	r2, [pc, #460]	; (8006808 <HAL_RCC_OscConfig+0x474>)
 800663c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006642:	f7fe fc33 	bl	8004eac <HAL_GetTick>
 8006646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006648:	e008      	b.n	800665c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800664a:	f7fe fc2f 	bl	8004eac <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	2b02      	cmp	r3, #2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e10c      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800665c:	4b6a      	ldr	r3, [pc, #424]	; (8006808 <HAL_RCC_OscConfig+0x474>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006664:	2b00      	cmp	r3, #0
 8006666:	d0f0      	beq.n	800664a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d106      	bne.n	800667e <HAL_RCC_OscConfig+0x2ea>
 8006670:	4b64      	ldr	r3, [pc, #400]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006674:	4a63      	ldr	r2, [pc, #396]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006676:	f043 0301 	orr.w	r3, r3, #1
 800667a:	6713      	str	r3, [r2, #112]	; 0x70
 800667c:	e01c      	b.n	80066b8 <HAL_RCC_OscConfig+0x324>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	2b05      	cmp	r3, #5
 8006684:	d10c      	bne.n	80066a0 <HAL_RCC_OscConfig+0x30c>
 8006686:	4b5f      	ldr	r3, [pc, #380]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668a:	4a5e      	ldr	r2, [pc, #376]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 800668c:	f043 0304 	orr.w	r3, r3, #4
 8006690:	6713      	str	r3, [r2, #112]	; 0x70
 8006692:	4b5c      	ldr	r3, [pc, #368]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006696:	4a5b      	ldr	r2, [pc, #364]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006698:	f043 0301 	orr.w	r3, r3, #1
 800669c:	6713      	str	r3, [r2, #112]	; 0x70
 800669e:	e00b      	b.n	80066b8 <HAL_RCC_OscConfig+0x324>
 80066a0:	4b58      	ldr	r3, [pc, #352]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80066a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a4:	4a57      	ldr	r2, [pc, #348]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80066a6:	f023 0301 	bic.w	r3, r3, #1
 80066aa:	6713      	str	r3, [r2, #112]	; 0x70
 80066ac:	4b55      	ldr	r3, [pc, #340]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80066ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b0:	4a54      	ldr	r2, [pc, #336]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80066b2:	f023 0304 	bic.w	r3, r3, #4
 80066b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d015      	beq.n	80066ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c0:	f7fe fbf4 	bl	8004eac <HAL_GetTick>
 80066c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066c6:	e00a      	b.n	80066de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066c8:	f7fe fbf0 	bl	8004eac <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e0cb      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066de:	4b49      	ldr	r3, [pc, #292]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80066e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0ee      	beq.n	80066c8 <HAL_RCC_OscConfig+0x334>
 80066ea:	e014      	b.n	8006716 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ec:	f7fe fbde 	bl	8004eac <HAL_GetTick>
 80066f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066f2:	e00a      	b.n	800670a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066f4:	f7fe fbda 	bl	8004eac <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006702:	4293      	cmp	r3, r2
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e0b5      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800670a:	4b3e      	ldr	r3, [pc, #248]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 800670c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1ee      	bne.n	80066f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006716:	7dfb      	ldrb	r3, [r7, #23]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d105      	bne.n	8006728 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800671c:	4b39      	ldr	r3, [pc, #228]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 800671e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006720:	4a38      	ldr	r2, [pc, #224]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006722:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006726:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 80a1 	beq.w	8006874 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006732:	4b34      	ldr	r3, [pc, #208]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 030c 	and.w	r3, r3, #12
 800673a:	2b08      	cmp	r3, #8
 800673c:	d05c      	beq.n	80067f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	2b02      	cmp	r3, #2
 8006744:	d141      	bne.n	80067ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006746:	4b31      	ldr	r3, [pc, #196]	; (800680c <HAL_RCC_OscConfig+0x478>)
 8006748:	2200      	movs	r2, #0
 800674a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674c:	f7fe fbae 	bl	8004eac <HAL_GetTick>
 8006750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006752:	e008      	b.n	8006766 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006754:	f7fe fbaa 	bl	8004eac <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	2b02      	cmp	r3, #2
 8006760:	d901      	bls.n	8006766 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e087      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006766:	4b27      	ldr	r3, [pc, #156]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1f0      	bne.n	8006754 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	69da      	ldr	r2, [r3, #28]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006780:	019b      	lsls	r3, r3, #6
 8006782:	431a      	orrs	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006788:	085b      	lsrs	r3, r3, #1
 800678a:	3b01      	subs	r3, #1
 800678c:	041b      	lsls	r3, r3, #16
 800678e:	431a      	orrs	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006794:	061b      	lsls	r3, r3, #24
 8006796:	491b      	ldr	r1, [pc, #108]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 8006798:	4313      	orrs	r3, r2
 800679a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800679c:	4b1b      	ldr	r3, [pc, #108]	; (800680c <HAL_RCC_OscConfig+0x478>)
 800679e:	2201      	movs	r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a2:	f7fe fb83 	bl	8004eac <HAL_GetTick>
 80067a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067aa:	f7fe fb7f 	bl	8004eac <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e05c      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067bc:	4b11      	ldr	r3, [pc, #68]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d0f0      	beq.n	80067aa <HAL_RCC_OscConfig+0x416>
 80067c8:	e054      	b.n	8006874 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ca:	4b10      	ldr	r3, [pc, #64]	; (800680c <HAL_RCC_OscConfig+0x478>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d0:	f7fe fb6c 	bl	8004eac <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067d8:	f7fe fb68 	bl	8004eac <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e045      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ea:	4b06      	ldr	r3, [pc, #24]	; (8006804 <HAL_RCC_OscConfig+0x470>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f0      	bne.n	80067d8 <HAL_RCC_OscConfig+0x444>
 80067f6:	e03d      	b.n	8006874 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d107      	bne.n	8006810 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e038      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
 8006804:	40023800 	.word	0x40023800
 8006808:	40007000 	.word	0x40007000
 800680c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006810:	4b1b      	ldr	r3, [pc, #108]	; (8006880 <HAL_RCC_OscConfig+0x4ec>)
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	2b01      	cmp	r3, #1
 800681c:	d028      	beq.n	8006870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006828:	429a      	cmp	r2, r3
 800682a:	d121      	bne.n	8006870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006836:	429a      	cmp	r2, r3
 8006838:	d11a      	bne.n	8006870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006840:	4013      	ands	r3, r2
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006846:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006848:	4293      	cmp	r3, r2
 800684a:	d111      	bne.n	8006870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006856:	085b      	lsrs	r3, r3, #1
 8006858:	3b01      	subs	r3, #1
 800685a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800685c:	429a      	cmp	r2, r3
 800685e:	d107      	bne.n	8006870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800686c:	429a      	cmp	r2, r3
 800686e:	d001      	beq.n	8006874 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e000      	b.n	8006876 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	40023800 	.word	0x40023800

08006884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e0cc      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006898:	4b68      	ldr	r3, [pc, #416]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 030f 	and.w	r3, r3, #15
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d90c      	bls.n	80068c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068a6:	4b65      	ldr	r3, [pc, #404]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ae:	4b63      	ldr	r3, [pc, #396]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d001      	beq.n	80068c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e0b8      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d020      	beq.n	800690e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0304 	and.w	r3, r3, #4
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068d8:	4b59      	ldr	r3, [pc, #356]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	4a58      	ldr	r2, [pc, #352]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0308 	and.w	r3, r3, #8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d005      	beq.n	80068fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068f0:	4b53      	ldr	r3, [pc, #332]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	4a52      	ldr	r2, [pc, #328]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068fc:	4b50      	ldr	r3, [pc, #320]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	494d      	ldr	r1, [pc, #308]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 800690a:	4313      	orrs	r3, r2
 800690c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d044      	beq.n	80069a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	2b01      	cmp	r3, #1
 8006920:	d107      	bne.n	8006932 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006922:	4b47      	ldr	r3, [pc, #284]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d119      	bne.n	8006962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e07f      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	2b02      	cmp	r3, #2
 8006938:	d003      	beq.n	8006942 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800693e:	2b03      	cmp	r3, #3
 8006940:	d107      	bne.n	8006952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006942:	4b3f      	ldr	r3, [pc, #252]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d109      	bne.n	8006962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e06f      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006952:	4b3b      	ldr	r3, [pc, #236]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0302 	and.w	r3, r3, #2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e067      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006962:	4b37      	ldr	r3, [pc, #220]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f023 0203 	bic.w	r2, r3, #3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	4934      	ldr	r1, [pc, #208]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006970:	4313      	orrs	r3, r2
 8006972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006974:	f7fe fa9a 	bl	8004eac <HAL_GetTick>
 8006978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800697a:	e00a      	b.n	8006992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800697c:	f7fe fa96 	bl	8004eac <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	f241 3288 	movw	r2, #5000	; 0x1388
 800698a:	4293      	cmp	r3, r2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e04f      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006992:	4b2b      	ldr	r3, [pc, #172]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 020c 	and.w	r2, r3, #12
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d1eb      	bne.n	800697c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069a4:	4b25      	ldr	r3, [pc, #148]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 030f 	and.w	r3, r3, #15
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d20c      	bcs.n	80069cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069b2:	4b22      	ldr	r3, [pc, #136]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 80069b4:	683a      	ldr	r2, [r7, #0]
 80069b6:	b2d2      	uxtb	r2, r2
 80069b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ba:	4b20      	ldr	r3, [pc, #128]	; (8006a3c <HAL_RCC_ClockConfig+0x1b8>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 030f 	and.w	r3, r3, #15
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d001      	beq.n	80069cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e032      	b.n	8006a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0304 	and.w	r3, r3, #4
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d008      	beq.n	80069ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069d8:	4b19      	ldr	r3, [pc, #100]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	4916      	ldr	r1, [pc, #88]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0308 	and.w	r3, r3, #8
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d009      	beq.n	8006a0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069f6:	4b12      	ldr	r3, [pc, #72]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	490e      	ldr	r1, [pc, #56]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a0a:	f000 f821 	bl	8006a50 <HAL_RCC_GetSysClockFreq>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	4b0b      	ldr	r3, [pc, #44]	; (8006a40 <HAL_RCC_ClockConfig+0x1bc>)
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	091b      	lsrs	r3, r3, #4
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	490a      	ldr	r1, [pc, #40]	; (8006a44 <HAL_RCC_ClockConfig+0x1c0>)
 8006a1c:	5ccb      	ldrb	r3, [r1, r3]
 8006a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a22:	4a09      	ldr	r2, [pc, #36]	; (8006a48 <HAL_RCC_ClockConfig+0x1c4>)
 8006a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a26:	4b09      	ldr	r3, [pc, #36]	; (8006a4c <HAL_RCC_ClockConfig+0x1c8>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe f9fa 	bl	8004e24 <HAL_InitTick>

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	40023c00 	.word	0x40023c00
 8006a40:	40023800 	.word	0x40023800
 8006a44:	0800ddb0 	.word	0x0800ddb0
 8006a48:	20000110 	.word	0x20000110
 8006a4c:	20000114 	.word	0x20000114

08006a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a54:	b094      	sub	sp, #80	; 0x50
 8006a56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a60:	2300      	movs	r3, #0
 8006a62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006a64:	2300      	movs	r3, #0
 8006a66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a68:	4b79      	ldr	r3, [pc, #484]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f003 030c 	and.w	r3, r3, #12
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d00d      	beq.n	8006a90 <HAL_RCC_GetSysClockFreq+0x40>
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	f200 80e1 	bhi.w	8006c3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d002      	beq.n	8006a84 <HAL_RCC_GetSysClockFreq+0x34>
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d003      	beq.n	8006a8a <HAL_RCC_GetSysClockFreq+0x3a>
 8006a82:	e0db      	b.n	8006c3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a84:	4b73      	ldr	r3, [pc, #460]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006a88:	e0db      	b.n	8006c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a8a:	4b72      	ldr	r3, [pc, #456]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a8e:	e0d8      	b.n	8006c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a90:	4b6f      	ldr	r3, [pc, #444]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a9a:	4b6d      	ldr	r3, [pc, #436]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d063      	beq.n	8006b6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aa6:	4b6a      	ldr	r3, [pc, #424]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	099b      	lsrs	r3, r3, #6
 8006aac:	2200      	movs	r2, #0
 8006aae:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ab0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab8:	633b      	str	r3, [r7, #48]	; 0x30
 8006aba:	2300      	movs	r3, #0
 8006abc:	637b      	str	r3, [r7, #52]	; 0x34
 8006abe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006ac2:	4622      	mov	r2, r4
 8006ac4:	462b      	mov	r3, r5
 8006ac6:	f04f 0000 	mov.w	r0, #0
 8006aca:	f04f 0100 	mov.w	r1, #0
 8006ace:	0159      	lsls	r1, r3, #5
 8006ad0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ad4:	0150      	lsls	r0, r2, #5
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4621      	mov	r1, r4
 8006adc:	1a51      	subs	r1, r2, r1
 8006ade:	6139      	str	r1, [r7, #16]
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	eb63 0301 	sbc.w	r3, r3, r1
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006af4:	4659      	mov	r1, fp
 8006af6:	018b      	lsls	r3, r1, #6
 8006af8:	4651      	mov	r1, sl
 8006afa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006afe:	4651      	mov	r1, sl
 8006b00:	018a      	lsls	r2, r1, #6
 8006b02:	4651      	mov	r1, sl
 8006b04:	ebb2 0801 	subs.w	r8, r2, r1
 8006b08:	4659      	mov	r1, fp
 8006b0a:	eb63 0901 	sbc.w	r9, r3, r1
 8006b0e:	f04f 0200 	mov.w	r2, #0
 8006b12:	f04f 0300 	mov.w	r3, #0
 8006b16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b22:	4690      	mov	r8, r2
 8006b24:	4699      	mov	r9, r3
 8006b26:	4623      	mov	r3, r4
 8006b28:	eb18 0303 	adds.w	r3, r8, r3
 8006b2c:	60bb      	str	r3, [r7, #8]
 8006b2e:	462b      	mov	r3, r5
 8006b30:	eb49 0303 	adc.w	r3, r9, r3
 8006b34:	60fb      	str	r3, [r7, #12]
 8006b36:	f04f 0200 	mov.w	r2, #0
 8006b3a:	f04f 0300 	mov.w	r3, #0
 8006b3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006b42:	4629      	mov	r1, r5
 8006b44:	028b      	lsls	r3, r1, #10
 8006b46:	4621      	mov	r1, r4
 8006b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b4c:	4621      	mov	r1, r4
 8006b4e:	028a      	lsls	r2, r1, #10
 8006b50:	4610      	mov	r0, r2
 8006b52:	4619      	mov	r1, r3
 8006b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b56:	2200      	movs	r2, #0
 8006b58:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b60:	f7fa f8a2 	bl	8000ca8 <__aeabi_uldivmod>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	4613      	mov	r3, r2
 8006b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b6c:	e058      	b.n	8006c20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b6e:	4b38      	ldr	r3, [pc, #224]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	099b      	lsrs	r3, r3, #6
 8006b74:	2200      	movs	r2, #0
 8006b76:	4618      	mov	r0, r3
 8006b78:	4611      	mov	r1, r2
 8006b7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b7e:	623b      	str	r3, [r7, #32]
 8006b80:	2300      	movs	r3, #0
 8006b82:	627b      	str	r3, [r7, #36]	; 0x24
 8006b84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b88:	4642      	mov	r2, r8
 8006b8a:	464b      	mov	r3, r9
 8006b8c:	f04f 0000 	mov.w	r0, #0
 8006b90:	f04f 0100 	mov.w	r1, #0
 8006b94:	0159      	lsls	r1, r3, #5
 8006b96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b9a:	0150      	lsls	r0, r2, #5
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4641      	mov	r1, r8
 8006ba2:	ebb2 0a01 	subs.w	sl, r2, r1
 8006ba6:	4649      	mov	r1, r9
 8006ba8:	eb63 0b01 	sbc.w	fp, r3, r1
 8006bac:	f04f 0200 	mov.w	r2, #0
 8006bb0:	f04f 0300 	mov.w	r3, #0
 8006bb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006bb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006bbc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006bc0:	ebb2 040a 	subs.w	r4, r2, sl
 8006bc4:	eb63 050b 	sbc.w	r5, r3, fp
 8006bc8:	f04f 0200 	mov.w	r2, #0
 8006bcc:	f04f 0300 	mov.w	r3, #0
 8006bd0:	00eb      	lsls	r3, r5, #3
 8006bd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bd6:	00e2      	lsls	r2, r4, #3
 8006bd8:	4614      	mov	r4, r2
 8006bda:	461d      	mov	r5, r3
 8006bdc:	4643      	mov	r3, r8
 8006bde:	18e3      	adds	r3, r4, r3
 8006be0:	603b      	str	r3, [r7, #0]
 8006be2:	464b      	mov	r3, r9
 8006be4:	eb45 0303 	adc.w	r3, r5, r3
 8006be8:	607b      	str	r3, [r7, #4]
 8006bea:	f04f 0200 	mov.w	r2, #0
 8006bee:	f04f 0300 	mov.w	r3, #0
 8006bf2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006bf6:	4629      	mov	r1, r5
 8006bf8:	028b      	lsls	r3, r1, #10
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c00:	4621      	mov	r1, r4
 8006c02:	028a      	lsls	r2, r1, #10
 8006c04:	4610      	mov	r0, r2
 8006c06:	4619      	mov	r1, r3
 8006c08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	61bb      	str	r3, [r7, #24]
 8006c0e:	61fa      	str	r2, [r7, #28]
 8006c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c14:	f7fa f848 	bl	8000ca8 <__aeabi_uldivmod>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c20:	4b0b      	ldr	r3, [pc, #44]	; (8006c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	0c1b      	lsrs	r3, r3, #16
 8006c26:	f003 0303 	and.w	r3, r3, #3
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	005b      	lsls	r3, r3, #1
 8006c2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006c30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006c32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006c3a:	e002      	b.n	8006c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c3c:	4b05      	ldr	r3, [pc, #20]	; (8006c54 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006c40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3750      	adds	r7, #80	; 0x50
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c4e:	bf00      	nop
 8006c50:	40023800 	.word	0x40023800
 8006c54:	00f42400 	.word	0x00f42400

08006c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c5c:	4b03      	ldr	r3, [pc, #12]	; (8006c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	20000110 	.word	0x20000110

08006c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006c74:	f7ff fff0 	bl	8006c58 <HAL_RCC_GetHCLKFreq>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	4b05      	ldr	r3, [pc, #20]	; (8006c90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	0a9b      	lsrs	r3, r3, #10
 8006c80:	f003 0307 	and.w	r3, r3, #7
 8006c84:	4903      	ldr	r1, [pc, #12]	; (8006c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c86:	5ccb      	ldrb	r3, [r1, r3]
 8006c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	40023800 	.word	0x40023800
 8006c94:	0800ddc0 	.word	0x0800ddc0

08006c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c9c:	f7ff ffdc 	bl	8006c58 <HAL_RCC_GetHCLKFreq>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	4b05      	ldr	r3, [pc, #20]	; (8006cb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	0b5b      	lsrs	r3, r3, #13
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	4903      	ldr	r1, [pc, #12]	; (8006cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cae:	5ccb      	ldrb	r3, [r1, r3]
 8006cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	40023800 	.word	0x40023800
 8006cbc:	0800ddc0 	.word	0x0800ddc0

08006cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d10b      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d105      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d075      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006cf4:	4b91      	ldr	r3, [pc, #580]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cfa:	f7fe f8d7 	bl	8004eac <HAL_GetTick>
 8006cfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d00:	e008      	b.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d02:	f7fe f8d3 	bl	8004eac <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d901      	bls.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e189      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d14:	4b8a      	ldr	r3, [pc, #552]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1f0      	bne.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0301 	and.w	r3, r3, #1
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d009      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	019a      	lsls	r2, r3, #6
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	071b      	lsls	r3, r3, #28
 8006d38:	4981      	ldr	r1, [pc, #516]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01f      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006d4c:	4b7c      	ldr	r3, [pc, #496]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d52:	0f1b      	lsrs	r3, r3, #28
 8006d54:	f003 0307 	and.w	r3, r3, #7
 8006d58:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	019a      	lsls	r2, r3, #6
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	061b      	lsls	r3, r3, #24
 8006d66:	431a      	orrs	r2, r3
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	071b      	lsls	r3, r3, #28
 8006d6c:	4974      	ldr	r1, [pc, #464]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006d74:	4b72      	ldr	r3, [pc, #456]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d7a:	f023 021f 	bic.w	r2, r3, #31
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	69db      	ldr	r3, [r3, #28]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	496e      	ldr	r1, [pc, #440]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00d      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	019a      	lsls	r2, r3, #6
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	061b      	lsls	r3, r3, #24
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	071b      	lsls	r3, r3, #28
 8006dac:	4964      	ldr	r1, [pc, #400]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006db4:	4b61      	ldr	r3, [pc, #388]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006db6:	2201      	movs	r2, #1
 8006db8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dba:	f7fe f877 	bl	8004eac <HAL_GetTick>
 8006dbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006dc0:	e008      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006dc2:	f7fe f873 	bl	8004eac <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	d901      	bls.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e129      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006dd4:	4b5a      	ldr	r3, [pc, #360]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0f0      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d105      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d079      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006df8:	4b52      	ldr	r3, [pc, #328]	; (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006dfe:	f7fe f855 	bl	8004eac <HAL_GetTick>
 8006e02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e04:	e008      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006e06:	f7fe f851 	bl	8004eac <HAL_GetTick>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d901      	bls.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e107      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006e18:	4b49      	ldr	r3, [pc, #292]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e24:	d0ef      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 0304 	and.w	r3, r3, #4
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d020      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006e32:	4b43      	ldr	r3, [pc, #268]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e38:	0f1b      	lsrs	r3, r3, #28
 8006e3a:	f003 0307 	and.w	r3, r3, #7
 8006e3e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	019a      	lsls	r2, r3, #6
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	061b      	lsls	r3, r3, #24
 8006e4c:	431a      	orrs	r2, r3
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	071b      	lsls	r3, r3, #28
 8006e52:	493b      	ldr	r1, [pc, #236]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006e5a:	4b39      	ldr	r3, [pc, #228]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e60:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	021b      	lsls	r3, r3, #8
 8006e6c:	4934      	ldr	r1, [pc, #208]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0308 	and.w	r3, r3, #8
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d01e      	beq.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006e80:	4b2f      	ldr	r3, [pc, #188]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e86:	0e1b      	lsrs	r3, r3, #24
 8006e88:	f003 030f 	and.w	r3, r3, #15
 8006e8c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	019a      	lsls	r2, r3, #6
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	061b      	lsls	r3, r3, #24
 8006e98:	431a      	orrs	r2, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	071b      	lsls	r3, r3, #28
 8006ea0:	4927      	ldr	r1, [pc, #156]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006ea8:	4b25      	ldr	r3, [pc, #148]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006eae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	4922      	ldr	r1, [pc, #136]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006ebe:	4b21      	ldr	r3, [pc, #132]	; (8006f44 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ec4:	f7fd fff2 	bl	8004eac <HAL_GetTick>
 8006ec8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ecc:	f7fd ffee 	bl	8004eac <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e0a4      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ede:	4b18      	ldr	r3, [pc, #96]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ee6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006eea:	d1ef      	bne.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f000 808b 	beq.w	8007010 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006efa:	2300      	movs	r3, #0
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	4b10      	ldr	r3, [pc, #64]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f02:	4a0f      	ldr	r2, [pc, #60]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f08:	6413      	str	r3, [r2, #64]	; 0x40
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	; (8006f40 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f12:	60fb      	str	r3, [r7, #12]
 8006f14:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f16:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a0b      	ldr	r2, [pc, #44]	; (8006f48 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f22:	f7fd ffc3 	bl	8004eac <HAL_GetTick>
 8006f26:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f28:	e010      	b.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006f2a:	f7fd ffbf 	bl	8004eac <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d909      	bls.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e075      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006f3c:	42470068 	.word	0x42470068
 8006f40:	40023800 	.word	0x40023800
 8006f44:	42470070 	.word	0x42470070
 8006f48:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006f4c:	4b38      	ldr	r3, [pc, #224]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d0e8      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f58:	4b36      	ldr	r3, [pc, #216]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f60:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d02f      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d028      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f76:	4b2f      	ldr	r3, [pc, #188]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f7e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f80:	4b2d      	ldr	r3, [pc, #180]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006f82:	2201      	movs	r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f86:	4b2c      	ldr	r3, [pc, #176]	; (8007038 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006f8c:	4a29      	ldr	r2, [pc, #164]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f92:	4b28      	ldr	r3, [pc, #160]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d114      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f9e:	f7fd ff85 	bl	8004eac <HAL_GetTick>
 8006fa2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fa4:	e00a      	b.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fa6:	f7fd ff81 	bl	8004eac <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e035      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fbc:	4b1d      	ldr	r3, [pc, #116]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc0:	f003 0302 	and.w	r3, r3, #2
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d0ee      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fd0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fd4:	d10d      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006fd6:	4b17      	ldr	r3, [pc, #92]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006fe6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fea:	4912      	ldr	r1, [pc, #72]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006fec:	4313      	orrs	r3, r2
 8006fee:	608b      	str	r3, [r1, #8]
 8006ff0:	e005      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006ff2:	4b10      	ldr	r3, [pc, #64]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	4a0f      	ldr	r2, [pc, #60]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ff8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006ffc:	6093      	str	r3, [r2, #8]
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007000:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800700a:	490a      	ldr	r1, [pc, #40]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800700c:	4313      	orrs	r3, r2
 800700e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0310 	and.w	r3, r3, #16
 8007018:	2b00      	cmp	r3, #0
 800701a:	d004      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007022:	4b06      	ldr	r3, [pc, #24]	; (800703c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007024:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40007000 	.word	0x40007000
 8007034:	40023800 	.word	0x40023800
 8007038:	42470e40 	.word	0x42470e40
 800703c:	424711e0 	.word	0x424711e0

08007040 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b084      	sub	sp, #16
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e066      	b.n	8007124 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	7f5b      	ldrb	r3, [r3, #29]
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d105      	bne.n	800706c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7fd fa4a 	bl	8004500 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2202      	movs	r2, #2
 8007070:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	22ca      	movs	r2, #202	; 0xca
 8007078:	625a      	str	r2, [r3, #36]	; 0x24
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2253      	movs	r2, #83	; 0x53
 8007080:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 fa45 	bl	8007512 <RTC_EnterInitMode>
 8007088:	4603      	mov	r3, r0
 800708a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800708c:	7bfb      	ldrb	r3, [r7, #15]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d12c      	bne.n	80070ec <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80070a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070a4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6899      	ldr	r1, [r3, #8]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	431a      	orrs	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	68d2      	ldr	r2, [r2, #12]
 80070cc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	6919      	ldr	r1, [r3, #16]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	041a      	lsls	r2, r3, #16
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fa4c 	bl	8007580 <RTC_ExitInitMode>
 80070e8:	4603      	mov	r3, r0
 80070ea:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d113      	bne.n	800711a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007100:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	699a      	ldr	r2, [r3, #24]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	430a      	orrs	r2, r1
 8007112:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	22ff      	movs	r2, #255	; 0xff
 8007120:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8007122:	7bfb      	ldrb	r3, [r7, #15]
}
 8007124:	4618      	mov	r0, r3
 8007126:	3710      	adds	r7, #16
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800712c:	b590      	push	{r4, r7, lr}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	7f1b      	ldrb	r3, [r3, #28]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d101      	bne.n	8007148 <HAL_RTC_SetTime+0x1c>
 8007144:	2302      	movs	r3, #2
 8007146:	e087      	b.n	8007258 <HAL_RTC_SetTime+0x12c>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2202      	movs	r2, #2
 8007152:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d126      	bne.n	80071a8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007164:	2b00      	cmp	r3, #0
 8007166:	d102      	bne.n	800716e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2200      	movs	r2, #0
 800716c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fa29 	bl	80075ca <RTC_ByteToBcd2>
 8007178:	4603      	mov	r3, r0
 800717a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	785b      	ldrb	r3, [r3, #1]
 8007180:	4618      	mov	r0, r3
 8007182:	f000 fa22 	bl	80075ca <RTC_ByteToBcd2>
 8007186:	4603      	mov	r3, r0
 8007188:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800718a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	789b      	ldrb	r3, [r3, #2]
 8007190:	4618      	mov	r0, r3
 8007192:	f000 fa1a 	bl	80075ca <RTC_ByteToBcd2>
 8007196:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007198:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	78db      	ldrb	r3, [r3, #3]
 80071a0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80071a2:	4313      	orrs	r3, r2
 80071a4:	617b      	str	r3, [r7, #20]
 80071a6:	e018      	b.n	80071da <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d102      	bne.n	80071bc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2200      	movs	r2, #0
 80071ba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	785b      	ldrb	r3, [r3, #1]
 80071c6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071c8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80071ce:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	78db      	ldrb	r3, [r3, #3]
 80071d4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80071d6:	4313      	orrs	r3, r2
 80071d8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	22ca      	movs	r2, #202	; 0xca
 80071e0:	625a      	str	r2, [r3, #36]	; 0x24
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2253      	movs	r2, #83	; 0x53
 80071e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 f991 	bl	8007512 <RTC_EnterInitMode>
 80071f0:	4603      	mov	r3, r0
 80071f2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80071f4:	7cfb      	ldrb	r3, [r7, #19]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d120      	bne.n	800723c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007204:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007208:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007218:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	6899      	ldr	r1, [r3, #8]
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	68da      	ldr	r2, [r3, #12]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	431a      	orrs	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f000 f9a4 	bl	8007580 <RTC_ExitInitMode>
 8007238:	4603      	mov	r3, r0
 800723a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800723c:	7cfb      	ldrb	r3, [r7, #19]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d102      	bne.n	8007248 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2201      	movs	r2, #1
 8007246:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	22ff      	movs	r2, #255	; 0xff
 800724e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	771a      	strb	r2, [r3, #28]

  return status;
 8007256:	7cfb      	ldrb	r3, [r7, #19]
}
 8007258:	4618      	mov	r0, r3
 800725a:	371c      	adds	r7, #28
 800725c:	46bd      	mov	sp, r7
 800725e:	bd90      	pop	{r4, r7, pc}

08007260 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007292:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007296:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	0c1b      	lsrs	r3, r3, #16
 800729c:	b2db      	uxtb	r3, r3
 800729e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	0a1b      	lsrs	r3, r3, #8
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	0d9b      	lsrs	r3, r3, #22
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d11a      	bne.n	8007312 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 f98f 	bl	8007604 <RTC_Bcd2ToByte>
 80072e6:	4603      	mov	r3, r0
 80072e8:	461a      	mov	r2, r3
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	785b      	ldrb	r3, [r3, #1]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 f986 	bl	8007604 <RTC_Bcd2ToByte>
 80072f8:	4603      	mov	r3, r0
 80072fa:	461a      	mov	r2, r3
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	789b      	ldrb	r3, [r3, #2]
 8007304:	4618      	mov	r0, r3
 8007306:	f000 f97d 	bl	8007604 <RTC_Bcd2ToByte>
 800730a:	4603      	mov	r3, r0
 800730c:	461a      	mov	r2, r3
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3718      	adds	r7, #24
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800731c:	b590      	push	{r4, r7, lr}
 800731e:	b087      	sub	sp, #28
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007328:	2300      	movs	r3, #0
 800732a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	7f1b      	ldrb	r3, [r3, #28]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d101      	bne.n	8007338 <HAL_RTC_SetDate+0x1c>
 8007334:	2302      	movs	r3, #2
 8007336:	e071      	b.n	800741c <HAL_RTC_SetDate+0x100>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2201      	movs	r2, #1
 800733c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2202      	movs	r2, #2
 8007342:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10e      	bne.n	8007368 <HAL_RTC_SetDate+0x4c>
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	f003 0310 	and.w	r3, r3, #16
 8007352:	2b00      	cmp	r3, #0
 8007354:	d008      	beq.n	8007368 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	785b      	ldrb	r3, [r3, #1]
 800735a:	f023 0310 	bic.w	r3, r3, #16
 800735e:	b2db      	uxtb	r3, r3
 8007360:	330a      	adds	r3, #10
 8007362:	b2da      	uxtb	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d11c      	bne.n	80073a8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	78db      	ldrb	r3, [r3, #3]
 8007372:	4618      	mov	r0, r3
 8007374:	f000 f929 	bl	80075ca <RTC_ByteToBcd2>
 8007378:	4603      	mov	r3, r0
 800737a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	785b      	ldrb	r3, [r3, #1]
 8007380:	4618      	mov	r0, r3
 8007382:	f000 f922 	bl	80075ca <RTC_ByteToBcd2>
 8007386:	4603      	mov	r3, r0
 8007388:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800738a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	789b      	ldrb	r3, [r3, #2]
 8007390:	4618      	mov	r0, r3
 8007392:	f000 f91a 	bl	80075ca <RTC_ByteToBcd2>
 8007396:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007398:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80073a2:	4313      	orrs	r3, r2
 80073a4:	617b      	str	r3, [r7, #20]
 80073a6:	e00e      	b.n	80073c6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	78db      	ldrb	r3, [r3, #3]
 80073ac:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	785b      	ldrb	r3, [r3, #1]
 80073b2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80073b4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80073ba:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80073c2:	4313      	orrs	r3, r2
 80073c4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	22ca      	movs	r2, #202	; 0xca
 80073cc:	625a      	str	r2, [r3, #36]	; 0x24
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2253      	movs	r2, #83	; 0x53
 80073d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80073d6:	68f8      	ldr	r0, [r7, #12]
 80073d8:	f000 f89b 	bl	8007512 <RTC_EnterInitMode>
 80073dc:	4603      	mov	r3, r0
 80073de:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80073e0:	7cfb      	ldrb	r3, [r7, #19]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10c      	bne.n	8007400 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80073f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80073f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f000 f8c2 	bl	8007580 <RTC_ExitInitMode>
 80073fc:	4603      	mov	r3, r0
 80073fe:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007400:	7cfb      	ldrb	r3, [r7, #19]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2201      	movs	r2, #1
 800740a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	22ff      	movs	r2, #255	; 0xff
 8007412:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	771a      	strb	r2, [r3, #28]

  return status;
 800741a:	7cfb      	ldrb	r3, [r7, #19]
}
 800741c:	4618      	mov	r0, r3
 800741e:	371c      	adds	r7, #28
 8007420:	46bd      	mov	sp, r7
 8007422:	bd90      	pop	{r4, r7, pc}

08007424 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b086      	sub	sp, #24
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800743e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007442:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	0c1b      	lsrs	r3, r3, #16
 8007448:	b2da      	uxtb	r2, r3
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	0a1b      	lsrs	r3, r3, #8
 8007452:	b2db      	uxtb	r3, r3
 8007454:	f003 031f 	and.w	r3, r3, #31
 8007458:	b2da      	uxtb	r2, r3
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	b2db      	uxtb	r3, r3
 8007462:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007466:	b2da      	uxtb	r2, r3
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	0b5b      	lsrs	r3, r3, #13
 8007470:	b2db      	uxtb	r3, r3
 8007472:	f003 0307 	and.w	r3, r3, #7
 8007476:	b2da      	uxtb	r2, r3
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d11a      	bne.n	80074b8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	78db      	ldrb	r3, [r3, #3]
 8007486:	4618      	mov	r0, r3
 8007488:	f000 f8bc 	bl	8007604 <RTC_Bcd2ToByte>
 800748c:	4603      	mov	r3, r0
 800748e:	461a      	mov	r2, r3
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	785b      	ldrb	r3, [r3, #1]
 8007498:	4618      	mov	r0, r3
 800749a:	f000 f8b3 	bl	8007604 <RTC_Bcd2ToByte>
 800749e:	4603      	mov	r3, r0
 80074a0:	461a      	mov	r2, r3
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	789b      	ldrb	r3, [r3, #2]
 80074aa:	4618      	mov	r0, r3
 80074ac:	f000 f8aa 	bl	8007604 <RTC_Bcd2ToByte>
 80074b0:	4603      	mov	r3, r0
 80074b2:	461a      	mov	r2, r3
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3718      	adds	r7, #24
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b084      	sub	sp, #16
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68da      	ldr	r2, [r3, #12]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80074dc:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80074de:	f7fd fce5 	bl	8004eac <HAL_GetTick>
 80074e2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80074e4:	e009      	b.n	80074fa <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80074e6:	f7fd fce1 	bl	8004eac <HAL_GetTick>
 80074ea:	4602      	mov	r2, r0
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	1ad3      	subs	r3, r2, r3
 80074f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074f4:	d901      	bls.n	80074fa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e007      	b.n	800750a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	f003 0320 	and.w	r3, r3, #32
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0ee      	beq.n	80074e6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007512:	b580      	push	{r7, lr}
 8007514:	b084      	sub	sp, #16
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800751a:	2300      	movs	r3, #0
 800751c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800752c:	2b00      	cmp	r3, #0
 800752e:	d122      	bne.n	8007576 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68da      	ldr	r2, [r3, #12]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800753e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007540:	f7fd fcb4 	bl	8004eac <HAL_GetTick>
 8007544:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007546:	e00c      	b.n	8007562 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007548:	f7fd fcb0 	bl	8004eac <HAL_GetTick>
 800754c:	4602      	mov	r2, r0
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007556:	d904      	bls.n	8007562 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2204      	movs	r2, #4
 800755c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800755e:	2301      	movs	r3, #1
 8007560:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <RTC_EnterInitMode+0x64>
 8007570:	7bfb      	ldrb	r3, [r7, #15]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d1e8      	bne.n	8007548 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007576:	7bfb      	ldrb	r3, [r7, #15]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800759a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f003 0320 	and.w	r3, r3, #32
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d10a      	bne.n	80075c0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7ff ff89 	bl	80074c2 <HAL_RTC_WaitForSynchro>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d004      	beq.n	80075c0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2204      	movs	r2, #4
 80075ba:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80075c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b085      	sub	sp, #20
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	4603      	mov	r3, r0
 80075d2:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80075d4:	2300      	movs	r3, #0
 80075d6:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80075d8:	e005      	b.n	80075e6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	3301      	adds	r3, #1
 80075de:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80075e0:	79fb      	ldrb	r3, [r7, #7]
 80075e2:	3b0a      	subs	r3, #10
 80075e4:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80075e6:	79fb      	ldrb	r3, [r7, #7]
 80075e8:	2b09      	cmp	r3, #9
 80075ea:	d8f6      	bhi.n	80075da <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80075ec:	7bfb      	ldrb	r3, [r7, #15]
 80075ee:	011b      	lsls	r3, r3, #4
 80075f0:	b2da      	uxtb	r2, r3
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	4313      	orrs	r3, r2
 80075f6:	b2db      	uxtb	r3, r3
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	4603      	mov	r3, r0
 800760c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007612:	79fb      	ldrb	r3, [r7, #7]
 8007614:	091b      	lsrs	r3, r3, #4
 8007616:	b2db      	uxtb	r3, r3
 8007618:	461a      	mov	r2, r3
 800761a:	0092      	lsls	r2, r2, #2
 800761c:	4413      	add	r3, r2
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8007622:	79fb      	ldrb	r3, [r7, #7]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	b2da      	uxtb	r2, r3
 800762a:	7bfb      	ldrb	r3, [r7, #15]
 800762c:	4413      	add	r3, r2
 800762e:	b2db      	uxtb	r3, r3
}
 8007630:	4618      	mov	r0, r3
 8007632:	3714      	adds	r7, #20
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e07b      	b.n	8007746 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007652:	2b00      	cmp	r3, #0
 8007654:	d108      	bne.n	8007668 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800765e:	d009      	beq.n	8007674 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	61da      	str	r2, [r3, #28]
 8007666:	e005      	b.n	8007674 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d106      	bne.n	8007694 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7fc ff96 	bl	80045c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076bc:	431a      	orrs	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	f003 0302 	and.w	r3, r3, #2
 80076d0:	431a      	orrs	r2, r3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	431a      	orrs	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076e4:	431a      	orrs	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a1b      	ldr	r3, [r3, #32]
 80076f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f8:	ea42 0103 	orr.w	r1, r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007700:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	430a      	orrs	r2, r1
 800770a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	0c1b      	lsrs	r3, r3, #16
 8007712:	f003 0104 	and.w	r1, r3, #4
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771a:	f003 0210 	and.w	r2, r3, #16
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	430a      	orrs	r2, r1
 8007724:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	69da      	ldr	r2, [r3, #28]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007734:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3708      	adds	r7, #8
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b088      	sub	sp, #32
 8007752:	af00      	add	r7, sp, #0
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	603b      	str	r3, [r7, #0]
 800775a:	4613      	mov	r3, r2
 800775c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007768:	2b01      	cmp	r3, #1
 800776a:	d101      	bne.n	8007770 <HAL_SPI_Transmit+0x22>
 800776c:	2302      	movs	r3, #2
 800776e:	e126      	b.n	80079be <HAL_SPI_Transmit+0x270>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007778:	f7fd fb98 	bl	8004eac <HAL_GetTick>
 800777c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800777e:	88fb      	ldrh	r3, [r7, #6]
 8007780:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b01      	cmp	r3, #1
 800778c:	d002      	beq.n	8007794 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800778e:	2302      	movs	r3, #2
 8007790:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007792:	e10b      	b.n	80079ac <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d002      	beq.n	80077a0 <HAL_SPI_Transmit+0x52>
 800779a:	88fb      	ldrh	r3, [r7, #6]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077a4:	e102      	b.n	80079ac <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2203      	movs	r2, #3
 80077aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	88fa      	ldrh	r2, [r7, #6]
 80077be:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077ec:	d10f      	bne.n	800780e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800780c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007818:	2b40      	cmp	r3, #64	; 0x40
 800781a:	d007      	beq.n	800782c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800782a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007834:	d14b      	bne.n	80078ce <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d002      	beq.n	8007844 <HAL_SPI_Transmit+0xf6>
 800783e:	8afb      	ldrh	r3, [r7, #22]
 8007840:	2b01      	cmp	r3, #1
 8007842:	d13e      	bne.n	80078c2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007848:	881a      	ldrh	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007854:	1c9a      	adds	r2, r3, #2
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800785e:	b29b      	uxth	r3, r3
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007868:	e02b      	b.n	80078c2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f003 0302 	and.w	r3, r3, #2
 8007874:	2b02      	cmp	r3, #2
 8007876:	d112      	bne.n	800789e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787c:	881a      	ldrh	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007888:	1c9a      	adds	r2, r3, #2
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007892:	b29b      	uxth	r3, r3
 8007894:	3b01      	subs	r3, #1
 8007896:	b29a      	uxth	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	86da      	strh	r2, [r3, #54]	; 0x36
 800789c:	e011      	b.n	80078c2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800789e:	f7fd fb05 	bl	8004eac <HAL_GetTick>
 80078a2:	4602      	mov	r2, r0
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d803      	bhi.n	80078b6 <HAL_SPI_Transmit+0x168>
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b4:	d102      	bne.n	80078bc <HAL_SPI_Transmit+0x16e>
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d102      	bne.n	80078c2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80078bc:	2303      	movs	r3, #3
 80078be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078c0:	e074      	b.n	80079ac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1ce      	bne.n	800786a <HAL_SPI_Transmit+0x11c>
 80078cc:	e04c      	b.n	8007968 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d002      	beq.n	80078dc <HAL_SPI_Transmit+0x18e>
 80078d6:	8afb      	ldrh	r3, [r7, #22]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d140      	bne.n	800795e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	330c      	adds	r3, #12
 80078e6:	7812      	ldrb	r2, [r2, #0]
 80078e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ee:	1c5a      	adds	r2, r3, #1
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	3b01      	subs	r3, #1
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007902:	e02c      	b.n	800795e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	f003 0302 	and.w	r3, r3, #2
 800790e:	2b02      	cmp	r3, #2
 8007910:	d113      	bne.n	800793a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	330c      	adds	r3, #12
 800791c:	7812      	ldrb	r2, [r2, #0]
 800791e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800792e:	b29b      	uxth	r3, r3
 8007930:	3b01      	subs	r3, #1
 8007932:	b29a      	uxth	r2, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	86da      	strh	r2, [r3, #54]	; 0x36
 8007938:	e011      	b.n	800795e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800793a:	f7fd fab7 	bl	8004eac <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	683a      	ldr	r2, [r7, #0]
 8007946:	429a      	cmp	r2, r3
 8007948:	d803      	bhi.n	8007952 <HAL_SPI_Transmit+0x204>
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007950:	d102      	bne.n	8007958 <HAL_SPI_Transmit+0x20a>
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d102      	bne.n	800795e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007958:	2303      	movs	r3, #3
 800795a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800795c:	e026      	b.n	80079ac <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007962:	b29b      	uxth	r3, r3
 8007964:	2b00      	cmp	r3, #0
 8007966:	d1cd      	bne.n	8007904 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	6839      	ldr	r1, [r7, #0]
 800796c:	68f8      	ldr	r0, [r7, #12]
 800796e:	f000 fceb 	bl	8008348 <SPI_EndRxTxTransaction>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2220      	movs	r2, #32
 800797c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10a      	bne.n	800799c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007986:	2300      	movs	r3, #0
 8007988:	613b      	str	r3, [r7, #16]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	613b      	str	r3, [r7, #16]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	613b      	str	r3, [r7, #16]
 800799a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d002      	beq.n	80079aa <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	77fb      	strb	r3, [r7, #31]
 80079a8:	e000      	b.n	80079ac <HAL_SPI_Transmit+0x25e>
  }

error:
 80079aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3720      	adds	r7, #32
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b088      	sub	sp, #32
 80079ca:	af02      	add	r7, sp, #8
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	603b      	str	r3, [r7, #0]
 80079d2:	4613      	mov	r3, r2
 80079d4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079e2:	d112      	bne.n	8007a0a <HAL_SPI_Receive+0x44>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10e      	bne.n	8007a0a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2204      	movs	r2, #4
 80079f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80079f4:	88fa      	ldrh	r2, [r7, #6]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	4613      	mov	r3, r2
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	68b9      	ldr	r1, [r7, #8]
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f000 f8f1 	bl	8007be8 <HAL_SPI_TransmitReceive>
 8007a06:	4603      	mov	r3, r0
 8007a08:	e0ea      	b.n	8007be0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_SPI_Receive+0x52>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e0e3      	b.n	8007be0 <HAL_SPI_Receive+0x21a>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a20:	f7fd fa44 	bl	8004eac <HAL_GetTick>
 8007a24:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d002      	beq.n	8007a38 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007a32:	2302      	movs	r3, #2
 8007a34:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a36:	e0ca      	b.n	8007bce <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d002      	beq.n	8007a44 <HAL_SPI_Receive+0x7e>
 8007a3e:	88fb      	ldrh	r3, [r7, #6]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007a44:	2301      	movs	r3, #1
 8007a46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a48:	e0c1      	b.n	8007bce <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2204      	movs	r2, #4
 8007a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	88fa      	ldrh	r2, [r7, #6]
 8007a62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	88fa      	ldrh	r2, [r7, #6]
 8007a68:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a90:	d10f      	bne.n	8007ab2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aa0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ab0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007abc:	2b40      	cmp	r3, #64	; 0x40
 8007abe:	d007      	beq.n	8007ad0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ace:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d162      	bne.n	8007b9e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007ad8:	e02e      	b.n	8007b38 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d115      	bne.n	8007b14 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f103 020c 	add.w	r2, r3, #12
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af4:	7812      	ldrb	r2, [r2, #0]
 8007af6:	b2d2      	uxtb	r2, r2
 8007af8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afe:	1c5a      	adds	r2, r3, #1
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b12:	e011      	b.n	8007b38 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b14:	f7fd f9ca 	bl	8004eac <HAL_GetTick>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	1ad3      	subs	r3, r2, r3
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d803      	bhi.n	8007b2c <HAL_SPI_Receive+0x166>
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2a:	d102      	bne.n	8007b32 <HAL_SPI_Receive+0x16c>
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d102      	bne.n	8007b38 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b36:	e04a      	b.n	8007bce <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1cb      	bne.n	8007ada <HAL_SPI_Receive+0x114>
 8007b42:	e031      	b.n	8007ba8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	689b      	ldr	r3, [r3, #8]
 8007b4a:	f003 0301 	and.w	r3, r3, #1
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d113      	bne.n	8007b7a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68da      	ldr	r2, [r3, #12]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5c:	b292      	uxth	r2, r2
 8007b5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b64:	1c9a      	adds	r2, r3, #2
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b78:	e011      	b.n	8007b9e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b7a:	f7fd f997 	bl	8004eac <HAL_GetTick>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	1ad3      	subs	r3, r2, r3
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d803      	bhi.n	8007b92 <HAL_SPI_Receive+0x1cc>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b90:	d102      	bne.n	8007b98 <HAL_SPI_Receive+0x1d2>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d102      	bne.n	8007b9e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b9c:	e017      	b.n	8007bce <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1cd      	bne.n	8007b44 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	6839      	ldr	r1, [r7, #0]
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f000 fb65 	bl	800827c <SPI_EndRxTransaction>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2220      	movs	r2, #32
 8007bbc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	75fb      	strb	r3, [r7, #23]
 8007bca:	e000      	b.n	8007bce <HAL_SPI_Receive+0x208>
  }

error :
 8007bcc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3718      	adds	r7, #24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b08c      	sub	sp, #48	; 0x30
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d101      	bne.n	8007c0e <HAL_SPI_TransmitReceive+0x26>
 8007c0a:	2302      	movs	r3, #2
 8007c0c:	e18a      	b.n	8007f24 <HAL_SPI_TransmitReceive+0x33c>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c16:	f7fd f949 	bl	8004eac <HAL_GetTick>
 8007c1a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c2c:	887b      	ldrh	r3, [r7, #2]
 8007c2e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d00f      	beq.n	8007c58 <HAL_SPI_TransmitReceive+0x70>
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c3e:	d107      	bne.n	8007c50 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d103      	bne.n	8007c50 <HAL_SPI_TransmitReceive+0x68>
 8007c48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c4c:	2b04      	cmp	r3, #4
 8007c4e:	d003      	beq.n	8007c58 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c50:	2302      	movs	r3, #2
 8007c52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c56:	e15b      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d005      	beq.n	8007c6a <HAL_SPI_TransmitReceive+0x82>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d002      	beq.n	8007c6a <HAL_SPI_TransmitReceive+0x82>
 8007c64:	887b      	ldrh	r3, [r7, #2]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d103      	bne.n	8007c72 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c70:	e14e      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d003      	beq.n	8007c86 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2205      	movs	r2, #5
 8007c82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	887a      	ldrh	r2, [r7, #2]
 8007c96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	887a      	ldrh	r2, [r7, #2]
 8007c9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	887a      	ldrh	r2, [r7, #2]
 8007ca8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	887a      	ldrh	r2, [r7, #2]
 8007cae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc6:	2b40      	cmp	r3, #64	; 0x40
 8007cc8:	d007      	beq.n	8007cda <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cd8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ce2:	d178      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d002      	beq.n	8007cf2 <HAL_SPI_TransmitReceive+0x10a>
 8007cec:	8b7b      	ldrh	r3, [r7, #26]
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d166      	bne.n	8007dc0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf6:	881a      	ldrh	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d02:	1c9a      	adds	r2, r3, #2
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	3b01      	subs	r3, #1
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d16:	e053      	b.n	8007dc0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	f003 0302 	and.w	r3, r3, #2
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	d11b      	bne.n	8007d5e <HAL_SPI_TransmitReceive+0x176>
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d016      	beq.n	8007d5e <HAL_SPI_TransmitReceive+0x176>
 8007d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d113      	bne.n	8007d5e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d3a:	881a      	ldrh	r2, [r3, #0]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d46:	1c9a      	adds	r2, r3, #2
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	3b01      	subs	r3, #1
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d119      	bne.n	8007da0 <HAL_SPI_TransmitReceive+0x1b8>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d014      	beq.n	8007da0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d80:	b292      	uxth	r2, r2
 8007d82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d88:	1c9a      	adds	r2, r3, #2
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	3b01      	subs	r3, #1
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007da0:	f7fd f884 	bl	8004eac <HAL_GetTick>
 8007da4:	4602      	mov	r2, r0
 8007da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d807      	bhi.n	8007dc0 <HAL_SPI_TransmitReceive+0x1d8>
 8007db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db6:	d003      	beq.n	8007dc0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007dbe:	e0a7      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1a6      	bne.n	8007d18 <HAL_SPI_TransmitReceive+0x130>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1a1      	bne.n	8007d18 <HAL_SPI_TransmitReceive+0x130>
 8007dd4:	e07c      	b.n	8007ed0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d002      	beq.n	8007de4 <HAL_SPI_TransmitReceive+0x1fc>
 8007dde:	8b7b      	ldrh	r3, [r7, #26]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d16b      	bne.n	8007ebc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	330c      	adds	r3, #12
 8007dee:	7812      	ldrb	r2, [r2, #0]
 8007df0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df6:	1c5a      	adds	r2, r3, #1
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e0a:	e057      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f003 0302 	and.w	r3, r3, #2
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d11c      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x26c>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d017      	beq.n	8007e54 <HAL_SPI_TransmitReceive+0x26c>
 8007e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d114      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	330c      	adds	r3, #12
 8007e34:	7812      	ldrb	r2, [r2, #0]
 8007e36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e3c:	1c5a      	adds	r2, r3, #1
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	b29a      	uxth	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d119      	bne.n	8007e96 <HAL_SPI_TransmitReceive+0x2ae>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d014      	beq.n	8007e96 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	68da      	ldr	r2, [r3, #12]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e76:	b2d2      	uxtb	r2, r2
 8007e78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e92:	2301      	movs	r3, #1
 8007e94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007e96:	f7fd f809 	bl	8004eac <HAL_GetTick>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	1ad3      	subs	r3, r2, r3
 8007ea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d803      	bhi.n	8007eae <HAL_SPI_TransmitReceive+0x2c6>
 8007ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eac:	d102      	bne.n	8007eb4 <HAL_SPI_TransmitReceive+0x2cc>
 8007eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d103      	bne.n	8007ebc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007eba:	e029      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1a2      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x224>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d19d      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ed2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 fa37 	bl	8008348 <SPI_EndRxTxTransaction>
 8007eda:	4603      	mov	r3, r0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d006      	beq.n	8007eee <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2220      	movs	r2, #32
 8007eea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007eec:	e010      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10b      	bne.n	8007f0e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	617b      	str	r3, [r7, #20]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	617b      	str	r3, [r7, #20]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	617b      	str	r3, [r7, #20]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	e000      	b.n	8007f10 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007f0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007f20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3730      	adds	r7, #48	; 0x30
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10e      	bne.n	8007f6c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d009      	beq.n	8007f6c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d004      	beq.n	8007f6c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	4798      	blx	r3
    return;
 8007f6a:	e0ce      	b.n	800810a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	f003 0302 	and.w	r3, r3, #2
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d009      	beq.n	8007f8a <HAL_SPI_IRQHandler+0x5e>
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d004      	beq.n	8007f8a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	4798      	blx	r3
    return;
 8007f88:	e0bf      	b.n	800810a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	f003 0320 	and.w	r3, r3, #32
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10a      	bne.n	8007faa <HAL_SPI_IRQHandler+0x7e>
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d105      	bne.n	8007faa <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 80b0 	beq.w	800810a <HAL_SPI_IRQHandler+0x1de>
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	f003 0320 	and.w	r3, r3, #32
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f000 80aa 	beq.w	800810a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d023      	beq.n	8008008 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b03      	cmp	r3, #3
 8007fca:	d011      	beq.n	8007ff0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fd0:	f043 0204 	orr.w	r2, r3, #4
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fd8:	2300      	movs	r3, #0
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	617b      	str	r3, [r7, #20]
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	e00b      	b.n	8008008 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	613b      	str	r3, [r7, #16]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	613b      	str	r3, [r7, #16]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	613b      	str	r3, [r7, #16]
 8008004:	693b      	ldr	r3, [r7, #16]
        return;
 8008006:	e080      	b.n	800810a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	f003 0320 	and.w	r3, r3, #32
 800800e:	2b00      	cmp	r3, #0
 8008010:	d014      	beq.n	800803c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008016:	f043 0201 	orr.w	r2, r3, #1
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800801e:	2300      	movs	r3, #0
 8008020:	60fb      	str	r3, [r7, #12]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00c      	beq.n	8008060 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800804a:	f043 0208 	orr.w	r2, r3, #8
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008052:	2300      	movs	r3, #0
 8008054:	60bb      	str	r3, [r7, #8]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	60bb      	str	r3, [r7, #8]
 800805e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008064:	2b00      	cmp	r3, #0
 8008066:	d04f      	beq.n	8008108 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008076:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008080:	69fb      	ldr	r3, [r7, #28]
 8008082:	f003 0302 	and.w	r3, r3, #2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d104      	bne.n	8008094 <HAL_SPI_IRQHandler+0x168>
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	2b00      	cmp	r3, #0
 8008092:	d034      	beq.n	80080fe <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685a      	ldr	r2, [r3, #4]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f022 0203 	bic.w	r2, r2, #3
 80080a2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d011      	beq.n	80080d0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080b0:	4a17      	ldr	r2, [pc, #92]	; (8008110 <HAL_SPI_IRQHandler+0x1e4>)
 80080b2:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080b8:	4618      	mov	r0, r3
 80080ba:	f7fd fd01 	bl	8005ac0 <HAL_DMA_Abort_IT>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d005      	beq.n	80080d0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d016      	beq.n	8008106 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080dc:	4a0c      	ldr	r2, [pc, #48]	; (8008110 <HAL_SPI_IRQHandler+0x1e4>)
 80080de:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080e4:	4618      	mov	r0, r3
 80080e6:	f7fd fceb 	bl	8005ac0 <HAL_DMA_Abort_IT>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d00a      	beq.n	8008106 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80080fc:	e003      	b.n	8008106 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f808 	bl	8008114 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008104:	e000      	b.n	8008108 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008106:	bf00      	nop
    return;
 8008108:	bf00      	nop
  }
}
 800810a:	3720      	adds	r7, #32
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	08008145 	.word	0x08008145

08008114 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800811c:	bf00      	nop
 800811e:	370c      	adds	r7, #12
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008136:	b2db      	uxtb	r3, r3
}
 8008138:	4618      	mov	r0, r3
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008150:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f7ff ffd8 	bl	8008114 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008164:	bf00      	nop
 8008166:	3710      	adds	r7, #16
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b088      	sub	sp, #32
 8008170:	af00      	add	r7, sp, #0
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	603b      	str	r3, [r7, #0]
 8008178:	4613      	mov	r3, r2
 800817a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800817c:	f7fc fe96 	bl	8004eac <HAL_GetTick>
 8008180:	4602      	mov	r2, r0
 8008182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008184:	1a9b      	subs	r3, r3, r2
 8008186:	683a      	ldr	r2, [r7, #0]
 8008188:	4413      	add	r3, r2
 800818a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800818c:	f7fc fe8e 	bl	8004eac <HAL_GetTick>
 8008190:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008192:	4b39      	ldr	r3, [pc, #228]	; (8008278 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	015b      	lsls	r3, r3, #5
 8008198:	0d1b      	lsrs	r3, r3, #20
 800819a:	69fa      	ldr	r2, [r7, #28]
 800819c:	fb02 f303 	mul.w	r3, r2, r3
 80081a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081a2:	e054      	b.n	800824e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081aa:	d050      	beq.n	800824e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081ac:	f7fc fe7e 	bl	8004eac <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	69fa      	ldr	r2, [r7, #28]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d902      	bls.n	80081c2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d13d      	bne.n	800823e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	685a      	ldr	r2, [r3, #4]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80081d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081da:	d111      	bne.n	8008200 <SPI_WaitFlagStateUntilTimeout+0x94>
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081e4:	d004      	beq.n	80081f0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081ee:	d107      	bne.n	8008200 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008208:	d10f      	bne.n	800822a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008218:	601a      	str	r2, [r3, #0]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008228:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800823a:	2303      	movs	r3, #3
 800823c:	e017      	b.n	800826e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d101      	bne.n	8008248 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008244:	2300      	movs	r3, #0
 8008246:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	3b01      	subs	r3, #1
 800824c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	689a      	ldr	r2, [r3, #8]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	4013      	ands	r3, r2
 8008258:	68ba      	ldr	r2, [r7, #8]
 800825a:	429a      	cmp	r2, r3
 800825c:	bf0c      	ite	eq
 800825e:	2301      	moveq	r3, #1
 8008260:	2300      	movne	r3, #0
 8008262:	b2db      	uxtb	r3, r3
 8008264:	461a      	mov	r2, r3
 8008266:	79fb      	ldrb	r3, [r7, #7]
 8008268:	429a      	cmp	r2, r3
 800826a:	d19b      	bne.n	80081a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3720      	adds	r7, #32
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	20000110 	.word	0x20000110

0800827c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af02      	add	r7, sp, #8
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008290:	d111      	bne.n	80082b6 <SPI_EndRxTransaction+0x3a>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800829a:	d004      	beq.n	80082a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082a4:	d107      	bne.n	80082b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082b4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082be:	d12a      	bne.n	8008316 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c8:	d012      	beq.n	80082f0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	2200      	movs	r2, #0
 80082d2:	2180      	movs	r1, #128	; 0x80
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f7ff ff49 	bl	800816c <SPI_WaitFlagStateUntilTimeout>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d02d      	beq.n	800833c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082e4:	f043 0220 	orr.w	r2, r3, #32
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80082ec:	2303      	movs	r3, #3
 80082ee:	e026      	b.n	800833e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	9300      	str	r3, [sp, #0]
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2200      	movs	r2, #0
 80082f8:	2101      	movs	r1, #1
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f7ff ff36 	bl	800816c <SPI_WaitFlagStateUntilTimeout>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d01a      	beq.n	800833c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800830a:	f043 0220 	orr.w	r2, r3, #32
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e013      	b.n	800833e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	2200      	movs	r2, #0
 800831e:	2101      	movs	r1, #1
 8008320:	68f8      	ldr	r0, [r7, #12]
 8008322:	f7ff ff23 	bl	800816c <SPI_WaitFlagStateUntilTimeout>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d007      	beq.n	800833c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008330:	f043 0220 	orr.w	r2, r3, #32
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008338:	2303      	movs	r3, #3
 800833a:	e000      	b.n	800833e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
	...

08008348 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b088      	sub	sp, #32
 800834c:	af02      	add	r7, sp, #8
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008354:	4b1b      	ldr	r3, [pc, #108]	; (80083c4 <SPI_EndRxTxTransaction+0x7c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a1b      	ldr	r2, [pc, #108]	; (80083c8 <SPI_EndRxTxTransaction+0x80>)
 800835a:	fba2 2303 	umull	r2, r3, r2, r3
 800835e:	0d5b      	lsrs	r3, r3, #21
 8008360:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008364:	fb02 f303 	mul.w	r3, r2, r3
 8008368:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008372:	d112      	bne.n	800839a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2200      	movs	r2, #0
 800837c:	2180      	movs	r1, #128	; 0x80
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f7ff fef4 	bl	800816c <SPI_WaitFlagStateUntilTimeout>
 8008384:	4603      	mov	r3, r0
 8008386:	2b00      	cmp	r3, #0
 8008388:	d016      	beq.n	80083b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800838e:	f043 0220 	orr.w	r2, r3, #32
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e00f      	b.n	80083ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00a      	beq.n	80083b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	3b01      	subs	r3, #1
 80083a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083b0:	2b80      	cmp	r3, #128	; 0x80
 80083b2:	d0f2      	beq.n	800839a <SPI_EndRxTxTransaction+0x52>
 80083b4:	e000      	b.n	80083b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80083b6:	bf00      	nop
  }

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	20000110 	.word	0x20000110
 80083c8:	165e9f81 	.word	0x165e9f81

080083cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b082      	sub	sp, #8
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d101      	bne.n	80083de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	e03f      	b.n	800845e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d106      	bne.n	80083f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7fc fb72 	bl	8004adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2224      	movs	r2, #36	; 0x24
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68da      	ldr	r2, [r3, #12]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800840e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f001 f881 	bl	8009518 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	691a      	ldr	r2, [r3, #16]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008424:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	695a      	ldr	r2, [r3, #20]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008434:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008444:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2220      	movs	r2, #32
 8008450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2220      	movs	r2, #32
 8008458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800845c:	2300      	movs	r3, #0
}
 800845e:	4618      	mov	r0, r3
 8008460:	3708      	adds	r7, #8
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b08a      	sub	sp, #40	; 0x28
 800846a:	af02      	add	r7, sp, #8
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	60b9      	str	r1, [r7, #8]
 8008470:	603b      	str	r3, [r7, #0]
 8008472:	4613      	mov	r3, r2
 8008474:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008476:	2300      	movs	r3, #0
 8008478:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008480:	b2db      	uxtb	r3, r3
 8008482:	2b20      	cmp	r3, #32
 8008484:	d17c      	bne.n	8008580 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d002      	beq.n	8008492 <HAL_UART_Transmit+0x2c>
 800848c:	88fb      	ldrh	r3, [r7, #6]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d101      	bne.n	8008496 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e075      	b.n	8008582 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800849c:	2b01      	cmp	r3, #1
 800849e:	d101      	bne.n	80084a4 <HAL_UART_Transmit+0x3e>
 80084a0:	2302      	movs	r3, #2
 80084a2:	e06e      	b.n	8008582 <HAL_UART_Transmit+0x11c>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2221      	movs	r2, #33	; 0x21
 80084b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084ba:	f7fc fcf7 	bl	8004eac <HAL_GetTick>
 80084be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	88fa      	ldrh	r2, [r7, #6]
 80084c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	88fa      	ldrh	r2, [r7, #6]
 80084ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084d4:	d108      	bne.n	80084e8 <HAL_UART_Transmit+0x82>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d104      	bne.n	80084e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80084de:	2300      	movs	r3, #0
 80084e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	e003      	b.n	80084f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084ec:	2300      	movs	r3, #0
 80084ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80084f8:	e02a      	b.n	8008550 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	9300      	str	r3, [sp, #0]
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	2200      	movs	r2, #0
 8008502:	2180      	movs	r1, #128	; 0x80
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f000 fd38 	bl	8008f7a <UART_WaitOnFlagUntilTimeout>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d001      	beq.n	8008514 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008510:	2303      	movs	r3, #3
 8008512:	e036      	b.n	8008582 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10b      	bne.n	8008532 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008528:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	3302      	adds	r3, #2
 800852e:	61bb      	str	r3, [r7, #24]
 8008530:	e007      	b.n	8008542 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	781a      	ldrb	r2, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	3301      	adds	r3, #1
 8008540:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008546:	b29b      	uxth	r3, r3
 8008548:	3b01      	subs	r3, #1
 800854a:	b29a      	uxth	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008554:	b29b      	uxth	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1cf      	bne.n	80084fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2200      	movs	r2, #0
 8008562:	2140      	movs	r1, #64	; 0x40
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 fd08 	bl	8008f7a <UART_WaitOnFlagUntilTimeout>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d001      	beq.n	8008574 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008570:	2303      	movs	r3, #3
 8008572:	e006      	b.n	8008582 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2220      	movs	r2, #32
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	e000      	b.n	8008582 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008580:	2302      	movs	r3, #2
  }
}
 8008582:	4618      	mov	r0, r3
 8008584:	3720      	adds	r7, #32
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
	...

0800858c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b08c      	sub	sp, #48	; 0x30
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4613      	mov	r3, r2
 8008598:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b20      	cmp	r3, #32
 80085a4:	d165      	bne.n	8008672 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d002      	beq.n	80085b2 <HAL_UART_Transmit_DMA+0x26>
 80085ac:	88fb      	ldrh	r3, [r7, #6]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e05e      	b.n	8008674 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d101      	bne.n	80085c4 <HAL_UART_Transmit_DMA+0x38>
 80085c0:	2302      	movs	r3, #2
 80085c2:	e057      	b.n	8008674 <HAL_UART_Transmit_DMA+0xe8>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	88fa      	ldrh	r2, [r7, #6]
 80085d6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	88fa      	ldrh	r2, [r7, #6]
 80085dc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2221      	movs	r2, #33	; 0x21
 80085e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f0:	4a22      	ldr	r2, [pc, #136]	; (800867c <HAL_UART_Transmit_DMA+0xf0>)
 80085f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f8:	4a21      	ldr	r2, [pc, #132]	; (8008680 <HAL_UART_Transmit_DMA+0xf4>)
 80085fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008600:	4a20      	ldr	r2, [pc, #128]	; (8008684 <HAL_UART_Transmit_DMA+0xf8>)
 8008602:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008608:	2200      	movs	r2, #0
 800860a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800860c:	f107 0308 	add.w	r3, r7, #8
 8008610:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008618:	6819      	ldr	r1, [r3, #0]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	3304      	adds	r3, #4
 8008620:	461a      	mov	r2, r3
 8008622:	88fb      	ldrh	r3, [r7, #6]
 8008624:	f7fd f984 	bl	8005930 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008630:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3314      	adds	r3, #20
 8008640:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	e853 3f00 	ldrex	r3, [r3]
 8008648:	617b      	str	r3, [r7, #20]
   return(result);
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008650:	62bb      	str	r3, [r7, #40]	; 0x28
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	3314      	adds	r3, #20
 8008658:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800865a:	627a      	str	r2, [r7, #36]	; 0x24
 800865c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865e:	6a39      	ldr	r1, [r7, #32]
 8008660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008662:	e841 2300 	strex	r3, r2, [r1]
 8008666:	61fb      	str	r3, [r7, #28]
   return(result);
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1e5      	bne.n	800863a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800866e:	2300      	movs	r3, #0
 8008670:	e000      	b.n	8008674 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008672:	2302      	movs	r3, #2
  }
}
 8008674:	4618      	mov	r0, r3
 8008676:	3730      	adds	r7, #48	; 0x30
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	08008cd5 	.word	0x08008cd5
 8008680:	08008d6f 	.word	0x08008d6f
 8008684:	08008ee7 	.word	0x08008ee7

08008688 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08c      	sub	sp, #48	; 0x30
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	4613      	mov	r3, r2
 8008694:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800869c:	b2db      	uxtb	r3, r3
 800869e:	2b20      	cmp	r3, #32
 80086a0:	d152      	bne.n	8008748 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80086a8:	88fb      	ldrh	r3, [r7, #6]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e04b      	b.n	800874a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d101      	bne.n	80086c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80086bc:	2302      	movs	r3, #2
 80086be:	e044      	b.n	800874a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2201      	movs	r2, #1
 80086cc:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80086ce:	88fb      	ldrh	r3, [r7, #6]
 80086d0:	461a      	mov	r2, r3
 80086d2:	68b9      	ldr	r1, [r7, #8]
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f000 fcbf 	bl	8009058 <UART_Start_Receive_DMA>
 80086da:	4603      	mov	r3, r0
 80086dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80086e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d12c      	bne.n	8008742 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d125      	bne.n	800873c <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80086f0:	2300      	movs	r3, #0
 80086f2:	613b      	str	r3, [r7, #16]
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	613b      	str	r3, [r7, #16]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	613b      	str	r3, [r7, #16]
 8008704:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	330c      	adds	r3, #12
 800870c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	e853 3f00 	ldrex	r3, [r3]
 8008714:	617b      	str	r3, [r7, #20]
   return(result);
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	f043 0310 	orr.w	r3, r3, #16
 800871c:	62bb      	str	r3, [r7, #40]	; 0x28
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	330c      	adds	r3, #12
 8008724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008726:	627a      	str	r2, [r7, #36]	; 0x24
 8008728:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872a:	6a39      	ldr	r1, [r7, #32]
 800872c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800872e:	e841 2300 	strex	r3, r2, [r1]
 8008732:	61fb      	str	r3, [r7, #28]
   return(result);
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1e5      	bne.n	8008706 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 800873a:	e002      	b.n	8008742 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008746:	e000      	b.n	800874a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008748:	2302      	movs	r3, #2
  }
}
 800874a:	4618      	mov	r0, r3
 800874c:	3730      	adds	r7, #48	; 0x30
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
	...

08008754 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b0ba      	sub	sp, #232	; 0xe8
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	695b      	ldr	r3, [r3, #20]
 8008776:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800877a:	2300      	movs	r3, #0
 800877c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008780:	2300      	movs	r3, #0
 8008782:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800878a:	f003 030f 	and.w	r3, r3, #15
 800878e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008792:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008796:	2b00      	cmp	r3, #0
 8008798:	d10f      	bne.n	80087ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800879a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800879e:	f003 0320 	and.w	r3, r3, #32
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d009      	beq.n	80087ba <HAL_UART_IRQHandler+0x66>
 80087a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087aa:	f003 0320 	and.w	r3, r3, #32
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d003      	beq.n	80087ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 fdf5 	bl	80093a2 <UART_Receive_IT>
      return;
 80087b8:	e256      	b.n	8008c68 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80087ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f000 80de 	beq.w	8008980 <HAL_UART_IRQHandler+0x22c>
 80087c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d106      	bne.n	80087de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80087d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f000 80d1 	beq.w	8008980 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80087de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00b      	beq.n	8008802 <HAL_UART_IRQHandler+0xae>
 80087ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d005      	beq.n	8008802 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fa:	f043 0201 	orr.w	r2, r3, #1
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008806:	f003 0304 	and.w	r3, r3, #4
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00b      	beq.n	8008826 <HAL_UART_IRQHandler+0xd2>
 800880e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008812:	f003 0301 	and.w	r3, r3, #1
 8008816:	2b00      	cmp	r3, #0
 8008818:	d005      	beq.n	8008826 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881e:	f043 0202 	orr.w	r2, r3, #2
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800882a:	f003 0302 	and.w	r3, r3, #2
 800882e:	2b00      	cmp	r3, #0
 8008830:	d00b      	beq.n	800884a <HAL_UART_IRQHandler+0xf6>
 8008832:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008836:	f003 0301 	and.w	r3, r3, #1
 800883a:	2b00      	cmp	r3, #0
 800883c:	d005      	beq.n	800884a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008842:	f043 0204 	orr.w	r2, r3, #4
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800884a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800884e:	f003 0308 	and.w	r3, r3, #8
 8008852:	2b00      	cmp	r3, #0
 8008854:	d011      	beq.n	800887a <HAL_UART_IRQHandler+0x126>
 8008856:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800885a:	f003 0320 	and.w	r3, r3, #32
 800885e:	2b00      	cmp	r3, #0
 8008860:	d105      	bne.n	800886e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008862:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008866:	f003 0301 	and.w	r3, r3, #1
 800886a:	2b00      	cmp	r3, #0
 800886c:	d005      	beq.n	800887a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008872:	f043 0208 	orr.w	r2, r3, #8
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800887e:	2b00      	cmp	r3, #0
 8008880:	f000 81ed 	beq.w	8008c5e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008888:	f003 0320 	and.w	r3, r3, #32
 800888c:	2b00      	cmp	r3, #0
 800888e:	d008      	beq.n	80088a2 <HAL_UART_IRQHandler+0x14e>
 8008890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008894:	f003 0320 	and.w	r3, r3, #32
 8008898:	2b00      	cmp	r3, #0
 800889a:	d002      	beq.n	80088a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fd80 	bl	80093a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	695b      	ldr	r3, [r3, #20]
 80088a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ac:	2b40      	cmp	r3, #64	; 0x40
 80088ae:	bf0c      	ite	eq
 80088b0:	2301      	moveq	r3, #1
 80088b2:	2300      	movne	r3, #0
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088be:	f003 0308 	and.w	r3, r3, #8
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d103      	bne.n	80088ce <HAL_UART_IRQHandler+0x17a>
 80088c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d04f      	beq.n	800896e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fc88 	bl	80091e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088de:	2b40      	cmp	r3, #64	; 0x40
 80088e0:	d141      	bne.n	8008966 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	3314      	adds	r3, #20
 80088e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088f0:	e853 3f00 	ldrex	r3, [r3]
 80088f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80088f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80088fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008900:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	3314      	adds	r3, #20
 800890a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800890e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008912:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800891a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800891e:	e841 2300 	strex	r3, r2, [r1]
 8008922:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1d9      	bne.n	80088e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008932:	2b00      	cmp	r3, #0
 8008934:	d013      	beq.n	800895e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893a:	4a7d      	ldr	r2, [pc, #500]	; (8008b30 <HAL_UART_IRQHandler+0x3dc>)
 800893c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008942:	4618      	mov	r0, r3
 8008944:	f7fd f8bc 	bl	8005ac0 <HAL_DMA_Abort_IT>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d016      	beq.n	800897c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008952:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008958:	4610      	mov	r0, r2
 800895a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895c:	e00e      	b.n	800897c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f9ae 	bl	8008cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008964:	e00a      	b.n	800897c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 f9aa 	bl	8008cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800896c:	e006      	b.n	800897c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f9a6 	bl	8008cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800897a:	e170      	b.n	8008c5e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800897c:	bf00      	nop
    return;
 800897e:	e16e      	b.n	8008c5e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008984:	2b01      	cmp	r3, #1
 8008986:	f040 814a 	bne.w	8008c1e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800898a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800898e:	f003 0310 	and.w	r3, r3, #16
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 8143 	beq.w	8008c1e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800899c:	f003 0310 	and.w	r3, r3, #16
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 813c 	beq.w	8008c1e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089a6:	2300      	movs	r3, #0
 80089a8:	60bb      	str	r3, [r7, #8]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	60bb      	str	r3, [r7, #8]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	60bb      	str	r3, [r7, #8]
 80089ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c6:	2b40      	cmp	r3, #64	; 0x40
 80089c8:	f040 80b4 	bne.w	8008b34 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 8140 	beq.w	8008c62 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80089e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089ea:	429a      	cmp	r2, r3
 80089ec:	f080 8139 	bcs.w	8008c62 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a02:	f000 8088 	beq.w	8008b16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	330c      	adds	r3, #12
 8008a0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008a1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	330c      	adds	r3, #12
 8008a2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008a32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008a36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008a42:	e841 2300 	strex	r3, r2, [r1]
 8008a46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008a4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1d9      	bne.n	8008a06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3314      	adds	r3, #20
 8008a58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a5c:	e853 3f00 	ldrex	r3, [r3]
 8008a60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008a62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a64:	f023 0301 	bic.w	r3, r3, #1
 8008a68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3314      	adds	r3, #20
 8008a72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008a7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008a7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008a88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e1      	bne.n	8008a52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	3314      	adds	r3, #20
 8008a94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008aa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3314      	adds	r3, #20
 8008aae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008ab2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008ab4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ab8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ac0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e3      	bne.n	8008a8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	330c      	adds	r3, #12
 8008ada:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008adc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ade:	e853 3f00 	ldrex	r3, [r3]
 8008ae2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008ae4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ae6:	f023 0310 	bic.w	r3, r3, #16
 8008aea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	330c      	adds	r3, #12
 8008af4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008af8:	65ba      	str	r2, [r7, #88]	; 0x58
 8008afa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008afe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e3      	bne.n	8008ad4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7fc ff65 	bl	80059e0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b1e:	b29b      	uxth	r3, r3
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	4619      	mov	r1, r3
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f7fa fe9c 	bl	8003864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b2c:	e099      	b.n	8008c62 <HAL_UART_IRQHandler+0x50e>
 8008b2e:	bf00      	nop
 8008b30:	080092ab 	.word	0x080092ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	1ad3      	subs	r3, r2, r3
 8008b40:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 808b 	beq.w	8008c66 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008b50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f000 8086 	beq.w	8008c66 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	330c      	adds	r3, #12
 8008b60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b64:	e853 3f00 	ldrex	r3, [r3]
 8008b68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	330c      	adds	r3, #12
 8008b7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008b7e:	647a      	str	r2, [r7, #68]	; 0x44
 8008b80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e3      	bne.n	8008b5a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	3314      	adds	r3, #20
 8008b98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ba2:	6a3b      	ldr	r3, [r7, #32]
 8008ba4:	f023 0301 	bic.w	r3, r3, #1
 8008ba8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	3314      	adds	r3, #20
 8008bb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008bb6:	633a      	str	r2, [r7, #48]	; 0x30
 8008bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bbe:	e841 2300 	strex	r3, r2, [r1]
 8008bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1e3      	bne.n	8008b92 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	e853 3f00 	ldrex	r3, [r3]
 8008be6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f023 0310 	bic.w	r3, r3, #16
 8008bee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	330c      	adds	r3, #12
 8008bf8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008bfc:	61fa      	str	r2, [r7, #28]
 8008bfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	69b9      	ldr	r1, [r7, #24]
 8008c02:	69fa      	ldr	r2, [r7, #28]
 8008c04:	e841 2300 	strex	r3, r2, [r1]
 8008c08:	617b      	str	r3, [r7, #20]
   return(result);
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e3      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c14:	4619      	mov	r1, r3
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f7fa fe24 	bl	8003864 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c1c:	e023      	b.n	8008c66 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d009      	beq.n	8008c3e <HAL_UART_IRQHandler+0x4ea>
 8008c2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d003      	beq.n	8008c3e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 fb4b 	bl	80092d2 <UART_Transmit_IT>
    return;
 8008c3c:	e014      	b.n	8008c68 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d00e      	beq.n	8008c68 <HAL_UART_IRQHandler+0x514>
 8008c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d008      	beq.n	8008c68 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 fb8b 	bl	8009372 <UART_EndTransmit_IT>
    return;
 8008c5c:	e004      	b.n	8008c68 <HAL_UART_IRQHandler+0x514>
    return;
 8008c5e:	bf00      	nop
 8008c60:	e002      	b.n	8008c68 <HAL_UART_IRQHandler+0x514>
      return;
 8008c62:	bf00      	nop
 8008c64:	e000      	b.n	8008c68 <HAL_UART_IRQHandler+0x514>
      return;
 8008c66:	bf00      	nop
  }
}
 8008c68:	37e8      	adds	r7, #232	; 0xe8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop

08008c70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c78:	bf00      	nop
 8008c7a:	370c      	adds	r7, #12
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008c8c:	bf00      	nop
 8008c8e:	370c      	adds	r7, #12
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr

08008c98 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008cc8:	bf00      	nop
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b090      	sub	sp, #64	; 0x40
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d137      	bne.n	8008d60 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	3314      	adds	r3, #20
 8008cfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d00:	e853 3f00 	ldrex	r3, [r3]
 8008d04:	623b      	str	r3, [r7, #32]
   return(result);
 8008d06:	6a3b      	ldr	r3, [r7, #32]
 8008d08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	3314      	adds	r3, #20
 8008d14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d16:	633a      	str	r2, [r7, #48]	; 0x30
 8008d18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d1e:	e841 2300 	strex	r3, r2, [r1]
 8008d22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e5      	bne.n	8008cf6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	330c      	adds	r3, #12
 8008d30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	e853 3f00 	ldrex	r3, [r3]
 8008d38:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d40:	637b      	str	r3, [r7, #52]	; 0x34
 8008d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	330c      	adds	r3, #12
 8008d48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d4a:	61fa      	str	r2, [r7, #28]
 8008d4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	69b9      	ldr	r1, [r7, #24]
 8008d50:	69fa      	ldr	r2, [r7, #28]
 8008d52:	e841 2300 	strex	r3, r2, [r1]
 8008d56:	617b      	str	r3, [r7, #20]
   return(result);
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1e5      	bne.n	8008d2a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d5e:	e002      	b.n	8008d66 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008d60:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008d62:	f7ff ff85 	bl	8008c70 <HAL_UART_TxCpltCallback>
}
 8008d66:	bf00      	nop
 8008d68:	3740      	adds	r7, #64	; 0x40
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b084      	sub	sp, #16
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d7a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f7ff ff81 	bl	8008c84 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d82:	bf00      	nop
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b09c      	sub	sp, #112	; 0x70
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d96:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d172      	bne.n	8008e8c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008da6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008da8:	2200      	movs	r2, #0
 8008daa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	330c      	adds	r3, #12
 8008db2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db6:	e853 3f00 	ldrex	r3, [r3]
 8008dba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008dbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008dc2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	330c      	adds	r3, #12
 8008dca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008dcc:	65ba      	str	r2, [r7, #88]	; 0x58
 8008dce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008dd2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008dd4:	e841 2300 	strex	r3, r2, [r1]
 8008dd8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008dda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d1e5      	bne.n	8008dac <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	3314      	adds	r3, #20
 8008de6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dea:	e853 3f00 	ldrex	r3, [r3]
 8008dee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008df2:	f023 0301 	bic.w	r3, r3, #1
 8008df6:	667b      	str	r3, [r7, #100]	; 0x64
 8008df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3314      	adds	r3, #20
 8008dfe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008e00:	647a      	str	r2, [r7, #68]	; 0x44
 8008e02:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e08:	e841 2300 	strex	r3, r2, [r1]
 8008e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1e5      	bne.n	8008de0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3314      	adds	r3, #20
 8008e1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1e:	e853 3f00 	ldrex	r3, [r3]
 8008e22:	623b      	str	r3, [r7, #32]
   return(result);
 8008e24:	6a3b      	ldr	r3, [r7, #32]
 8008e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e2a:	663b      	str	r3, [r7, #96]	; 0x60
 8008e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	3314      	adds	r3, #20
 8008e32:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008e34:	633a      	str	r2, [r7, #48]	; 0x30
 8008e36:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e3c:	e841 2300 	strex	r3, r2, [r1]
 8008e40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e5      	bne.n	8008e14 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d119      	bne.n	8008e8c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	330c      	adds	r3, #12
 8008e5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	e853 3f00 	ldrex	r3, [r3]
 8008e66:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f023 0310 	bic.w	r3, r3, #16
 8008e6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	330c      	adds	r3, #12
 8008e76:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008e78:	61fa      	str	r2, [r7, #28]
 8008e7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e7c:	69b9      	ldr	r1, [r7, #24]
 8008e7e:	69fa      	ldr	r2, [r7, #28]
 8008e80:	e841 2300 	strex	r3, r2, [r1]
 8008e84:	617b      	str	r3, [r7, #20]
   return(result);
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1e5      	bne.n	8008e58 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d106      	bne.n	8008ea2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e96:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e98:	4619      	mov	r1, r3
 8008e9a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e9c:	f7fa fce2 	bl	8003864 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ea0:	e002      	b.n	8008ea8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008ea2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008ea4:	f7ff fef8 	bl	8008c98 <HAL_UART_RxCpltCallback>
}
 8008ea8:	bf00      	nop
 8008eaa:	3770      	adds	r7, #112	; 0x70
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ebc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d108      	bne.n	8008ed8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008eca:	085b      	lsrs	r3, r3, #1
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	4619      	mov	r1, r3
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f7fa fcc7 	bl	8003864 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ed6:	e002      	b.n	8008ede <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f7ff fee7 	bl	8008cac <HAL_UART_RxHalfCpltCallback>
}
 8008ede:	bf00      	nop
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b084      	sub	sp, #16
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f02:	2b80      	cmp	r3, #128	; 0x80
 8008f04:	bf0c      	ite	eq
 8008f06:	2301      	moveq	r3, #1
 8008f08:	2300      	movne	r3, #0
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b21      	cmp	r3, #33	; 0x21
 8008f18:	d108      	bne.n	8008f2c <UART_DMAError+0x46>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d005      	beq.n	8008f2c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	2200      	movs	r2, #0
 8008f24:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008f26:	68b8      	ldr	r0, [r7, #8]
 8008f28:	f000 f934 	bl	8009194 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f36:	2b40      	cmp	r3, #64	; 0x40
 8008f38:	bf0c      	ite	eq
 8008f3a:	2301      	moveq	r3, #1
 8008f3c:	2300      	movne	r3, #0
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	2b22      	cmp	r3, #34	; 0x22
 8008f4c:	d108      	bne.n	8008f60 <UART_DMAError+0x7a>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d005      	beq.n	8008f60 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	2200      	movs	r2, #0
 8008f58:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008f5a:	68b8      	ldr	r0, [r7, #8]
 8008f5c:	f000 f942 	bl	80091e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f64:	f043 0210 	orr.w	r2, r3, #16
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f6c:	68b8      	ldr	r0, [r7, #8]
 8008f6e:	f7ff fea7 	bl	8008cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f72:	bf00      	nop
 8008f74:	3710      	adds	r7, #16
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}

08008f7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f7a:	b580      	push	{r7, lr}
 8008f7c:	b090      	sub	sp, #64	; 0x40
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	60f8      	str	r0, [r7, #12]
 8008f82:	60b9      	str	r1, [r7, #8]
 8008f84:	603b      	str	r3, [r7, #0]
 8008f86:	4613      	mov	r3, r2
 8008f88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f8a:	e050      	b.n	800902e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f92:	d04c      	beq.n	800902e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008f94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d007      	beq.n	8008faa <UART_WaitOnFlagUntilTimeout+0x30>
 8008f9a:	f7fb ff87 	bl	8004eac <HAL_GetTick>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d241      	bcs.n	800902e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	330c      	adds	r3, #12
 8008fb0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb4:	e853 3f00 	ldrex	r3, [r3]
 8008fb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fbc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	330c      	adds	r3, #12
 8008fc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008fca:	637a      	str	r2, [r7, #52]	; 0x34
 8008fcc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008fd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fd2:	e841 2300 	strex	r3, r2, [r1]
 8008fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d1e5      	bne.n	8008faa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	3314      	adds	r3, #20
 8008fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	e853 3f00 	ldrex	r3, [r3]
 8008fec:	613b      	str	r3, [r7, #16]
   return(result);
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	f023 0301 	bic.w	r3, r3, #1
 8008ff4:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	3314      	adds	r3, #20
 8008ffc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ffe:	623a      	str	r2, [r7, #32]
 8009000:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009002:	69f9      	ldr	r1, [r7, #28]
 8009004:	6a3a      	ldr	r2, [r7, #32]
 8009006:	e841 2300 	strex	r3, r2, [r1]
 800900a:	61bb      	str	r3, [r7, #24]
   return(result);
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d1e5      	bne.n	8008fde <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2220      	movs	r2, #32
 8009016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2220      	movs	r2, #32
 800901e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2200      	movs	r2, #0
 8009026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e00f      	b.n	800904e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	4013      	ands	r3, r2
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	429a      	cmp	r2, r3
 800903c:	bf0c      	ite	eq
 800903e:	2301      	moveq	r3, #1
 8009040:	2300      	movne	r3, #0
 8009042:	b2db      	uxtb	r3, r3
 8009044:	461a      	mov	r2, r3
 8009046:	79fb      	ldrb	r3, [r7, #7]
 8009048:	429a      	cmp	r2, r3
 800904a:	d09f      	beq.n	8008f8c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3740      	adds	r7, #64	; 0x40
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b098      	sub	sp, #96	; 0x60
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009066:	68ba      	ldr	r2, [r7, #8]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	88fa      	ldrh	r2, [r7, #6]
 8009070:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2200      	movs	r2, #0
 8009076:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2222      	movs	r2, #34	; 0x22
 800907c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009084:	4a40      	ldr	r2, [pc, #256]	; (8009188 <UART_Start_Receive_DMA+0x130>)
 8009086:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908c:	4a3f      	ldr	r2, [pc, #252]	; (800918c <UART_Start_Receive_DMA+0x134>)
 800908e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009094:	4a3e      	ldr	r2, [pc, #248]	; (8009190 <UART_Start_Receive_DMA+0x138>)
 8009096:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800909c:	2200      	movs	r2, #0
 800909e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80090a0:	f107 0308 	add.w	r3, r7, #8
 80090a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3304      	adds	r3, #4
 80090b0:	4619      	mov	r1, r3
 80090b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	88fb      	ldrh	r3, [r7, #6]
 80090b8:	f7fc fc3a 	bl	8005930 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80090bc:	2300      	movs	r3, #0
 80090be:	613b      	str	r3, [r7, #16]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	613b      	str	r3, [r7, #16]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	613b      	str	r3, [r7, #16]
 80090d0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d019      	beq.n	8009116 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	330c      	adds	r3, #12
 80090e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090ec:	e853 3f00 	ldrex	r3, [r3]
 80090f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80090f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	330c      	adds	r3, #12
 8009100:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009102:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009104:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009106:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009108:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800910a:	e841 2300 	strex	r3, r2, [r1]
 800910e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1e5      	bne.n	80090e2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	3314      	adds	r3, #20
 800911c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009120:	e853 3f00 	ldrex	r3, [r3]
 8009124:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009128:	f043 0301 	orr.w	r3, r3, #1
 800912c:	657b      	str	r3, [r7, #84]	; 0x54
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3314      	adds	r3, #20
 8009134:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009136:	63ba      	str	r2, [r7, #56]	; 0x38
 8009138:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800913c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800913e:	e841 2300 	strex	r3, r2, [r1]
 8009142:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1e5      	bne.n	8009116 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	3314      	adds	r3, #20
 8009150:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	e853 3f00 	ldrex	r3, [r3]
 8009158:	617b      	str	r3, [r7, #20]
   return(result);
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009160:	653b      	str	r3, [r7, #80]	; 0x50
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	3314      	adds	r3, #20
 8009168:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800916a:	627a      	str	r2, [r7, #36]	; 0x24
 800916c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916e:	6a39      	ldr	r1, [r7, #32]
 8009170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009172:	e841 2300 	strex	r3, r2, [r1]
 8009176:	61fb      	str	r3, [r7, #28]
   return(result);
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1e5      	bne.n	800914a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800917e:	2300      	movs	r3, #0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3760      	adds	r7, #96	; 0x60
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}
 8009188:	08008d8b 	.word	0x08008d8b
 800918c:	08008eb1 	.word	0x08008eb1
 8009190:	08008ee7 	.word	0x08008ee7

08009194 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009194:	b480      	push	{r7}
 8009196:	b089      	sub	sp, #36	; 0x24
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	330c      	adds	r3, #12
 80091a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	e853 3f00 	ldrex	r3, [r3]
 80091aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80091b2:	61fb      	str	r3, [r7, #28]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	330c      	adds	r3, #12
 80091ba:	69fa      	ldr	r2, [r7, #28]
 80091bc:	61ba      	str	r2, [r7, #24]
 80091be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c0:	6979      	ldr	r1, [r7, #20]
 80091c2:	69ba      	ldr	r2, [r7, #24]
 80091c4:	e841 2300 	strex	r3, r2, [r1]
 80091c8:	613b      	str	r3, [r7, #16]
   return(result);
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1e5      	bne.n	800919c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2220      	movs	r2, #32
 80091d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80091d8:	bf00      	nop
 80091da:	3724      	adds	r7, #36	; 0x24
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr

080091e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b095      	sub	sp, #84	; 0x54
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	330c      	adds	r3, #12
 80091f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091f6:	e853 3f00 	ldrex	r3, [r3]
 80091fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009202:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	330c      	adds	r3, #12
 800920a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800920c:	643a      	str	r2, [r7, #64]	; 0x40
 800920e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009210:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009212:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009214:	e841 2300 	strex	r3, r2, [r1]
 8009218:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800921a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1e5      	bne.n	80091ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3314      	adds	r3, #20
 8009226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009228:	6a3b      	ldr	r3, [r7, #32]
 800922a:	e853 3f00 	ldrex	r3, [r3]
 800922e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009230:	69fb      	ldr	r3, [r7, #28]
 8009232:	f023 0301 	bic.w	r3, r3, #1
 8009236:	64bb      	str	r3, [r7, #72]	; 0x48
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	3314      	adds	r3, #20
 800923e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009240:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009242:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009244:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009246:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009248:	e841 2300 	strex	r3, r2, [r1]
 800924c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800924e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1e5      	bne.n	8009220 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009258:	2b01      	cmp	r3, #1
 800925a:	d119      	bne.n	8009290 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	330c      	adds	r3, #12
 8009262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	e853 3f00 	ldrex	r3, [r3]
 800926a:	60bb      	str	r3, [r7, #8]
   return(result);
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	f023 0310 	bic.w	r3, r3, #16
 8009272:	647b      	str	r3, [r7, #68]	; 0x44
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	330c      	adds	r3, #12
 800927a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800927c:	61ba      	str	r2, [r7, #24]
 800927e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009280:	6979      	ldr	r1, [r7, #20]
 8009282:	69ba      	ldr	r2, [r7, #24]
 8009284:	e841 2300 	strex	r3, r2, [r1]
 8009288:	613b      	str	r3, [r7, #16]
   return(result);
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d1e5      	bne.n	800925c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2220      	movs	r2, #32
 8009294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800929e:	bf00      	nop
 80092a0:	3754      	adds	r7, #84	; 0x54
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b084      	sub	sp, #16
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2200      	movs	r2, #0
 80092bc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2200      	movs	r2, #0
 80092c2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f7ff fcfb 	bl	8008cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092ca:	bf00      	nop
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80092d2:	b480      	push	{r7}
 80092d4:	b085      	sub	sp, #20
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	2b21      	cmp	r3, #33	; 0x21
 80092e4:	d13e      	bne.n	8009364 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092ee:	d114      	bne.n	800931a <UART_Transmit_IT+0x48>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d110      	bne.n	800931a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	881b      	ldrh	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800930c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a1b      	ldr	r3, [r3, #32]
 8009312:	1c9a      	adds	r2, r3, #2
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	621a      	str	r2, [r3, #32]
 8009318:	e008      	b.n	800932c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6a1b      	ldr	r3, [r3, #32]
 800931e:	1c59      	adds	r1, r3, #1
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	6211      	str	r1, [r2, #32]
 8009324:	781a      	ldrb	r2, [r3, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009330:	b29b      	uxth	r3, r3
 8009332:	3b01      	subs	r3, #1
 8009334:	b29b      	uxth	r3, r3
 8009336:	687a      	ldr	r2, [r7, #4]
 8009338:	4619      	mov	r1, r3
 800933a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800933c:	2b00      	cmp	r3, #0
 800933e:	d10f      	bne.n	8009360 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68da      	ldr	r2, [r3, #12]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800934e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68da      	ldr	r2, [r3, #12]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800935e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009360:	2300      	movs	r3, #0
 8009362:	e000      	b.n	8009366 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009364:	2302      	movs	r3, #2
  }
}
 8009366:	4618      	mov	r0, r3
 8009368:	3714      	adds	r7, #20
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr

08009372 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009372:	b580      	push	{r7, lr}
 8009374:	b082      	sub	sp, #8
 8009376:	af00      	add	r7, sp, #0
 8009378:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68da      	ldr	r2, [r3, #12]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009388:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2220      	movs	r2, #32
 800938e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f7ff fc6c 	bl	8008c70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b08c      	sub	sp, #48	; 0x30
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	2b22      	cmp	r3, #34	; 0x22
 80093b4:	f040 80ab 	bne.w	800950e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093c0:	d117      	bne.n	80093f2 <UART_Receive_IT+0x50>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d113      	bne.n	80093f2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80093ca:	2300      	movs	r3, #0
 80093cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093d2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	b29b      	uxth	r3, r3
 80093dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ea:	1c9a      	adds	r2, r3, #2
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	629a      	str	r2, [r3, #40]	; 0x28
 80093f0:	e026      	b.n	8009440 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80093f8:	2300      	movs	r3, #0
 80093fa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009404:	d007      	beq.n	8009416 <UART_Receive_IT+0x74>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d10a      	bne.n	8009424 <UART_Receive_IT+0x82>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d106      	bne.n	8009424 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	b2da      	uxtb	r2, r3
 800941e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009420:	701a      	strb	r2, [r3, #0]
 8009422:	e008      	b.n	8009436 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	b2db      	uxtb	r3, r3
 800942c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009430:	b2da      	uxtb	r2, r3
 8009432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009434:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b01      	subs	r3, #1
 8009448:	b29b      	uxth	r3, r3
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	4619      	mov	r1, r3
 800944e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009450:	2b00      	cmp	r3, #0
 8009452:	d15a      	bne.n	800950a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	68da      	ldr	r2, [r3, #12]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f022 0220 	bic.w	r2, r2, #32
 8009462:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68da      	ldr	r2, [r3, #12]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009472:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	695a      	ldr	r2, [r3, #20]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f022 0201 	bic.w	r2, r2, #1
 8009482:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2220      	movs	r2, #32
 8009488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009490:	2b01      	cmp	r3, #1
 8009492:	d135      	bne.n	8009500 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	330c      	adds	r3, #12
 80094a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	e853 3f00 	ldrex	r3, [r3]
 80094a8:	613b      	str	r3, [r7, #16]
   return(result);
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	f023 0310 	bic.w	r3, r3, #16
 80094b0:	627b      	str	r3, [r7, #36]	; 0x24
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	330c      	adds	r3, #12
 80094b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ba:	623a      	str	r2, [r7, #32]
 80094bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094be:	69f9      	ldr	r1, [r7, #28]
 80094c0:	6a3a      	ldr	r2, [r7, #32]
 80094c2:	e841 2300 	strex	r3, r2, [r1]
 80094c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d1e5      	bne.n	800949a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 0310 	and.w	r3, r3, #16
 80094d8:	2b10      	cmp	r3, #16
 80094da:	d10a      	bne.n	80094f2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80094dc:	2300      	movs	r3, #0
 80094de:	60fb      	str	r3, [r7, #12]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	60fb      	str	r3, [r7, #12]
 80094f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094f6:	4619      	mov	r1, r3
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f7fa f9b3 	bl	8003864 <HAL_UARTEx_RxEventCallback>
 80094fe:	e002      	b.n	8009506 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7ff fbc9 	bl	8008c98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009506:	2300      	movs	r3, #0
 8009508:	e002      	b.n	8009510 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	e000      	b.n	8009510 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800950e:	2302      	movs	r3, #2
  }
}
 8009510:	4618      	mov	r0, r3
 8009512:	3730      	adds	r7, #48	; 0x30
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800951c:	b0c0      	sub	sp, #256	; 0x100
 800951e:	af00      	add	r7, sp, #0
 8009520:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	691b      	ldr	r3, [r3, #16]
 800952c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009534:	68d9      	ldr	r1, [r3, #12]
 8009536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	ea40 0301 	orr.w	r3, r0, r1
 8009540:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009546:	689a      	ldr	r2, [r3, #8]
 8009548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	431a      	orrs	r2, r3
 8009550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	431a      	orrs	r2, r3
 8009558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800955c:	69db      	ldr	r3, [r3, #28]
 800955e:	4313      	orrs	r3, r2
 8009560:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009570:	f021 010c 	bic.w	r1, r1, #12
 8009574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800957e:	430b      	orrs	r3, r1
 8009580:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800958e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009592:	6999      	ldr	r1, [r3, #24]
 8009594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	ea40 0301 	orr.w	r3, r0, r1
 800959e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80095a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	4b8f      	ldr	r3, [pc, #572]	; (80097e4 <UART_SetConfig+0x2cc>)
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d005      	beq.n	80095b8 <UART_SetConfig+0xa0>
 80095ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	4b8d      	ldr	r3, [pc, #564]	; (80097e8 <UART_SetConfig+0x2d0>)
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d104      	bne.n	80095c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80095b8:	f7fd fb6e 	bl	8006c98 <HAL_RCC_GetPCLK2Freq>
 80095bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80095c0:	e003      	b.n	80095ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80095c2:	f7fd fb55 	bl	8006c70 <HAL_RCC_GetPCLK1Freq>
 80095c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095ce:	69db      	ldr	r3, [r3, #28]
 80095d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095d4:	f040 810c 	bne.w	80097f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095dc:	2200      	movs	r2, #0
 80095de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80095e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80095e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80095ea:	4622      	mov	r2, r4
 80095ec:	462b      	mov	r3, r5
 80095ee:	1891      	adds	r1, r2, r2
 80095f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80095f2:	415b      	adcs	r3, r3
 80095f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80095fa:	4621      	mov	r1, r4
 80095fc:	eb12 0801 	adds.w	r8, r2, r1
 8009600:	4629      	mov	r1, r5
 8009602:	eb43 0901 	adc.w	r9, r3, r1
 8009606:	f04f 0200 	mov.w	r2, #0
 800960a:	f04f 0300 	mov.w	r3, #0
 800960e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800961a:	4690      	mov	r8, r2
 800961c:	4699      	mov	r9, r3
 800961e:	4623      	mov	r3, r4
 8009620:	eb18 0303 	adds.w	r3, r8, r3
 8009624:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009628:	462b      	mov	r3, r5
 800962a:	eb49 0303 	adc.w	r3, r9, r3
 800962e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800963e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009642:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009646:	460b      	mov	r3, r1
 8009648:	18db      	adds	r3, r3, r3
 800964a:	653b      	str	r3, [r7, #80]	; 0x50
 800964c:	4613      	mov	r3, r2
 800964e:	eb42 0303 	adc.w	r3, r2, r3
 8009652:	657b      	str	r3, [r7, #84]	; 0x54
 8009654:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009658:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800965c:	f7f7 fb24 	bl	8000ca8 <__aeabi_uldivmod>
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	4b61      	ldr	r3, [pc, #388]	; (80097ec <UART_SetConfig+0x2d4>)
 8009666:	fba3 2302 	umull	r2, r3, r3, r2
 800966a:	095b      	lsrs	r3, r3, #5
 800966c:	011c      	lsls	r4, r3, #4
 800966e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009672:	2200      	movs	r2, #0
 8009674:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009678:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800967c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009680:	4642      	mov	r2, r8
 8009682:	464b      	mov	r3, r9
 8009684:	1891      	adds	r1, r2, r2
 8009686:	64b9      	str	r1, [r7, #72]	; 0x48
 8009688:	415b      	adcs	r3, r3
 800968a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800968c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009690:	4641      	mov	r1, r8
 8009692:	eb12 0a01 	adds.w	sl, r2, r1
 8009696:	4649      	mov	r1, r9
 8009698:	eb43 0b01 	adc.w	fp, r3, r1
 800969c:	f04f 0200 	mov.w	r2, #0
 80096a0:	f04f 0300 	mov.w	r3, #0
 80096a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80096a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80096ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80096b0:	4692      	mov	sl, r2
 80096b2:	469b      	mov	fp, r3
 80096b4:	4643      	mov	r3, r8
 80096b6:	eb1a 0303 	adds.w	r3, sl, r3
 80096ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80096be:	464b      	mov	r3, r9
 80096c0:	eb4b 0303 	adc.w	r3, fp, r3
 80096c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80096c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80096d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80096d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80096dc:	460b      	mov	r3, r1
 80096de:	18db      	adds	r3, r3, r3
 80096e0:	643b      	str	r3, [r7, #64]	; 0x40
 80096e2:	4613      	mov	r3, r2
 80096e4:	eb42 0303 	adc.w	r3, r2, r3
 80096e8:	647b      	str	r3, [r7, #68]	; 0x44
 80096ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80096ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80096f2:	f7f7 fad9 	bl	8000ca8 <__aeabi_uldivmod>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	4611      	mov	r1, r2
 80096fc:	4b3b      	ldr	r3, [pc, #236]	; (80097ec <UART_SetConfig+0x2d4>)
 80096fe:	fba3 2301 	umull	r2, r3, r3, r1
 8009702:	095b      	lsrs	r3, r3, #5
 8009704:	2264      	movs	r2, #100	; 0x64
 8009706:	fb02 f303 	mul.w	r3, r2, r3
 800970a:	1acb      	subs	r3, r1, r3
 800970c:	00db      	lsls	r3, r3, #3
 800970e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009712:	4b36      	ldr	r3, [pc, #216]	; (80097ec <UART_SetConfig+0x2d4>)
 8009714:	fba3 2302 	umull	r2, r3, r3, r2
 8009718:	095b      	lsrs	r3, r3, #5
 800971a:	005b      	lsls	r3, r3, #1
 800971c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009720:	441c      	add	r4, r3
 8009722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009726:	2200      	movs	r2, #0
 8009728:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800972c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009730:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009734:	4642      	mov	r2, r8
 8009736:	464b      	mov	r3, r9
 8009738:	1891      	adds	r1, r2, r2
 800973a:	63b9      	str	r1, [r7, #56]	; 0x38
 800973c:	415b      	adcs	r3, r3
 800973e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009740:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009744:	4641      	mov	r1, r8
 8009746:	1851      	adds	r1, r2, r1
 8009748:	6339      	str	r1, [r7, #48]	; 0x30
 800974a:	4649      	mov	r1, r9
 800974c:	414b      	adcs	r3, r1
 800974e:	637b      	str	r3, [r7, #52]	; 0x34
 8009750:	f04f 0200 	mov.w	r2, #0
 8009754:	f04f 0300 	mov.w	r3, #0
 8009758:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800975c:	4659      	mov	r1, fp
 800975e:	00cb      	lsls	r3, r1, #3
 8009760:	4651      	mov	r1, sl
 8009762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009766:	4651      	mov	r1, sl
 8009768:	00ca      	lsls	r2, r1, #3
 800976a:	4610      	mov	r0, r2
 800976c:	4619      	mov	r1, r3
 800976e:	4603      	mov	r3, r0
 8009770:	4642      	mov	r2, r8
 8009772:	189b      	adds	r3, r3, r2
 8009774:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009778:	464b      	mov	r3, r9
 800977a:	460a      	mov	r2, r1
 800977c:	eb42 0303 	adc.w	r3, r2, r3
 8009780:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009790:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009794:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009798:	460b      	mov	r3, r1
 800979a:	18db      	adds	r3, r3, r3
 800979c:	62bb      	str	r3, [r7, #40]	; 0x28
 800979e:	4613      	mov	r3, r2
 80097a0:	eb42 0303 	adc.w	r3, r2, r3
 80097a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80097ae:	f7f7 fa7b 	bl	8000ca8 <__aeabi_uldivmod>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	4b0d      	ldr	r3, [pc, #52]	; (80097ec <UART_SetConfig+0x2d4>)
 80097b8:	fba3 1302 	umull	r1, r3, r3, r2
 80097bc:	095b      	lsrs	r3, r3, #5
 80097be:	2164      	movs	r1, #100	; 0x64
 80097c0:	fb01 f303 	mul.w	r3, r1, r3
 80097c4:	1ad3      	subs	r3, r2, r3
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	3332      	adds	r3, #50	; 0x32
 80097ca:	4a08      	ldr	r2, [pc, #32]	; (80097ec <UART_SetConfig+0x2d4>)
 80097cc:	fba2 2303 	umull	r2, r3, r2, r3
 80097d0:	095b      	lsrs	r3, r3, #5
 80097d2:	f003 0207 	and.w	r2, r3, #7
 80097d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4422      	add	r2, r4
 80097de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80097e0:	e106      	b.n	80099f0 <UART_SetConfig+0x4d8>
 80097e2:	bf00      	nop
 80097e4:	40011000 	.word	0x40011000
 80097e8:	40011400 	.word	0x40011400
 80097ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80097f4:	2200      	movs	r2, #0
 80097f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80097fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80097fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009802:	4642      	mov	r2, r8
 8009804:	464b      	mov	r3, r9
 8009806:	1891      	adds	r1, r2, r2
 8009808:	6239      	str	r1, [r7, #32]
 800980a:	415b      	adcs	r3, r3
 800980c:	627b      	str	r3, [r7, #36]	; 0x24
 800980e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009812:	4641      	mov	r1, r8
 8009814:	1854      	adds	r4, r2, r1
 8009816:	4649      	mov	r1, r9
 8009818:	eb43 0501 	adc.w	r5, r3, r1
 800981c:	f04f 0200 	mov.w	r2, #0
 8009820:	f04f 0300 	mov.w	r3, #0
 8009824:	00eb      	lsls	r3, r5, #3
 8009826:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800982a:	00e2      	lsls	r2, r4, #3
 800982c:	4614      	mov	r4, r2
 800982e:	461d      	mov	r5, r3
 8009830:	4643      	mov	r3, r8
 8009832:	18e3      	adds	r3, r4, r3
 8009834:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009838:	464b      	mov	r3, r9
 800983a:	eb45 0303 	adc.w	r3, r5, r3
 800983e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800984e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009852:	f04f 0200 	mov.w	r2, #0
 8009856:	f04f 0300 	mov.w	r3, #0
 800985a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800985e:	4629      	mov	r1, r5
 8009860:	008b      	lsls	r3, r1, #2
 8009862:	4621      	mov	r1, r4
 8009864:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009868:	4621      	mov	r1, r4
 800986a:	008a      	lsls	r2, r1, #2
 800986c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009870:	f7f7 fa1a 	bl	8000ca8 <__aeabi_uldivmod>
 8009874:	4602      	mov	r2, r0
 8009876:	460b      	mov	r3, r1
 8009878:	4b60      	ldr	r3, [pc, #384]	; (80099fc <UART_SetConfig+0x4e4>)
 800987a:	fba3 2302 	umull	r2, r3, r3, r2
 800987e:	095b      	lsrs	r3, r3, #5
 8009880:	011c      	lsls	r4, r3, #4
 8009882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009886:	2200      	movs	r2, #0
 8009888:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800988c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009890:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009894:	4642      	mov	r2, r8
 8009896:	464b      	mov	r3, r9
 8009898:	1891      	adds	r1, r2, r2
 800989a:	61b9      	str	r1, [r7, #24]
 800989c:	415b      	adcs	r3, r3
 800989e:	61fb      	str	r3, [r7, #28]
 80098a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80098a4:	4641      	mov	r1, r8
 80098a6:	1851      	adds	r1, r2, r1
 80098a8:	6139      	str	r1, [r7, #16]
 80098aa:	4649      	mov	r1, r9
 80098ac:	414b      	adcs	r3, r1
 80098ae:	617b      	str	r3, [r7, #20]
 80098b0:	f04f 0200 	mov.w	r2, #0
 80098b4:	f04f 0300 	mov.w	r3, #0
 80098b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80098bc:	4659      	mov	r1, fp
 80098be:	00cb      	lsls	r3, r1, #3
 80098c0:	4651      	mov	r1, sl
 80098c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098c6:	4651      	mov	r1, sl
 80098c8:	00ca      	lsls	r2, r1, #3
 80098ca:	4610      	mov	r0, r2
 80098cc:	4619      	mov	r1, r3
 80098ce:	4603      	mov	r3, r0
 80098d0:	4642      	mov	r2, r8
 80098d2:	189b      	adds	r3, r3, r2
 80098d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80098d8:	464b      	mov	r3, r9
 80098da:	460a      	mov	r2, r1
 80098dc:	eb42 0303 	adc.w	r3, r2, r3
 80098e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80098e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80098ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80098f0:	f04f 0200 	mov.w	r2, #0
 80098f4:	f04f 0300 	mov.w	r3, #0
 80098f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80098fc:	4649      	mov	r1, r9
 80098fe:	008b      	lsls	r3, r1, #2
 8009900:	4641      	mov	r1, r8
 8009902:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009906:	4641      	mov	r1, r8
 8009908:	008a      	lsls	r2, r1, #2
 800990a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800990e:	f7f7 f9cb 	bl	8000ca8 <__aeabi_uldivmod>
 8009912:	4602      	mov	r2, r0
 8009914:	460b      	mov	r3, r1
 8009916:	4611      	mov	r1, r2
 8009918:	4b38      	ldr	r3, [pc, #224]	; (80099fc <UART_SetConfig+0x4e4>)
 800991a:	fba3 2301 	umull	r2, r3, r3, r1
 800991e:	095b      	lsrs	r3, r3, #5
 8009920:	2264      	movs	r2, #100	; 0x64
 8009922:	fb02 f303 	mul.w	r3, r2, r3
 8009926:	1acb      	subs	r3, r1, r3
 8009928:	011b      	lsls	r3, r3, #4
 800992a:	3332      	adds	r3, #50	; 0x32
 800992c:	4a33      	ldr	r2, [pc, #204]	; (80099fc <UART_SetConfig+0x4e4>)
 800992e:	fba2 2303 	umull	r2, r3, r2, r3
 8009932:	095b      	lsrs	r3, r3, #5
 8009934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009938:	441c      	add	r4, r3
 800993a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800993e:	2200      	movs	r2, #0
 8009940:	673b      	str	r3, [r7, #112]	; 0x70
 8009942:	677a      	str	r2, [r7, #116]	; 0x74
 8009944:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009948:	4642      	mov	r2, r8
 800994a:	464b      	mov	r3, r9
 800994c:	1891      	adds	r1, r2, r2
 800994e:	60b9      	str	r1, [r7, #8]
 8009950:	415b      	adcs	r3, r3
 8009952:	60fb      	str	r3, [r7, #12]
 8009954:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009958:	4641      	mov	r1, r8
 800995a:	1851      	adds	r1, r2, r1
 800995c:	6039      	str	r1, [r7, #0]
 800995e:	4649      	mov	r1, r9
 8009960:	414b      	adcs	r3, r1
 8009962:	607b      	str	r3, [r7, #4]
 8009964:	f04f 0200 	mov.w	r2, #0
 8009968:	f04f 0300 	mov.w	r3, #0
 800996c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009970:	4659      	mov	r1, fp
 8009972:	00cb      	lsls	r3, r1, #3
 8009974:	4651      	mov	r1, sl
 8009976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800997a:	4651      	mov	r1, sl
 800997c:	00ca      	lsls	r2, r1, #3
 800997e:	4610      	mov	r0, r2
 8009980:	4619      	mov	r1, r3
 8009982:	4603      	mov	r3, r0
 8009984:	4642      	mov	r2, r8
 8009986:	189b      	adds	r3, r3, r2
 8009988:	66bb      	str	r3, [r7, #104]	; 0x68
 800998a:	464b      	mov	r3, r9
 800998c:	460a      	mov	r2, r1
 800998e:	eb42 0303 	adc.w	r3, r2, r3
 8009992:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	663b      	str	r3, [r7, #96]	; 0x60
 800999e:	667a      	str	r2, [r7, #100]	; 0x64
 80099a0:	f04f 0200 	mov.w	r2, #0
 80099a4:	f04f 0300 	mov.w	r3, #0
 80099a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80099ac:	4649      	mov	r1, r9
 80099ae:	008b      	lsls	r3, r1, #2
 80099b0:	4641      	mov	r1, r8
 80099b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099b6:	4641      	mov	r1, r8
 80099b8:	008a      	lsls	r2, r1, #2
 80099ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80099be:	f7f7 f973 	bl	8000ca8 <__aeabi_uldivmod>
 80099c2:	4602      	mov	r2, r0
 80099c4:	460b      	mov	r3, r1
 80099c6:	4b0d      	ldr	r3, [pc, #52]	; (80099fc <UART_SetConfig+0x4e4>)
 80099c8:	fba3 1302 	umull	r1, r3, r3, r2
 80099cc:	095b      	lsrs	r3, r3, #5
 80099ce:	2164      	movs	r1, #100	; 0x64
 80099d0:	fb01 f303 	mul.w	r3, r1, r3
 80099d4:	1ad3      	subs	r3, r2, r3
 80099d6:	011b      	lsls	r3, r3, #4
 80099d8:	3332      	adds	r3, #50	; 0x32
 80099da:	4a08      	ldr	r2, [pc, #32]	; (80099fc <UART_SetConfig+0x4e4>)
 80099dc:	fba2 2303 	umull	r2, r3, r2, r3
 80099e0:	095b      	lsrs	r3, r3, #5
 80099e2:	f003 020f 	and.w	r2, r3, #15
 80099e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4422      	add	r2, r4
 80099ee:	609a      	str	r2, [r3, #8]
}
 80099f0:	bf00      	nop
 80099f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80099f6:	46bd      	mov	sp, r7
 80099f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099fc:	51eb851f 	.word	0x51eb851f

08009a00 <__cvt>:
 8009a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a04:	ec55 4b10 	vmov	r4, r5, d0
 8009a08:	2d00      	cmp	r5, #0
 8009a0a:	460e      	mov	r6, r1
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	462b      	mov	r3, r5
 8009a10:	bfbb      	ittet	lt
 8009a12:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009a16:	461d      	movlt	r5, r3
 8009a18:	2300      	movge	r3, #0
 8009a1a:	232d      	movlt	r3, #45	; 0x2d
 8009a1c:	700b      	strb	r3, [r1, #0]
 8009a1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009a24:	4691      	mov	r9, r2
 8009a26:	f023 0820 	bic.w	r8, r3, #32
 8009a2a:	bfbc      	itt	lt
 8009a2c:	4622      	movlt	r2, r4
 8009a2e:	4614      	movlt	r4, r2
 8009a30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a34:	d005      	beq.n	8009a42 <__cvt+0x42>
 8009a36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009a3a:	d100      	bne.n	8009a3e <__cvt+0x3e>
 8009a3c:	3601      	adds	r6, #1
 8009a3e:	2102      	movs	r1, #2
 8009a40:	e000      	b.n	8009a44 <__cvt+0x44>
 8009a42:	2103      	movs	r1, #3
 8009a44:	ab03      	add	r3, sp, #12
 8009a46:	9301      	str	r3, [sp, #4]
 8009a48:	ab02      	add	r3, sp, #8
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	ec45 4b10 	vmov	d0, r4, r5
 8009a50:	4653      	mov	r3, sl
 8009a52:	4632      	mov	r2, r6
 8009a54:	f000 ff44 	bl	800a8e0 <_dtoa_r>
 8009a58:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009a5c:	4607      	mov	r7, r0
 8009a5e:	d102      	bne.n	8009a66 <__cvt+0x66>
 8009a60:	f019 0f01 	tst.w	r9, #1
 8009a64:	d022      	beq.n	8009aac <__cvt+0xac>
 8009a66:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a6a:	eb07 0906 	add.w	r9, r7, r6
 8009a6e:	d110      	bne.n	8009a92 <__cvt+0x92>
 8009a70:	783b      	ldrb	r3, [r7, #0]
 8009a72:	2b30      	cmp	r3, #48	; 0x30
 8009a74:	d10a      	bne.n	8009a8c <__cvt+0x8c>
 8009a76:	2200      	movs	r2, #0
 8009a78:	2300      	movs	r3, #0
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	f7f7 f833 	bl	8000ae8 <__aeabi_dcmpeq>
 8009a82:	b918      	cbnz	r0, 8009a8c <__cvt+0x8c>
 8009a84:	f1c6 0601 	rsb	r6, r6, #1
 8009a88:	f8ca 6000 	str.w	r6, [sl]
 8009a8c:	f8da 3000 	ldr.w	r3, [sl]
 8009a90:	4499      	add	r9, r3
 8009a92:	2200      	movs	r2, #0
 8009a94:	2300      	movs	r3, #0
 8009a96:	4620      	mov	r0, r4
 8009a98:	4629      	mov	r1, r5
 8009a9a:	f7f7 f825 	bl	8000ae8 <__aeabi_dcmpeq>
 8009a9e:	b108      	cbz	r0, 8009aa4 <__cvt+0xa4>
 8009aa0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009aa4:	2230      	movs	r2, #48	; 0x30
 8009aa6:	9b03      	ldr	r3, [sp, #12]
 8009aa8:	454b      	cmp	r3, r9
 8009aaa:	d307      	bcc.n	8009abc <__cvt+0xbc>
 8009aac:	9b03      	ldr	r3, [sp, #12]
 8009aae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ab0:	1bdb      	subs	r3, r3, r7
 8009ab2:	4638      	mov	r0, r7
 8009ab4:	6013      	str	r3, [r2, #0]
 8009ab6:	b004      	add	sp, #16
 8009ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009abc:	1c59      	adds	r1, r3, #1
 8009abe:	9103      	str	r1, [sp, #12]
 8009ac0:	701a      	strb	r2, [r3, #0]
 8009ac2:	e7f0      	b.n	8009aa6 <__cvt+0xa6>

08009ac4 <__exponent>:
 8009ac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2900      	cmp	r1, #0
 8009aca:	bfb8      	it	lt
 8009acc:	4249      	neglt	r1, r1
 8009ace:	f803 2b02 	strb.w	r2, [r3], #2
 8009ad2:	bfb4      	ite	lt
 8009ad4:	222d      	movlt	r2, #45	; 0x2d
 8009ad6:	222b      	movge	r2, #43	; 0x2b
 8009ad8:	2909      	cmp	r1, #9
 8009ada:	7042      	strb	r2, [r0, #1]
 8009adc:	dd2a      	ble.n	8009b34 <__exponent+0x70>
 8009ade:	f10d 0207 	add.w	r2, sp, #7
 8009ae2:	4617      	mov	r7, r2
 8009ae4:	260a      	movs	r6, #10
 8009ae6:	4694      	mov	ip, r2
 8009ae8:	fb91 f5f6 	sdiv	r5, r1, r6
 8009aec:	fb06 1415 	mls	r4, r6, r5, r1
 8009af0:	3430      	adds	r4, #48	; 0x30
 8009af2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009af6:	460c      	mov	r4, r1
 8009af8:	2c63      	cmp	r4, #99	; 0x63
 8009afa:	f102 32ff 	add.w	r2, r2, #4294967295
 8009afe:	4629      	mov	r1, r5
 8009b00:	dcf1      	bgt.n	8009ae6 <__exponent+0x22>
 8009b02:	3130      	adds	r1, #48	; 0x30
 8009b04:	f1ac 0402 	sub.w	r4, ip, #2
 8009b08:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009b0c:	1c41      	adds	r1, r0, #1
 8009b0e:	4622      	mov	r2, r4
 8009b10:	42ba      	cmp	r2, r7
 8009b12:	d30a      	bcc.n	8009b2a <__exponent+0x66>
 8009b14:	f10d 0209 	add.w	r2, sp, #9
 8009b18:	eba2 020c 	sub.w	r2, r2, ip
 8009b1c:	42bc      	cmp	r4, r7
 8009b1e:	bf88      	it	hi
 8009b20:	2200      	movhi	r2, #0
 8009b22:	4413      	add	r3, r2
 8009b24:	1a18      	subs	r0, r3, r0
 8009b26:	b003      	add	sp, #12
 8009b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b2a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009b2e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009b32:	e7ed      	b.n	8009b10 <__exponent+0x4c>
 8009b34:	2330      	movs	r3, #48	; 0x30
 8009b36:	3130      	adds	r1, #48	; 0x30
 8009b38:	7083      	strb	r3, [r0, #2]
 8009b3a:	70c1      	strb	r1, [r0, #3]
 8009b3c:	1d03      	adds	r3, r0, #4
 8009b3e:	e7f1      	b.n	8009b24 <__exponent+0x60>

08009b40 <_printf_float>:
 8009b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b44:	ed2d 8b02 	vpush	{d8}
 8009b48:	b08d      	sub	sp, #52	; 0x34
 8009b4a:	460c      	mov	r4, r1
 8009b4c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009b50:	4616      	mov	r6, r2
 8009b52:	461f      	mov	r7, r3
 8009b54:	4605      	mov	r5, r0
 8009b56:	f000 fdb7 	bl	800a6c8 <_localeconv_r>
 8009b5a:	f8d0 a000 	ldr.w	sl, [r0]
 8009b5e:	4650      	mov	r0, sl
 8009b60:	f7f6 fb96 	bl	8000290 <strlen>
 8009b64:	2300      	movs	r3, #0
 8009b66:	930a      	str	r3, [sp, #40]	; 0x28
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	9305      	str	r3, [sp, #20]
 8009b6c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b70:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009b74:	3307      	adds	r3, #7
 8009b76:	f023 0307 	bic.w	r3, r3, #7
 8009b7a:	f103 0208 	add.w	r2, r3, #8
 8009b7e:	f8c8 2000 	str.w	r2, [r8]
 8009b82:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009b8a:	9307      	str	r3, [sp, #28]
 8009b8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009b90:	ee08 0a10 	vmov	s16, r0
 8009b94:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009b98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b9c:	4b9e      	ldr	r3, [pc, #632]	; (8009e18 <_printf_float+0x2d8>)
 8009b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009ba2:	f7f6 ffd3 	bl	8000b4c <__aeabi_dcmpun>
 8009ba6:	bb88      	cbnz	r0, 8009c0c <_printf_float+0xcc>
 8009ba8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bac:	4b9a      	ldr	r3, [pc, #616]	; (8009e18 <_printf_float+0x2d8>)
 8009bae:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb2:	f7f6 ffad 	bl	8000b10 <__aeabi_dcmple>
 8009bb6:	bb48      	cbnz	r0, 8009c0c <_printf_float+0xcc>
 8009bb8:	2200      	movs	r2, #0
 8009bba:	2300      	movs	r3, #0
 8009bbc:	4640      	mov	r0, r8
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	f7f6 ff9c 	bl	8000afc <__aeabi_dcmplt>
 8009bc4:	b110      	cbz	r0, 8009bcc <_printf_float+0x8c>
 8009bc6:	232d      	movs	r3, #45	; 0x2d
 8009bc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bcc:	4a93      	ldr	r2, [pc, #588]	; (8009e1c <_printf_float+0x2dc>)
 8009bce:	4b94      	ldr	r3, [pc, #592]	; (8009e20 <_printf_float+0x2e0>)
 8009bd0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009bd4:	bf94      	ite	ls
 8009bd6:	4690      	movls	r8, r2
 8009bd8:	4698      	movhi	r8, r3
 8009bda:	2303      	movs	r3, #3
 8009bdc:	6123      	str	r3, [r4, #16]
 8009bde:	9b05      	ldr	r3, [sp, #20]
 8009be0:	f023 0304 	bic.w	r3, r3, #4
 8009be4:	6023      	str	r3, [r4, #0]
 8009be6:	f04f 0900 	mov.w	r9, #0
 8009bea:	9700      	str	r7, [sp, #0]
 8009bec:	4633      	mov	r3, r6
 8009bee:	aa0b      	add	r2, sp, #44	; 0x2c
 8009bf0:	4621      	mov	r1, r4
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	f000 f9da 	bl	8009fac <_printf_common>
 8009bf8:	3001      	adds	r0, #1
 8009bfa:	f040 8090 	bne.w	8009d1e <_printf_float+0x1de>
 8009bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009c02:	b00d      	add	sp, #52	; 0x34
 8009c04:	ecbd 8b02 	vpop	{d8}
 8009c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c0c:	4642      	mov	r2, r8
 8009c0e:	464b      	mov	r3, r9
 8009c10:	4640      	mov	r0, r8
 8009c12:	4649      	mov	r1, r9
 8009c14:	f7f6 ff9a 	bl	8000b4c <__aeabi_dcmpun>
 8009c18:	b140      	cbz	r0, 8009c2c <_printf_float+0xec>
 8009c1a:	464b      	mov	r3, r9
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bfbc      	itt	lt
 8009c20:	232d      	movlt	r3, #45	; 0x2d
 8009c22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009c26:	4a7f      	ldr	r2, [pc, #508]	; (8009e24 <_printf_float+0x2e4>)
 8009c28:	4b7f      	ldr	r3, [pc, #508]	; (8009e28 <_printf_float+0x2e8>)
 8009c2a:	e7d1      	b.n	8009bd0 <_printf_float+0x90>
 8009c2c:	6863      	ldr	r3, [r4, #4]
 8009c2e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009c32:	9206      	str	r2, [sp, #24]
 8009c34:	1c5a      	adds	r2, r3, #1
 8009c36:	d13f      	bne.n	8009cb8 <_printf_float+0x178>
 8009c38:	2306      	movs	r3, #6
 8009c3a:	6063      	str	r3, [r4, #4]
 8009c3c:	9b05      	ldr	r3, [sp, #20]
 8009c3e:	6861      	ldr	r1, [r4, #4]
 8009c40:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009c44:	2300      	movs	r3, #0
 8009c46:	9303      	str	r3, [sp, #12]
 8009c48:	ab0a      	add	r3, sp, #40	; 0x28
 8009c4a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009c4e:	ab09      	add	r3, sp, #36	; 0x24
 8009c50:	ec49 8b10 	vmov	d0, r8, r9
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	6022      	str	r2, [r4, #0]
 8009c58:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	f7ff fecf 	bl	8009a00 <__cvt>
 8009c62:	9b06      	ldr	r3, [sp, #24]
 8009c64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c66:	2b47      	cmp	r3, #71	; 0x47
 8009c68:	4680      	mov	r8, r0
 8009c6a:	d108      	bne.n	8009c7e <_printf_float+0x13e>
 8009c6c:	1cc8      	adds	r0, r1, #3
 8009c6e:	db02      	blt.n	8009c76 <_printf_float+0x136>
 8009c70:	6863      	ldr	r3, [r4, #4]
 8009c72:	4299      	cmp	r1, r3
 8009c74:	dd41      	ble.n	8009cfa <_printf_float+0x1ba>
 8009c76:	f1ab 0302 	sub.w	r3, fp, #2
 8009c7a:	fa5f fb83 	uxtb.w	fp, r3
 8009c7e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c82:	d820      	bhi.n	8009cc6 <_printf_float+0x186>
 8009c84:	3901      	subs	r1, #1
 8009c86:	465a      	mov	r2, fp
 8009c88:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009c8c:	9109      	str	r1, [sp, #36]	; 0x24
 8009c8e:	f7ff ff19 	bl	8009ac4 <__exponent>
 8009c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c94:	1813      	adds	r3, r2, r0
 8009c96:	2a01      	cmp	r2, #1
 8009c98:	4681      	mov	r9, r0
 8009c9a:	6123      	str	r3, [r4, #16]
 8009c9c:	dc02      	bgt.n	8009ca4 <_printf_float+0x164>
 8009c9e:	6822      	ldr	r2, [r4, #0]
 8009ca0:	07d2      	lsls	r2, r2, #31
 8009ca2:	d501      	bpl.n	8009ca8 <_printf_float+0x168>
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	6123      	str	r3, [r4, #16]
 8009ca8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d09c      	beq.n	8009bea <_printf_float+0xaa>
 8009cb0:	232d      	movs	r3, #45	; 0x2d
 8009cb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cb6:	e798      	b.n	8009bea <_printf_float+0xaa>
 8009cb8:	9a06      	ldr	r2, [sp, #24]
 8009cba:	2a47      	cmp	r2, #71	; 0x47
 8009cbc:	d1be      	bne.n	8009c3c <_printf_float+0xfc>
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1bc      	bne.n	8009c3c <_printf_float+0xfc>
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	e7b9      	b.n	8009c3a <_printf_float+0xfa>
 8009cc6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009cca:	d118      	bne.n	8009cfe <_printf_float+0x1be>
 8009ccc:	2900      	cmp	r1, #0
 8009cce:	6863      	ldr	r3, [r4, #4]
 8009cd0:	dd0b      	ble.n	8009cea <_printf_float+0x1aa>
 8009cd2:	6121      	str	r1, [r4, #16]
 8009cd4:	b913      	cbnz	r3, 8009cdc <_printf_float+0x19c>
 8009cd6:	6822      	ldr	r2, [r4, #0]
 8009cd8:	07d0      	lsls	r0, r2, #31
 8009cda:	d502      	bpl.n	8009ce2 <_printf_float+0x1a2>
 8009cdc:	3301      	adds	r3, #1
 8009cde:	440b      	add	r3, r1
 8009ce0:	6123      	str	r3, [r4, #16]
 8009ce2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ce4:	f04f 0900 	mov.w	r9, #0
 8009ce8:	e7de      	b.n	8009ca8 <_printf_float+0x168>
 8009cea:	b913      	cbnz	r3, 8009cf2 <_printf_float+0x1b2>
 8009cec:	6822      	ldr	r2, [r4, #0]
 8009cee:	07d2      	lsls	r2, r2, #31
 8009cf0:	d501      	bpl.n	8009cf6 <_printf_float+0x1b6>
 8009cf2:	3302      	adds	r3, #2
 8009cf4:	e7f4      	b.n	8009ce0 <_printf_float+0x1a0>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e7f2      	b.n	8009ce0 <_printf_float+0x1a0>
 8009cfa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d00:	4299      	cmp	r1, r3
 8009d02:	db05      	blt.n	8009d10 <_printf_float+0x1d0>
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	6121      	str	r1, [r4, #16]
 8009d08:	07d8      	lsls	r0, r3, #31
 8009d0a:	d5ea      	bpl.n	8009ce2 <_printf_float+0x1a2>
 8009d0c:	1c4b      	adds	r3, r1, #1
 8009d0e:	e7e7      	b.n	8009ce0 <_printf_float+0x1a0>
 8009d10:	2900      	cmp	r1, #0
 8009d12:	bfd4      	ite	le
 8009d14:	f1c1 0202 	rsble	r2, r1, #2
 8009d18:	2201      	movgt	r2, #1
 8009d1a:	4413      	add	r3, r2
 8009d1c:	e7e0      	b.n	8009ce0 <_printf_float+0x1a0>
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	055a      	lsls	r2, r3, #21
 8009d22:	d407      	bmi.n	8009d34 <_printf_float+0x1f4>
 8009d24:	6923      	ldr	r3, [r4, #16]
 8009d26:	4642      	mov	r2, r8
 8009d28:	4631      	mov	r1, r6
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	47b8      	blx	r7
 8009d2e:	3001      	adds	r0, #1
 8009d30:	d12c      	bne.n	8009d8c <_printf_float+0x24c>
 8009d32:	e764      	b.n	8009bfe <_printf_float+0xbe>
 8009d34:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009d38:	f240 80e0 	bls.w	8009efc <_printf_float+0x3bc>
 8009d3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d40:	2200      	movs	r2, #0
 8009d42:	2300      	movs	r3, #0
 8009d44:	f7f6 fed0 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	d034      	beq.n	8009db6 <_printf_float+0x276>
 8009d4c:	4a37      	ldr	r2, [pc, #220]	; (8009e2c <_printf_float+0x2ec>)
 8009d4e:	2301      	movs	r3, #1
 8009d50:	4631      	mov	r1, r6
 8009d52:	4628      	mov	r0, r5
 8009d54:	47b8      	blx	r7
 8009d56:	3001      	adds	r0, #1
 8009d58:	f43f af51 	beq.w	8009bfe <_printf_float+0xbe>
 8009d5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d60:	429a      	cmp	r2, r3
 8009d62:	db02      	blt.n	8009d6a <_printf_float+0x22a>
 8009d64:	6823      	ldr	r3, [r4, #0]
 8009d66:	07d8      	lsls	r0, r3, #31
 8009d68:	d510      	bpl.n	8009d8c <_printf_float+0x24c>
 8009d6a:	ee18 3a10 	vmov	r3, s16
 8009d6e:	4652      	mov	r2, sl
 8009d70:	4631      	mov	r1, r6
 8009d72:	4628      	mov	r0, r5
 8009d74:	47b8      	blx	r7
 8009d76:	3001      	adds	r0, #1
 8009d78:	f43f af41 	beq.w	8009bfe <_printf_float+0xbe>
 8009d7c:	f04f 0800 	mov.w	r8, #0
 8009d80:	f104 091a 	add.w	r9, r4, #26
 8009d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d86:	3b01      	subs	r3, #1
 8009d88:	4543      	cmp	r3, r8
 8009d8a:	dc09      	bgt.n	8009da0 <_printf_float+0x260>
 8009d8c:	6823      	ldr	r3, [r4, #0]
 8009d8e:	079b      	lsls	r3, r3, #30
 8009d90:	f100 8107 	bmi.w	8009fa2 <_printf_float+0x462>
 8009d94:	68e0      	ldr	r0, [r4, #12]
 8009d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d98:	4298      	cmp	r0, r3
 8009d9a:	bfb8      	it	lt
 8009d9c:	4618      	movlt	r0, r3
 8009d9e:	e730      	b.n	8009c02 <_printf_float+0xc2>
 8009da0:	2301      	movs	r3, #1
 8009da2:	464a      	mov	r2, r9
 8009da4:	4631      	mov	r1, r6
 8009da6:	4628      	mov	r0, r5
 8009da8:	47b8      	blx	r7
 8009daa:	3001      	adds	r0, #1
 8009dac:	f43f af27 	beq.w	8009bfe <_printf_float+0xbe>
 8009db0:	f108 0801 	add.w	r8, r8, #1
 8009db4:	e7e6      	b.n	8009d84 <_printf_float+0x244>
 8009db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	dc39      	bgt.n	8009e30 <_printf_float+0x2f0>
 8009dbc:	4a1b      	ldr	r2, [pc, #108]	; (8009e2c <_printf_float+0x2ec>)
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	4631      	mov	r1, r6
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	47b8      	blx	r7
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	f43f af19 	beq.w	8009bfe <_printf_float+0xbe>
 8009dcc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	d102      	bne.n	8009dda <_printf_float+0x29a>
 8009dd4:	6823      	ldr	r3, [r4, #0]
 8009dd6:	07d9      	lsls	r1, r3, #31
 8009dd8:	d5d8      	bpl.n	8009d8c <_printf_float+0x24c>
 8009dda:	ee18 3a10 	vmov	r3, s16
 8009dde:	4652      	mov	r2, sl
 8009de0:	4631      	mov	r1, r6
 8009de2:	4628      	mov	r0, r5
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	f43f af09 	beq.w	8009bfe <_printf_float+0xbe>
 8009dec:	f04f 0900 	mov.w	r9, #0
 8009df0:	f104 0a1a 	add.w	sl, r4, #26
 8009df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009df6:	425b      	negs	r3, r3
 8009df8:	454b      	cmp	r3, r9
 8009dfa:	dc01      	bgt.n	8009e00 <_printf_float+0x2c0>
 8009dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dfe:	e792      	b.n	8009d26 <_printf_float+0x1e6>
 8009e00:	2301      	movs	r3, #1
 8009e02:	4652      	mov	r2, sl
 8009e04:	4631      	mov	r1, r6
 8009e06:	4628      	mov	r0, r5
 8009e08:	47b8      	blx	r7
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	f43f aef7 	beq.w	8009bfe <_printf_float+0xbe>
 8009e10:	f109 0901 	add.w	r9, r9, #1
 8009e14:	e7ee      	b.n	8009df4 <_printf_float+0x2b4>
 8009e16:	bf00      	nop
 8009e18:	7fefffff 	.word	0x7fefffff
 8009e1c:	0800ddd0 	.word	0x0800ddd0
 8009e20:	0800ddd4 	.word	0x0800ddd4
 8009e24:	0800ddd8 	.word	0x0800ddd8
 8009e28:	0800dddc 	.word	0x0800dddc
 8009e2c:	0800dde0 	.word	0x0800dde0
 8009e30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e34:	429a      	cmp	r2, r3
 8009e36:	bfa8      	it	ge
 8009e38:	461a      	movge	r2, r3
 8009e3a:	2a00      	cmp	r2, #0
 8009e3c:	4691      	mov	r9, r2
 8009e3e:	dc37      	bgt.n	8009eb0 <_printf_float+0x370>
 8009e40:	f04f 0b00 	mov.w	fp, #0
 8009e44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e48:	f104 021a 	add.w	r2, r4, #26
 8009e4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e4e:	9305      	str	r3, [sp, #20]
 8009e50:	eba3 0309 	sub.w	r3, r3, r9
 8009e54:	455b      	cmp	r3, fp
 8009e56:	dc33      	bgt.n	8009ec0 <_printf_float+0x380>
 8009e58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	db3b      	blt.n	8009ed8 <_printf_float+0x398>
 8009e60:	6823      	ldr	r3, [r4, #0]
 8009e62:	07da      	lsls	r2, r3, #31
 8009e64:	d438      	bmi.n	8009ed8 <_printf_float+0x398>
 8009e66:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009e6a:	eba2 0903 	sub.w	r9, r2, r3
 8009e6e:	9b05      	ldr	r3, [sp, #20]
 8009e70:	1ad2      	subs	r2, r2, r3
 8009e72:	4591      	cmp	r9, r2
 8009e74:	bfa8      	it	ge
 8009e76:	4691      	movge	r9, r2
 8009e78:	f1b9 0f00 	cmp.w	r9, #0
 8009e7c:	dc35      	bgt.n	8009eea <_printf_float+0x3aa>
 8009e7e:	f04f 0800 	mov.w	r8, #0
 8009e82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e86:	f104 0a1a 	add.w	sl, r4, #26
 8009e8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e8e:	1a9b      	subs	r3, r3, r2
 8009e90:	eba3 0309 	sub.w	r3, r3, r9
 8009e94:	4543      	cmp	r3, r8
 8009e96:	f77f af79 	ble.w	8009d8c <_printf_float+0x24c>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	4652      	mov	r2, sl
 8009e9e:	4631      	mov	r1, r6
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	47b8      	blx	r7
 8009ea4:	3001      	adds	r0, #1
 8009ea6:	f43f aeaa 	beq.w	8009bfe <_printf_float+0xbe>
 8009eaa:	f108 0801 	add.w	r8, r8, #1
 8009eae:	e7ec      	b.n	8009e8a <_printf_float+0x34a>
 8009eb0:	4613      	mov	r3, r2
 8009eb2:	4631      	mov	r1, r6
 8009eb4:	4642      	mov	r2, r8
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	47b8      	blx	r7
 8009eba:	3001      	adds	r0, #1
 8009ebc:	d1c0      	bne.n	8009e40 <_printf_float+0x300>
 8009ebe:	e69e      	b.n	8009bfe <_printf_float+0xbe>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	4631      	mov	r1, r6
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	9205      	str	r2, [sp, #20]
 8009ec8:	47b8      	blx	r7
 8009eca:	3001      	adds	r0, #1
 8009ecc:	f43f ae97 	beq.w	8009bfe <_printf_float+0xbe>
 8009ed0:	9a05      	ldr	r2, [sp, #20]
 8009ed2:	f10b 0b01 	add.w	fp, fp, #1
 8009ed6:	e7b9      	b.n	8009e4c <_printf_float+0x30c>
 8009ed8:	ee18 3a10 	vmov	r3, s16
 8009edc:	4652      	mov	r2, sl
 8009ede:	4631      	mov	r1, r6
 8009ee0:	4628      	mov	r0, r5
 8009ee2:	47b8      	blx	r7
 8009ee4:	3001      	adds	r0, #1
 8009ee6:	d1be      	bne.n	8009e66 <_printf_float+0x326>
 8009ee8:	e689      	b.n	8009bfe <_printf_float+0xbe>
 8009eea:	9a05      	ldr	r2, [sp, #20]
 8009eec:	464b      	mov	r3, r9
 8009eee:	4442      	add	r2, r8
 8009ef0:	4631      	mov	r1, r6
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b8      	blx	r7
 8009ef6:	3001      	adds	r0, #1
 8009ef8:	d1c1      	bne.n	8009e7e <_printf_float+0x33e>
 8009efa:	e680      	b.n	8009bfe <_printf_float+0xbe>
 8009efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009efe:	2a01      	cmp	r2, #1
 8009f00:	dc01      	bgt.n	8009f06 <_printf_float+0x3c6>
 8009f02:	07db      	lsls	r3, r3, #31
 8009f04:	d53a      	bpl.n	8009f7c <_printf_float+0x43c>
 8009f06:	2301      	movs	r3, #1
 8009f08:	4642      	mov	r2, r8
 8009f0a:	4631      	mov	r1, r6
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	47b8      	blx	r7
 8009f10:	3001      	adds	r0, #1
 8009f12:	f43f ae74 	beq.w	8009bfe <_printf_float+0xbe>
 8009f16:	ee18 3a10 	vmov	r3, s16
 8009f1a:	4652      	mov	r2, sl
 8009f1c:	4631      	mov	r1, r6
 8009f1e:	4628      	mov	r0, r5
 8009f20:	47b8      	blx	r7
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f ae6b 	beq.w	8009bfe <_printf_float+0xbe>
 8009f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2300      	movs	r3, #0
 8009f30:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009f34:	f7f6 fdd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f38:	b9d8      	cbnz	r0, 8009f72 <_printf_float+0x432>
 8009f3a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009f3e:	f108 0201 	add.w	r2, r8, #1
 8009f42:	4631      	mov	r1, r6
 8009f44:	4628      	mov	r0, r5
 8009f46:	47b8      	blx	r7
 8009f48:	3001      	adds	r0, #1
 8009f4a:	d10e      	bne.n	8009f6a <_printf_float+0x42a>
 8009f4c:	e657      	b.n	8009bfe <_printf_float+0xbe>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	4652      	mov	r2, sl
 8009f52:	4631      	mov	r1, r6
 8009f54:	4628      	mov	r0, r5
 8009f56:	47b8      	blx	r7
 8009f58:	3001      	adds	r0, #1
 8009f5a:	f43f ae50 	beq.w	8009bfe <_printf_float+0xbe>
 8009f5e:	f108 0801 	add.w	r8, r8, #1
 8009f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f64:	3b01      	subs	r3, #1
 8009f66:	4543      	cmp	r3, r8
 8009f68:	dcf1      	bgt.n	8009f4e <_printf_float+0x40e>
 8009f6a:	464b      	mov	r3, r9
 8009f6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009f70:	e6da      	b.n	8009d28 <_printf_float+0x1e8>
 8009f72:	f04f 0800 	mov.w	r8, #0
 8009f76:	f104 0a1a 	add.w	sl, r4, #26
 8009f7a:	e7f2      	b.n	8009f62 <_printf_float+0x422>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	4642      	mov	r2, r8
 8009f80:	e7df      	b.n	8009f42 <_printf_float+0x402>
 8009f82:	2301      	movs	r3, #1
 8009f84:	464a      	mov	r2, r9
 8009f86:	4631      	mov	r1, r6
 8009f88:	4628      	mov	r0, r5
 8009f8a:	47b8      	blx	r7
 8009f8c:	3001      	adds	r0, #1
 8009f8e:	f43f ae36 	beq.w	8009bfe <_printf_float+0xbe>
 8009f92:	f108 0801 	add.w	r8, r8, #1
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f9a:	1a5b      	subs	r3, r3, r1
 8009f9c:	4543      	cmp	r3, r8
 8009f9e:	dcf0      	bgt.n	8009f82 <_printf_float+0x442>
 8009fa0:	e6f8      	b.n	8009d94 <_printf_float+0x254>
 8009fa2:	f04f 0800 	mov.w	r8, #0
 8009fa6:	f104 0919 	add.w	r9, r4, #25
 8009faa:	e7f4      	b.n	8009f96 <_printf_float+0x456>

08009fac <_printf_common>:
 8009fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fb0:	4616      	mov	r6, r2
 8009fb2:	4699      	mov	r9, r3
 8009fb4:	688a      	ldr	r2, [r1, #8]
 8009fb6:	690b      	ldr	r3, [r1, #16]
 8009fb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	bfb8      	it	lt
 8009fc0:	4613      	movlt	r3, r2
 8009fc2:	6033      	str	r3, [r6, #0]
 8009fc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009fc8:	4607      	mov	r7, r0
 8009fca:	460c      	mov	r4, r1
 8009fcc:	b10a      	cbz	r2, 8009fd2 <_printf_common+0x26>
 8009fce:	3301      	adds	r3, #1
 8009fd0:	6033      	str	r3, [r6, #0]
 8009fd2:	6823      	ldr	r3, [r4, #0]
 8009fd4:	0699      	lsls	r1, r3, #26
 8009fd6:	bf42      	ittt	mi
 8009fd8:	6833      	ldrmi	r3, [r6, #0]
 8009fda:	3302      	addmi	r3, #2
 8009fdc:	6033      	strmi	r3, [r6, #0]
 8009fde:	6825      	ldr	r5, [r4, #0]
 8009fe0:	f015 0506 	ands.w	r5, r5, #6
 8009fe4:	d106      	bne.n	8009ff4 <_printf_common+0x48>
 8009fe6:	f104 0a19 	add.w	sl, r4, #25
 8009fea:	68e3      	ldr	r3, [r4, #12]
 8009fec:	6832      	ldr	r2, [r6, #0]
 8009fee:	1a9b      	subs	r3, r3, r2
 8009ff0:	42ab      	cmp	r3, r5
 8009ff2:	dc26      	bgt.n	800a042 <_printf_common+0x96>
 8009ff4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ff8:	1e13      	subs	r3, r2, #0
 8009ffa:	6822      	ldr	r2, [r4, #0]
 8009ffc:	bf18      	it	ne
 8009ffe:	2301      	movne	r3, #1
 800a000:	0692      	lsls	r2, r2, #26
 800a002:	d42b      	bmi.n	800a05c <_printf_common+0xb0>
 800a004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a008:	4649      	mov	r1, r9
 800a00a:	4638      	mov	r0, r7
 800a00c:	47c0      	blx	r8
 800a00e:	3001      	adds	r0, #1
 800a010:	d01e      	beq.n	800a050 <_printf_common+0xa4>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	6922      	ldr	r2, [r4, #16]
 800a016:	f003 0306 	and.w	r3, r3, #6
 800a01a:	2b04      	cmp	r3, #4
 800a01c:	bf02      	ittt	eq
 800a01e:	68e5      	ldreq	r5, [r4, #12]
 800a020:	6833      	ldreq	r3, [r6, #0]
 800a022:	1aed      	subeq	r5, r5, r3
 800a024:	68a3      	ldr	r3, [r4, #8]
 800a026:	bf0c      	ite	eq
 800a028:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a02c:	2500      	movne	r5, #0
 800a02e:	4293      	cmp	r3, r2
 800a030:	bfc4      	itt	gt
 800a032:	1a9b      	subgt	r3, r3, r2
 800a034:	18ed      	addgt	r5, r5, r3
 800a036:	2600      	movs	r6, #0
 800a038:	341a      	adds	r4, #26
 800a03a:	42b5      	cmp	r5, r6
 800a03c:	d11a      	bne.n	800a074 <_printf_common+0xc8>
 800a03e:	2000      	movs	r0, #0
 800a040:	e008      	b.n	800a054 <_printf_common+0xa8>
 800a042:	2301      	movs	r3, #1
 800a044:	4652      	mov	r2, sl
 800a046:	4649      	mov	r1, r9
 800a048:	4638      	mov	r0, r7
 800a04a:	47c0      	blx	r8
 800a04c:	3001      	adds	r0, #1
 800a04e:	d103      	bne.n	800a058 <_printf_common+0xac>
 800a050:	f04f 30ff 	mov.w	r0, #4294967295
 800a054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a058:	3501      	adds	r5, #1
 800a05a:	e7c6      	b.n	8009fea <_printf_common+0x3e>
 800a05c:	18e1      	adds	r1, r4, r3
 800a05e:	1c5a      	adds	r2, r3, #1
 800a060:	2030      	movs	r0, #48	; 0x30
 800a062:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a066:	4422      	add	r2, r4
 800a068:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a06c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a070:	3302      	adds	r3, #2
 800a072:	e7c7      	b.n	800a004 <_printf_common+0x58>
 800a074:	2301      	movs	r3, #1
 800a076:	4622      	mov	r2, r4
 800a078:	4649      	mov	r1, r9
 800a07a:	4638      	mov	r0, r7
 800a07c:	47c0      	blx	r8
 800a07e:	3001      	adds	r0, #1
 800a080:	d0e6      	beq.n	800a050 <_printf_common+0xa4>
 800a082:	3601      	adds	r6, #1
 800a084:	e7d9      	b.n	800a03a <_printf_common+0x8e>
	...

0800a088 <_printf_i>:
 800a088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a08c:	7e0f      	ldrb	r7, [r1, #24]
 800a08e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a090:	2f78      	cmp	r7, #120	; 0x78
 800a092:	4691      	mov	r9, r2
 800a094:	4680      	mov	r8, r0
 800a096:	460c      	mov	r4, r1
 800a098:	469a      	mov	sl, r3
 800a09a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a09e:	d807      	bhi.n	800a0b0 <_printf_i+0x28>
 800a0a0:	2f62      	cmp	r7, #98	; 0x62
 800a0a2:	d80a      	bhi.n	800a0ba <_printf_i+0x32>
 800a0a4:	2f00      	cmp	r7, #0
 800a0a6:	f000 80d4 	beq.w	800a252 <_printf_i+0x1ca>
 800a0aa:	2f58      	cmp	r7, #88	; 0x58
 800a0ac:	f000 80c0 	beq.w	800a230 <_printf_i+0x1a8>
 800a0b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a0b8:	e03a      	b.n	800a130 <_printf_i+0xa8>
 800a0ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a0be:	2b15      	cmp	r3, #21
 800a0c0:	d8f6      	bhi.n	800a0b0 <_printf_i+0x28>
 800a0c2:	a101      	add	r1, pc, #4	; (adr r1, 800a0c8 <_printf_i+0x40>)
 800a0c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0c8:	0800a121 	.word	0x0800a121
 800a0cc:	0800a135 	.word	0x0800a135
 800a0d0:	0800a0b1 	.word	0x0800a0b1
 800a0d4:	0800a0b1 	.word	0x0800a0b1
 800a0d8:	0800a0b1 	.word	0x0800a0b1
 800a0dc:	0800a0b1 	.word	0x0800a0b1
 800a0e0:	0800a135 	.word	0x0800a135
 800a0e4:	0800a0b1 	.word	0x0800a0b1
 800a0e8:	0800a0b1 	.word	0x0800a0b1
 800a0ec:	0800a0b1 	.word	0x0800a0b1
 800a0f0:	0800a0b1 	.word	0x0800a0b1
 800a0f4:	0800a239 	.word	0x0800a239
 800a0f8:	0800a161 	.word	0x0800a161
 800a0fc:	0800a1f3 	.word	0x0800a1f3
 800a100:	0800a0b1 	.word	0x0800a0b1
 800a104:	0800a0b1 	.word	0x0800a0b1
 800a108:	0800a25b 	.word	0x0800a25b
 800a10c:	0800a0b1 	.word	0x0800a0b1
 800a110:	0800a161 	.word	0x0800a161
 800a114:	0800a0b1 	.word	0x0800a0b1
 800a118:	0800a0b1 	.word	0x0800a0b1
 800a11c:	0800a1fb 	.word	0x0800a1fb
 800a120:	682b      	ldr	r3, [r5, #0]
 800a122:	1d1a      	adds	r2, r3, #4
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	602a      	str	r2, [r5, #0]
 800a128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a12c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a130:	2301      	movs	r3, #1
 800a132:	e09f      	b.n	800a274 <_printf_i+0x1ec>
 800a134:	6820      	ldr	r0, [r4, #0]
 800a136:	682b      	ldr	r3, [r5, #0]
 800a138:	0607      	lsls	r7, r0, #24
 800a13a:	f103 0104 	add.w	r1, r3, #4
 800a13e:	6029      	str	r1, [r5, #0]
 800a140:	d501      	bpl.n	800a146 <_printf_i+0xbe>
 800a142:	681e      	ldr	r6, [r3, #0]
 800a144:	e003      	b.n	800a14e <_printf_i+0xc6>
 800a146:	0646      	lsls	r6, r0, #25
 800a148:	d5fb      	bpl.n	800a142 <_printf_i+0xba>
 800a14a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a14e:	2e00      	cmp	r6, #0
 800a150:	da03      	bge.n	800a15a <_printf_i+0xd2>
 800a152:	232d      	movs	r3, #45	; 0x2d
 800a154:	4276      	negs	r6, r6
 800a156:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a15a:	485a      	ldr	r0, [pc, #360]	; (800a2c4 <_printf_i+0x23c>)
 800a15c:	230a      	movs	r3, #10
 800a15e:	e012      	b.n	800a186 <_printf_i+0xfe>
 800a160:	682b      	ldr	r3, [r5, #0]
 800a162:	6820      	ldr	r0, [r4, #0]
 800a164:	1d19      	adds	r1, r3, #4
 800a166:	6029      	str	r1, [r5, #0]
 800a168:	0605      	lsls	r5, r0, #24
 800a16a:	d501      	bpl.n	800a170 <_printf_i+0xe8>
 800a16c:	681e      	ldr	r6, [r3, #0]
 800a16e:	e002      	b.n	800a176 <_printf_i+0xee>
 800a170:	0641      	lsls	r1, r0, #25
 800a172:	d5fb      	bpl.n	800a16c <_printf_i+0xe4>
 800a174:	881e      	ldrh	r6, [r3, #0]
 800a176:	4853      	ldr	r0, [pc, #332]	; (800a2c4 <_printf_i+0x23c>)
 800a178:	2f6f      	cmp	r7, #111	; 0x6f
 800a17a:	bf0c      	ite	eq
 800a17c:	2308      	moveq	r3, #8
 800a17e:	230a      	movne	r3, #10
 800a180:	2100      	movs	r1, #0
 800a182:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a186:	6865      	ldr	r5, [r4, #4]
 800a188:	60a5      	str	r5, [r4, #8]
 800a18a:	2d00      	cmp	r5, #0
 800a18c:	bfa2      	ittt	ge
 800a18e:	6821      	ldrge	r1, [r4, #0]
 800a190:	f021 0104 	bicge.w	r1, r1, #4
 800a194:	6021      	strge	r1, [r4, #0]
 800a196:	b90e      	cbnz	r6, 800a19c <_printf_i+0x114>
 800a198:	2d00      	cmp	r5, #0
 800a19a:	d04b      	beq.n	800a234 <_printf_i+0x1ac>
 800a19c:	4615      	mov	r5, r2
 800a19e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a1a2:	fb03 6711 	mls	r7, r3, r1, r6
 800a1a6:	5dc7      	ldrb	r7, [r0, r7]
 800a1a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a1ac:	4637      	mov	r7, r6
 800a1ae:	42bb      	cmp	r3, r7
 800a1b0:	460e      	mov	r6, r1
 800a1b2:	d9f4      	bls.n	800a19e <_printf_i+0x116>
 800a1b4:	2b08      	cmp	r3, #8
 800a1b6:	d10b      	bne.n	800a1d0 <_printf_i+0x148>
 800a1b8:	6823      	ldr	r3, [r4, #0]
 800a1ba:	07de      	lsls	r6, r3, #31
 800a1bc:	d508      	bpl.n	800a1d0 <_printf_i+0x148>
 800a1be:	6923      	ldr	r3, [r4, #16]
 800a1c0:	6861      	ldr	r1, [r4, #4]
 800a1c2:	4299      	cmp	r1, r3
 800a1c4:	bfde      	ittt	le
 800a1c6:	2330      	movle	r3, #48	; 0x30
 800a1c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a1cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a1d0:	1b52      	subs	r2, r2, r5
 800a1d2:	6122      	str	r2, [r4, #16]
 800a1d4:	f8cd a000 	str.w	sl, [sp]
 800a1d8:	464b      	mov	r3, r9
 800a1da:	aa03      	add	r2, sp, #12
 800a1dc:	4621      	mov	r1, r4
 800a1de:	4640      	mov	r0, r8
 800a1e0:	f7ff fee4 	bl	8009fac <_printf_common>
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	d14a      	bne.n	800a27e <_printf_i+0x1f6>
 800a1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ec:	b004      	add	sp, #16
 800a1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f2:	6823      	ldr	r3, [r4, #0]
 800a1f4:	f043 0320 	orr.w	r3, r3, #32
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	4833      	ldr	r0, [pc, #204]	; (800a2c8 <_printf_i+0x240>)
 800a1fc:	2778      	movs	r7, #120	; 0x78
 800a1fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a202:	6823      	ldr	r3, [r4, #0]
 800a204:	6829      	ldr	r1, [r5, #0]
 800a206:	061f      	lsls	r7, r3, #24
 800a208:	f851 6b04 	ldr.w	r6, [r1], #4
 800a20c:	d402      	bmi.n	800a214 <_printf_i+0x18c>
 800a20e:	065f      	lsls	r7, r3, #25
 800a210:	bf48      	it	mi
 800a212:	b2b6      	uxthmi	r6, r6
 800a214:	07df      	lsls	r7, r3, #31
 800a216:	bf48      	it	mi
 800a218:	f043 0320 	orrmi.w	r3, r3, #32
 800a21c:	6029      	str	r1, [r5, #0]
 800a21e:	bf48      	it	mi
 800a220:	6023      	strmi	r3, [r4, #0]
 800a222:	b91e      	cbnz	r6, 800a22c <_printf_i+0x1a4>
 800a224:	6823      	ldr	r3, [r4, #0]
 800a226:	f023 0320 	bic.w	r3, r3, #32
 800a22a:	6023      	str	r3, [r4, #0]
 800a22c:	2310      	movs	r3, #16
 800a22e:	e7a7      	b.n	800a180 <_printf_i+0xf8>
 800a230:	4824      	ldr	r0, [pc, #144]	; (800a2c4 <_printf_i+0x23c>)
 800a232:	e7e4      	b.n	800a1fe <_printf_i+0x176>
 800a234:	4615      	mov	r5, r2
 800a236:	e7bd      	b.n	800a1b4 <_printf_i+0x12c>
 800a238:	682b      	ldr	r3, [r5, #0]
 800a23a:	6826      	ldr	r6, [r4, #0]
 800a23c:	6961      	ldr	r1, [r4, #20]
 800a23e:	1d18      	adds	r0, r3, #4
 800a240:	6028      	str	r0, [r5, #0]
 800a242:	0635      	lsls	r5, r6, #24
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	d501      	bpl.n	800a24c <_printf_i+0x1c4>
 800a248:	6019      	str	r1, [r3, #0]
 800a24a:	e002      	b.n	800a252 <_printf_i+0x1ca>
 800a24c:	0670      	lsls	r0, r6, #25
 800a24e:	d5fb      	bpl.n	800a248 <_printf_i+0x1c0>
 800a250:	8019      	strh	r1, [r3, #0]
 800a252:	2300      	movs	r3, #0
 800a254:	6123      	str	r3, [r4, #16]
 800a256:	4615      	mov	r5, r2
 800a258:	e7bc      	b.n	800a1d4 <_printf_i+0x14c>
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	1d1a      	adds	r2, r3, #4
 800a25e:	602a      	str	r2, [r5, #0]
 800a260:	681d      	ldr	r5, [r3, #0]
 800a262:	6862      	ldr	r2, [r4, #4]
 800a264:	2100      	movs	r1, #0
 800a266:	4628      	mov	r0, r5
 800a268:	f7f5 ffc2 	bl	80001f0 <memchr>
 800a26c:	b108      	cbz	r0, 800a272 <_printf_i+0x1ea>
 800a26e:	1b40      	subs	r0, r0, r5
 800a270:	6060      	str	r0, [r4, #4]
 800a272:	6863      	ldr	r3, [r4, #4]
 800a274:	6123      	str	r3, [r4, #16]
 800a276:	2300      	movs	r3, #0
 800a278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a27c:	e7aa      	b.n	800a1d4 <_printf_i+0x14c>
 800a27e:	6923      	ldr	r3, [r4, #16]
 800a280:	462a      	mov	r2, r5
 800a282:	4649      	mov	r1, r9
 800a284:	4640      	mov	r0, r8
 800a286:	47d0      	blx	sl
 800a288:	3001      	adds	r0, #1
 800a28a:	d0ad      	beq.n	800a1e8 <_printf_i+0x160>
 800a28c:	6823      	ldr	r3, [r4, #0]
 800a28e:	079b      	lsls	r3, r3, #30
 800a290:	d413      	bmi.n	800a2ba <_printf_i+0x232>
 800a292:	68e0      	ldr	r0, [r4, #12]
 800a294:	9b03      	ldr	r3, [sp, #12]
 800a296:	4298      	cmp	r0, r3
 800a298:	bfb8      	it	lt
 800a29a:	4618      	movlt	r0, r3
 800a29c:	e7a6      	b.n	800a1ec <_printf_i+0x164>
 800a29e:	2301      	movs	r3, #1
 800a2a0:	4632      	mov	r2, r6
 800a2a2:	4649      	mov	r1, r9
 800a2a4:	4640      	mov	r0, r8
 800a2a6:	47d0      	blx	sl
 800a2a8:	3001      	adds	r0, #1
 800a2aa:	d09d      	beq.n	800a1e8 <_printf_i+0x160>
 800a2ac:	3501      	adds	r5, #1
 800a2ae:	68e3      	ldr	r3, [r4, #12]
 800a2b0:	9903      	ldr	r1, [sp, #12]
 800a2b2:	1a5b      	subs	r3, r3, r1
 800a2b4:	42ab      	cmp	r3, r5
 800a2b6:	dcf2      	bgt.n	800a29e <_printf_i+0x216>
 800a2b8:	e7eb      	b.n	800a292 <_printf_i+0x20a>
 800a2ba:	2500      	movs	r5, #0
 800a2bc:	f104 0619 	add.w	r6, r4, #25
 800a2c0:	e7f5      	b.n	800a2ae <_printf_i+0x226>
 800a2c2:	bf00      	nop
 800a2c4:	0800dde2 	.word	0x0800dde2
 800a2c8:	0800ddf3 	.word	0x0800ddf3

0800a2cc <std>:
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	b510      	push	{r4, lr}
 800a2d0:	4604      	mov	r4, r0
 800a2d2:	e9c0 3300 	strd	r3, r3, [r0]
 800a2d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2da:	6083      	str	r3, [r0, #8]
 800a2dc:	8181      	strh	r1, [r0, #12]
 800a2de:	6643      	str	r3, [r0, #100]	; 0x64
 800a2e0:	81c2      	strh	r2, [r0, #14]
 800a2e2:	6183      	str	r3, [r0, #24]
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	2208      	movs	r2, #8
 800a2e8:	305c      	adds	r0, #92	; 0x5c
 800a2ea:	f000 f9e5 	bl	800a6b8 <memset>
 800a2ee:	4b05      	ldr	r3, [pc, #20]	; (800a304 <std+0x38>)
 800a2f0:	6263      	str	r3, [r4, #36]	; 0x24
 800a2f2:	4b05      	ldr	r3, [pc, #20]	; (800a308 <std+0x3c>)
 800a2f4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2f6:	4b05      	ldr	r3, [pc, #20]	; (800a30c <std+0x40>)
 800a2f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2fa:	4b05      	ldr	r3, [pc, #20]	; (800a310 <std+0x44>)
 800a2fc:	6224      	str	r4, [r4, #32]
 800a2fe:	6323      	str	r3, [r4, #48]	; 0x30
 800a300:	bd10      	pop	{r4, pc}
 800a302:	bf00      	nop
 800a304:	0800a509 	.word	0x0800a509
 800a308:	0800a52b 	.word	0x0800a52b
 800a30c:	0800a563 	.word	0x0800a563
 800a310:	0800a587 	.word	0x0800a587

0800a314 <stdio_exit_handler>:
 800a314:	4a02      	ldr	r2, [pc, #8]	; (800a320 <stdio_exit_handler+0xc>)
 800a316:	4903      	ldr	r1, [pc, #12]	; (800a324 <stdio_exit_handler+0x10>)
 800a318:	4803      	ldr	r0, [pc, #12]	; (800a328 <stdio_exit_handler+0x14>)
 800a31a:	f000 b869 	b.w	800a3f0 <_fwalk_sglue>
 800a31e:	bf00      	nop
 800a320:	2000011c 	.word	0x2000011c
 800a324:	0800c151 	.word	0x0800c151
 800a328:	20000128 	.word	0x20000128

0800a32c <cleanup_stdio>:
 800a32c:	6841      	ldr	r1, [r0, #4]
 800a32e:	4b0c      	ldr	r3, [pc, #48]	; (800a360 <cleanup_stdio+0x34>)
 800a330:	4299      	cmp	r1, r3
 800a332:	b510      	push	{r4, lr}
 800a334:	4604      	mov	r4, r0
 800a336:	d001      	beq.n	800a33c <cleanup_stdio+0x10>
 800a338:	f001 ff0a 	bl	800c150 <_fflush_r>
 800a33c:	68a1      	ldr	r1, [r4, #8]
 800a33e:	4b09      	ldr	r3, [pc, #36]	; (800a364 <cleanup_stdio+0x38>)
 800a340:	4299      	cmp	r1, r3
 800a342:	d002      	beq.n	800a34a <cleanup_stdio+0x1e>
 800a344:	4620      	mov	r0, r4
 800a346:	f001 ff03 	bl	800c150 <_fflush_r>
 800a34a:	68e1      	ldr	r1, [r4, #12]
 800a34c:	4b06      	ldr	r3, [pc, #24]	; (800a368 <cleanup_stdio+0x3c>)
 800a34e:	4299      	cmp	r1, r3
 800a350:	d004      	beq.n	800a35c <cleanup_stdio+0x30>
 800a352:	4620      	mov	r0, r4
 800a354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a358:	f001 befa 	b.w	800c150 <_fflush_r>
 800a35c:	bd10      	pop	{r4, pc}
 800a35e:	bf00      	nop
 800a360:	20001c30 	.word	0x20001c30
 800a364:	20001c98 	.word	0x20001c98
 800a368:	20001d00 	.word	0x20001d00

0800a36c <global_stdio_init.part.0>:
 800a36c:	b510      	push	{r4, lr}
 800a36e:	4b0b      	ldr	r3, [pc, #44]	; (800a39c <global_stdio_init.part.0+0x30>)
 800a370:	4c0b      	ldr	r4, [pc, #44]	; (800a3a0 <global_stdio_init.part.0+0x34>)
 800a372:	4a0c      	ldr	r2, [pc, #48]	; (800a3a4 <global_stdio_init.part.0+0x38>)
 800a374:	601a      	str	r2, [r3, #0]
 800a376:	4620      	mov	r0, r4
 800a378:	2200      	movs	r2, #0
 800a37a:	2104      	movs	r1, #4
 800a37c:	f7ff ffa6 	bl	800a2cc <std>
 800a380:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a384:	2201      	movs	r2, #1
 800a386:	2109      	movs	r1, #9
 800a388:	f7ff ffa0 	bl	800a2cc <std>
 800a38c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a390:	2202      	movs	r2, #2
 800a392:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a396:	2112      	movs	r1, #18
 800a398:	f7ff bf98 	b.w	800a2cc <std>
 800a39c:	20001d68 	.word	0x20001d68
 800a3a0:	20001c30 	.word	0x20001c30
 800a3a4:	0800a315 	.word	0x0800a315

0800a3a8 <__sfp_lock_acquire>:
 800a3a8:	4801      	ldr	r0, [pc, #4]	; (800a3b0 <__sfp_lock_acquire+0x8>)
 800a3aa:	f000 ba01 	b.w	800a7b0 <__retarget_lock_acquire_recursive>
 800a3ae:	bf00      	nop
 800a3b0:	20001d71 	.word	0x20001d71

0800a3b4 <__sfp_lock_release>:
 800a3b4:	4801      	ldr	r0, [pc, #4]	; (800a3bc <__sfp_lock_release+0x8>)
 800a3b6:	f000 b9fc 	b.w	800a7b2 <__retarget_lock_release_recursive>
 800a3ba:	bf00      	nop
 800a3bc:	20001d71 	.word	0x20001d71

0800a3c0 <__sinit>:
 800a3c0:	b510      	push	{r4, lr}
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	f7ff fff0 	bl	800a3a8 <__sfp_lock_acquire>
 800a3c8:	6a23      	ldr	r3, [r4, #32]
 800a3ca:	b11b      	cbz	r3, 800a3d4 <__sinit+0x14>
 800a3cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3d0:	f7ff bff0 	b.w	800a3b4 <__sfp_lock_release>
 800a3d4:	4b04      	ldr	r3, [pc, #16]	; (800a3e8 <__sinit+0x28>)
 800a3d6:	6223      	str	r3, [r4, #32]
 800a3d8:	4b04      	ldr	r3, [pc, #16]	; (800a3ec <__sinit+0x2c>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d1f5      	bne.n	800a3cc <__sinit+0xc>
 800a3e0:	f7ff ffc4 	bl	800a36c <global_stdio_init.part.0>
 800a3e4:	e7f2      	b.n	800a3cc <__sinit+0xc>
 800a3e6:	bf00      	nop
 800a3e8:	0800a32d 	.word	0x0800a32d
 800a3ec:	20001d68 	.word	0x20001d68

0800a3f0 <_fwalk_sglue>:
 800a3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3f4:	4607      	mov	r7, r0
 800a3f6:	4688      	mov	r8, r1
 800a3f8:	4614      	mov	r4, r2
 800a3fa:	2600      	movs	r6, #0
 800a3fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a400:	f1b9 0901 	subs.w	r9, r9, #1
 800a404:	d505      	bpl.n	800a412 <_fwalk_sglue+0x22>
 800a406:	6824      	ldr	r4, [r4, #0]
 800a408:	2c00      	cmp	r4, #0
 800a40a:	d1f7      	bne.n	800a3fc <_fwalk_sglue+0xc>
 800a40c:	4630      	mov	r0, r6
 800a40e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a412:	89ab      	ldrh	r3, [r5, #12]
 800a414:	2b01      	cmp	r3, #1
 800a416:	d907      	bls.n	800a428 <_fwalk_sglue+0x38>
 800a418:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a41c:	3301      	adds	r3, #1
 800a41e:	d003      	beq.n	800a428 <_fwalk_sglue+0x38>
 800a420:	4629      	mov	r1, r5
 800a422:	4638      	mov	r0, r7
 800a424:	47c0      	blx	r8
 800a426:	4306      	orrs	r6, r0
 800a428:	3568      	adds	r5, #104	; 0x68
 800a42a:	e7e9      	b.n	800a400 <_fwalk_sglue+0x10>

0800a42c <iprintf>:
 800a42c:	b40f      	push	{r0, r1, r2, r3}
 800a42e:	b507      	push	{r0, r1, r2, lr}
 800a430:	4906      	ldr	r1, [pc, #24]	; (800a44c <iprintf+0x20>)
 800a432:	ab04      	add	r3, sp, #16
 800a434:	6808      	ldr	r0, [r1, #0]
 800a436:	f853 2b04 	ldr.w	r2, [r3], #4
 800a43a:	6881      	ldr	r1, [r0, #8]
 800a43c:	9301      	str	r3, [sp, #4]
 800a43e:	f001 fce7 	bl	800be10 <_vfiprintf_r>
 800a442:	b003      	add	sp, #12
 800a444:	f85d eb04 	ldr.w	lr, [sp], #4
 800a448:	b004      	add	sp, #16
 800a44a:	4770      	bx	lr
 800a44c:	20000174 	.word	0x20000174

0800a450 <_puts_r>:
 800a450:	6a03      	ldr	r3, [r0, #32]
 800a452:	b570      	push	{r4, r5, r6, lr}
 800a454:	6884      	ldr	r4, [r0, #8]
 800a456:	4605      	mov	r5, r0
 800a458:	460e      	mov	r6, r1
 800a45a:	b90b      	cbnz	r3, 800a460 <_puts_r+0x10>
 800a45c:	f7ff ffb0 	bl	800a3c0 <__sinit>
 800a460:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a462:	07db      	lsls	r3, r3, #31
 800a464:	d405      	bmi.n	800a472 <_puts_r+0x22>
 800a466:	89a3      	ldrh	r3, [r4, #12]
 800a468:	0598      	lsls	r0, r3, #22
 800a46a:	d402      	bmi.n	800a472 <_puts_r+0x22>
 800a46c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a46e:	f000 f99f 	bl	800a7b0 <__retarget_lock_acquire_recursive>
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	0719      	lsls	r1, r3, #28
 800a476:	d513      	bpl.n	800a4a0 <_puts_r+0x50>
 800a478:	6923      	ldr	r3, [r4, #16]
 800a47a:	b18b      	cbz	r3, 800a4a0 <_puts_r+0x50>
 800a47c:	3e01      	subs	r6, #1
 800a47e:	68a3      	ldr	r3, [r4, #8]
 800a480:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a484:	3b01      	subs	r3, #1
 800a486:	60a3      	str	r3, [r4, #8]
 800a488:	b9e9      	cbnz	r1, 800a4c6 <_puts_r+0x76>
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	da2e      	bge.n	800a4ec <_puts_r+0x9c>
 800a48e:	4622      	mov	r2, r4
 800a490:	210a      	movs	r1, #10
 800a492:	4628      	mov	r0, r5
 800a494:	f000 f87b 	bl	800a58e <__swbuf_r>
 800a498:	3001      	adds	r0, #1
 800a49a:	d007      	beq.n	800a4ac <_puts_r+0x5c>
 800a49c:	250a      	movs	r5, #10
 800a49e:	e007      	b.n	800a4b0 <_puts_r+0x60>
 800a4a0:	4621      	mov	r1, r4
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f000 f8b0 	bl	800a608 <__swsetup_r>
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d0e7      	beq.n	800a47c <_puts_r+0x2c>
 800a4ac:	f04f 35ff 	mov.w	r5, #4294967295
 800a4b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4b2:	07da      	lsls	r2, r3, #31
 800a4b4:	d405      	bmi.n	800a4c2 <_puts_r+0x72>
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	059b      	lsls	r3, r3, #22
 800a4ba:	d402      	bmi.n	800a4c2 <_puts_r+0x72>
 800a4bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4be:	f000 f978 	bl	800a7b2 <__retarget_lock_release_recursive>
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	bd70      	pop	{r4, r5, r6, pc}
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	da04      	bge.n	800a4d4 <_puts_r+0x84>
 800a4ca:	69a2      	ldr	r2, [r4, #24]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	dc06      	bgt.n	800a4de <_puts_r+0x8e>
 800a4d0:	290a      	cmp	r1, #10
 800a4d2:	d004      	beq.n	800a4de <_puts_r+0x8e>
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	1c5a      	adds	r2, r3, #1
 800a4d8:	6022      	str	r2, [r4, #0]
 800a4da:	7019      	strb	r1, [r3, #0]
 800a4dc:	e7cf      	b.n	800a47e <_puts_r+0x2e>
 800a4de:	4622      	mov	r2, r4
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	f000 f854 	bl	800a58e <__swbuf_r>
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	d1c9      	bne.n	800a47e <_puts_r+0x2e>
 800a4ea:	e7df      	b.n	800a4ac <_puts_r+0x5c>
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	250a      	movs	r5, #10
 800a4f0:	1c5a      	adds	r2, r3, #1
 800a4f2:	6022      	str	r2, [r4, #0]
 800a4f4:	701d      	strb	r5, [r3, #0]
 800a4f6:	e7db      	b.n	800a4b0 <_puts_r+0x60>

0800a4f8 <puts>:
 800a4f8:	4b02      	ldr	r3, [pc, #8]	; (800a504 <puts+0xc>)
 800a4fa:	4601      	mov	r1, r0
 800a4fc:	6818      	ldr	r0, [r3, #0]
 800a4fe:	f7ff bfa7 	b.w	800a450 <_puts_r>
 800a502:	bf00      	nop
 800a504:	20000174 	.word	0x20000174

0800a508 <__sread>:
 800a508:	b510      	push	{r4, lr}
 800a50a:	460c      	mov	r4, r1
 800a50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a510:	f000 f900 	bl	800a714 <_read_r>
 800a514:	2800      	cmp	r0, #0
 800a516:	bfab      	itete	ge
 800a518:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a51a:	89a3      	ldrhlt	r3, [r4, #12]
 800a51c:	181b      	addge	r3, r3, r0
 800a51e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a522:	bfac      	ite	ge
 800a524:	6563      	strge	r3, [r4, #84]	; 0x54
 800a526:	81a3      	strhlt	r3, [r4, #12]
 800a528:	bd10      	pop	{r4, pc}

0800a52a <__swrite>:
 800a52a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a52e:	461f      	mov	r7, r3
 800a530:	898b      	ldrh	r3, [r1, #12]
 800a532:	05db      	lsls	r3, r3, #23
 800a534:	4605      	mov	r5, r0
 800a536:	460c      	mov	r4, r1
 800a538:	4616      	mov	r6, r2
 800a53a:	d505      	bpl.n	800a548 <__swrite+0x1e>
 800a53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a540:	2302      	movs	r3, #2
 800a542:	2200      	movs	r2, #0
 800a544:	f000 f8d4 	bl	800a6f0 <_lseek_r>
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a54e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a552:	81a3      	strh	r3, [r4, #12]
 800a554:	4632      	mov	r2, r6
 800a556:	463b      	mov	r3, r7
 800a558:	4628      	mov	r0, r5
 800a55a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a55e:	f000 b8eb 	b.w	800a738 <_write_r>

0800a562 <__sseek>:
 800a562:	b510      	push	{r4, lr}
 800a564:	460c      	mov	r4, r1
 800a566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a56a:	f000 f8c1 	bl	800a6f0 <_lseek_r>
 800a56e:	1c43      	adds	r3, r0, #1
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	bf15      	itete	ne
 800a574:	6560      	strne	r0, [r4, #84]	; 0x54
 800a576:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a57a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a57e:	81a3      	strheq	r3, [r4, #12]
 800a580:	bf18      	it	ne
 800a582:	81a3      	strhne	r3, [r4, #12]
 800a584:	bd10      	pop	{r4, pc}

0800a586 <__sclose>:
 800a586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a58a:	f000 b8a1 	b.w	800a6d0 <_close_r>

0800a58e <__swbuf_r>:
 800a58e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a590:	460e      	mov	r6, r1
 800a592:	4614      	mov	r4, r2
 800a594:	4605      	mov	r5, r0
 800a596:	b118      	cbz	r0, 800a5a0 <__swbuf_r+0x12>
 800a598:	6a03      	ldr	r3, [r0, #32]
 800a59a:	b90b      	cbnz	r3, 800a5a0 <__swbuf_r+0x12>
 800a59c:	f7ff ff10 	bl	800a3c0 <__sinit>
 800a5a0:	69a3      	ldr	r3, [r4, #24]
 800a5a2:	60a3      	str	r3, [r4, #8]
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	071a      	lsls	r2, r3, #28
 800a5a8:	d525      	bpl.n	800a5f6 <__swbuf_r+0x68>
 800a5aa:	6923      	ldr	r3, [r4, #16]
 800a5ac:	b31b      	cbz	r3, 800a5f6 <__swbuf_r+0x68>
 800a5ae:	6823      	ldr	r3, [r4, #0]
 800a5b0:	6922      	ldr	r2, [r4, #16]
 800a5b2:	1a98      	subs	r0, r3, r2
 800a5b4:	6963      	ldr	r3, [r4, #20]
 800a5b6:	b2f6      	uxtb	r6, r6
 800a5b8:	4283      	cmp	r3, r0
 800a5ba:	4637      	mov	r7, r6
 800a5bc:	dc04      	bgt.n	800a5c8 <__swbuf_r+0x3a>
 800a5be:	4621      	mov	r1, r4
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	f001 fdc5 	bl	800c150 <_fflush_r>
 800a5c6:	b9e0      	cbnz	r0, 800a602 <__swbuf_r+0x74>
 800a5c8:	68a3      	ldr	r3, [r4, #8]
 800a5ca:	3b01      	subs	r3, #1
 800a5cc:	60a3      	str	r3, [r4, #8]
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	1c5a      	adds	r2, r3, #1
 800a5d2:	6022      	str	r2, [r4, #0]
 800a5d4:	701e      	strb	r6, [r3, #0]
 800a5d6:	6962      	ldr	r2, [r4, #20]
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d004      	beq.n	800a5e8 <__swbuf_r+0x5a>
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	07db      	lsls	r3, r3, #31
 800a5e2:	d506      	bpl.n	800a5f2 <__swbuf_r+0x64>
 800a5e4:	2e0a      	cmp	r6, #10
 800a5e6:	d104      	bne.n	800a5f2 <__swbuf_r+0x64>
 800a5e8:	4621      	mov	r1, r4
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	f001 fdb0 	bl	800c150 <_fflush_r>
 800a5f0:	b938      	cbnz	r0, 800a602 <__swbuf_r+0x74>
 800a5f2:	4638      	mov	r0, r7
 800a5f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	f000 f805 	bl	800a608 <__swsetup_r>
 800a5fe:	2800      	cmp	r0, #0
 800a600:	d0d5      	beq.n	800a5ae <__swbuf_r+0x20>
 800a602:	f04f 37ff 	mov.w	r7, #4294967295
 800a606:	e7f4      	b.n	800a5f2 <__swbuf_r+0x64>

0800a608 <__swsetup_r>:
 800a608:	b538      	push	{r3, r4, r5, lr}
 800a60a:	4b2a      	ldr	r3, [pc, #168]	; (800a6b4 <__swsetup_r+0xac>)
 800a60c:	4605      	mov	r5, r0
 800a60e:	6818      	ldr	r0, [r3, #0]
 800a610:	460c      	mov	r4, r1
 800a612:	b118      	cbz	r0, 800a61c <__swsetup_r+0x14>
 800a614:	6a03      	ldr	r3, [r0, #32]
 800a616:	b90b      	cbnz	r3, 800a61c <__swsetup_r+0x14>
 800a618:	f7ff fed2 	bl	800a3c0 <__sinit>
 800a61c:	89a3      	ldrh	r3, [r4, #12]
 800a61e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a622:	0718      	lsls	r0, r3, #28
 800a624:	d422      	bmi.n	800a66c <__swsetup_r+0x64>
 800a626:	06d9      	lsls	r1, r3, #27
 800a628:	d407      	bmi.n	800a63a <__swsetup_r+0x32>
 800a62a:	2309      	movs	r3, #9
 800a62c:	602b      	str	r3, [r5, #0]
 800a62e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a632:	81a3      	strh	r3, [r4, #12]
 800a634:	f04f 30ff 	mov.w	r0, #4294967295
 800a638:	e034      	b.n	800a6a4 <__swsetup_r+0x9c>
 800a63a:	0758      	lsls	r0, r3, #29
 800a63c:	d512      	bpl.n	800a664 <__swsetup_r+0x5c>
 800a63e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a640:	b141      	cbz	r1, 800a654 <__swsetup_r+0x4c>
 800a642:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a646:	4299      	cmp	r1, r3
 800a648:	d002      	beq.n	800a650 <__swsetup_r+0x48>
 800a64a:	4628      	mov	r0, r5
 800a64c:	f000 ff3a 	bl	800b4c4 <_free_r>
 800a650:	2300      	movs	r3, #0
 800a652:	6363      	str	r3, [r4, #52]	; 0x34
 800a654:	89a3      	ldrh	r3, [r4, #12]
 800a656:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a65a:	81a3      	strh	r3, [r4, #12]
 800a65c:	2300      	movs	r3, #0
 800a65e:	6063      	str	r3, [r4, #4]
 800a660:	6923      	ldr	r3, [r4, #16]
 800a662:	6023      	str	r3, [r4, #0]
 800a664:	89a3      	ldrh	r3, [r4, #12]
 800a666:	f043 0308 	orr.w	r3, r3, #8
 800a66a:	81a3      	strh	r3, [r4, #12]
 800a66c:	6923      	ldr	r3, [r4, #16]
 800a66e:	b94b      	cbnz	r3, 800a684 <__swsetup_r+0x7c>
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a67a:	d003      	beq.n	800a684 <__swsetup_r+0x7c>
 800a67c:	4621      	mov	r1, r4
 800a67e:	4628      	mov	r0, r5
 800a680:	f001 fdb4 	bl	800c1ec <__smakebuf_r>
 800a684:	89a0      	ldrh	r0, [r4, #12]
 800a686:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a68a:	f010 0301 	ands.w	r3, r0, #1
 800a68e:	d00a      	beq.n	800a6a6 <__swsetup_r+0x9e>
 800a690:	2300      	movs	r3, #0
 800a692:	60a3      	str	r3, [r4, #8]
 800a694:	6963      	ldr	r3, [r4, #20]
 800a696:	425b      	negs	r3, r3
 800a698:	61a3      	str	r3, [r4, #24]
 800a69a:	6923      	ldr	r3, [r4, #16]
 800a69c:	b943      	cbnz	r3, 800a6b0 <__swsetup_r+0xa8>
 800a69e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a6a2:	d1c4      	bne.n	800a62e <__swsetup_r+0x26>
 800a6a4:	bd38      	pop	{r3, r4, r5, pc}
 800a6a6:	0781      	lsls	r1, r0, #30
 800a6a8:	bf58      	it	pl
 800a6aa:	6963      	ldrpl	r3, [r4, #20]
 800a6ac:	60a3      	str	r3, [r4, #8]
 800a6ae:	e7f4      	b.n	800a69a <__swsetup_r+0x92>
 800a6b0:	2000      	movs	r0, #0
 800a6b2:	e7f7      	b.n	800a6a4 <__swsetup_r+0x9c>
 800a6b4:	20000174 	.word	0x20000174

0800a6b8 <memset>:
 800a6b8:	4402      	add	r2, r0
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d100      	bne.n	800a6c2 <memset+0xa>
 800a6c0:	4770      	bx	lr
 800a6c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a6c6:	e7f9      	b.n	800a6bc <memset+0x4>

0800a6c8 <_localeconv_r>:
 800a6c8:	4800      	ldr	r0, [pc, #0]	; (800a6cc <_localeconv_r+0x4>)
 800a6ca:	4770      	bx	lr
 800a6cc:	20000268 	.word	0x20000268

0800a6d0 <_close_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4d06      	ldr	r5, [pc, #24]	; (800a6ec <_close_r+0x1c>)
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	602b      	str	r3, [r5, #0]
 800a6dc:	f7fa f92d 	bl	800493a <_close>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_close_r+0x1a>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_close_r+0x1a>
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	20001d6c 	.word	0x20001d6c

0800a6f0 <_lseek_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d07      	ldr	r5, [pc, #28]	; (800a710 <_lseek_r+0x20>)
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	4608      	mov	r0, r1
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	602a      	str	r2, [r5, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f7fa f942 	bl	8004988 <_lseek>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_lseek_r+0x1e>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_lseek_r+0x1e>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20001d6c 	.word	0x20001d6c

0800a714 <_read_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d07      	ldr	r5, [pc, #28]	; (800a734 <_read_r+0x20>)
 800a718:	4604      	mov	r4, r0
 800a71a:	4608      	mov	r0, r1
 800a71c:	4611      	mov	r1, r2
 800a71e:	2200      	movs	r2, #0
 800a720:	602a      	str	r2, [r5, #0]
 800a722:	461a      	mov	r2, r3
 800a724:	f7fa f8d0 	bl	80048c8 <_read>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d102      	bne.n	800a732 <_read_r+0x1e>
 800a72c:	682b      	ldr	r3, [r5, #0]
 800a72e:	b103      	cbz	r3, 800a732 <_read_r+0x1e>
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	20001d6c 	.word	0x20001d6c

0800a738 <_write_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	4d07      	ldr	r5, [pc, #28]	; (800a758 <_write_r+0x20>)
 800a73c:	4604      	mov	r4, r0
 800a73e:	4608      	mov	r0, r1
 800a740:	4611      	mov	r1, r2
 800a742:	2200      	movs	r2, #0
 800a744:	602a      	str	r2, [r5, #0]
 800a746:	461a      	mov	r2, r3
 800a748:	f7fa f8db 	bl	8004902 <_write>
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	d102      	bne.n	800a756 <_write_r+0x1e>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	b103      	cbz	r3, 800a756 <_write_r+0x1e>
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	20001d6c 	.word	0x20001d6c

0800a75c <__errno>:
 800a75c:	4b01      	ldr	r3, [pc, #4]	; (800a764 <__errno+0x8>)
 800a75e:	6818      	ldr	r0, [r3, #0]
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	20000174 	.word	0x20000174

0800a768 <__libc_init_array>:
 800a768:	b570      	push	{r4, r5, r6, lr}
 800a76a:	4d0d      	ldr	r5, [pc, #52]	; (800a7a0 <__libc_init_array+0x38>)
 800a76c:	4c0d      	ldr	r4, [pc, #52]	; (800a7a4 <__libc_init_array+0x3c>)
 800a76e:	1b64      	subs	r4, r4, r5
 800a770:	10a4      	asrs	r4, r4, #2
 800a772:	2600      	movs	r6, #0
 800a774:	42a6      	cmp	r6, r4
 800a776:	d109      	bne.n	800a78c <__libc_init_array+0x24>
 800a778:	4d0b      	ldr	r5, [pc, #44]	; (800a7a8 <__libc_init_array+0x40>)
 800a77a:	4c0c      	ldr	r4, [pc, #48]	; (800a7ac <__libc_init_array+0x44>)
 800a77c:	f002 fd90 	bl	800d2a0 <_init>
 800a780:	1b64      	subs	r4, r4, r5
 800a782:	10a4      	asrs	r4, r4, #2
 800a784:	2600      	movs	r6, #0
 800a786:	42a6      	cmp	r6, r4
 800a788:	d105      	bne.n	800a796 <__libc_init_array+0x2e>
 800a78a:	bd70      	pop	{r4, r5, r6, pc}
 800a78c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a790:	4798      	blx	r3
 800a792:	3601      	adds	r6, #1
 800a794:	e7ee      	b.n	800a774 <__libc_init_array+0xc>
 800a796:	f855 3b04 	ldr.w	r3, [r5], #4
 800a79a:	4798      	blx	r3
 800a79c:	3601      	adds	r6, #1
 800a79e:	e7f2      	b.n	800a786 <__libc_init_array+0x1e>
 800a7a0:	0800e180 	.word	0x0800e180
 800a7a4:	0800e180 	.word	0x0800e180
 800a7a8:	0800e180 	.word	0x0800e180
 800a7ac:	0800e184 	.word	0x0800e184

0800a7b0 <__retarget_lock_acquire_recursive>:
 800a7b0:	4770      	bx	lr

0800a7b2 <__retarget_lock_release_recursive>:
 800a7b2:	4770      	bx	lr

0800a7b4 <memcpy>:
 800a7b4:	440a      	add	r2, r1
 800a7b6:	4291      	cmp	r1, r2
 800a7b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a7bc:	d100      	bne.n	800a7c0 <memcpy+0xc>
 800a7be:	4770      	bx	lr
 800a7c0:	b510      	push	{r4, lr}
 800a7c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7ca:	4291      	cmp	r1, r2
 800a7cc:	d1f9      	bne.n	800a7c2 <memcpy+0xe>
 800a7ce:	bd10      	pop	{r4, pc}

0800a7d0 <quorem>:
 800a7d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d4:	6903      	ldr	r3, [r0, #16]
 800a7d6:	690c      	ldr	r4, [r1, #16]
 800a7d8:	42a3      	cmp	r3, r4
 800a7da:	4607      	mov	r7, r0
 800a7dc:	db7e      	blt.n	800a8dc <quorem+0x10c>
 800a7de:	3c01      	subs	r4, #1
 800a7e0:	f101 0814 	add.w	r8, r1, #20
 800a7e4:	f100 0514 	add.w	r5, r0, #20
 800a7e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7ec:	9301      	str	r3, [sp, #4]
 800a7ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a7f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a7fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a802:	fbb2 f6f3 	udiv	r6, r2, r3
 800a806:	d331      	bcc.n	800a86c <quorem+0x9c>
 800a808:	f04f 0e00 	mov.w	lr, #0
 800a80c:	4640      	mov	r0, r8
 800a80e:	46ac      	mov	ip, r5
 800a810:	46f2      	mov	sl, lr
 800a812:	f850 2b04 	ldr.w	r2, [r0], #4
 800a816:	b293      	uxth	r3, r2
 800a818:	fb06 e303 	mla	r3, r6, r3, lr
 800a81c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a820:	0c1a      	lsrs	r2, r3, #16
 800a822:	b29b      	uxth	r3, r3
 800a824:	ebaa 0303 	sub.w	r3, sl, r3
 800a828:	f8dc a000 	ldr.w	sl, [ip]
 800a82c:	fa13 f38a 	uxtah	r3, r3, sl
 800a830:	fb06 220e 	mla	r2, r6, lr, r2
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	9b00      	ldr	r3, [sp, #0]
 800a838:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a83c:	b292      	uxth	r2, r2
 800a83e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a842:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a846:	f8bd 3000 	ldrh.w	r3, [sp]
 800a84a:	4581      	cmp	r9, r0
 800a84c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a850:	f84c 3b04 	str.w	r3, [ip], #4
 800a854:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a858:	d2db      	bcs.n	800a812 <quorem+0x42>
 800a85a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a85e:	b92b      	cbnz	r3, 800a86c <quorem+0x9c>
 800a860:	9b01      	ldr	r3, [sp, #4]
 800a862:	3b04      	subs	r3, #4
 800a864:	429d      	cmp	r5, r3
 800a866:	461a      	mov	r2, r3
 800a868:	d32c      	bcc.n	800a8c4 <quorem+0xf4>
 800a86a:	613c      	str	r4, [r7, #16]
 800a86c:	4638      	mov	r0, r7
 800a86e:	f001 f9a5 	bl	800bbbc <__mcmp>
 800a872:	2800      	cmp	r0, #0
 800a874:	db22      	blt.n	800a8bc <quorem+0xec>
 800a876:	3601      	adds	r6, #1
 800a878:	4629      	mov	r1, r5
 800a87a:	2000      	movs	r0, #0
 800a87c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a880:	f8d1 c000 	ldr.w	ip, [r1]
 800a884:	b293      	uxth	r3, r2
 800a886:	1ac3      	subs	r3, r0, r3
 800a888:	0c12      	lsrs	r2, r2, #16
 800a88a:	fa13 f38c 	uxtah	r3, r3, ip
 800a88e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a892:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a896:	b29b      	uxth	r3, r3
 800a898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a89c:	45c1      	cmp	r9, r8
 800a89e:	f841 3b04 	str.w	r3, [r1], #4
 800a8a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8a6:	d2e9      	bcs.n	800a87c <quorem+0xac>
 800a8a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a8b0:	b922      	cbnz	r2, 800a8bc <quorem+0xec>
 800a8b2:	3b04      	subs	r3, #4
 800a8b4:	429d      	cmp	r5, r3
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	d30a      	bcc.n	800a8d0 <quorem+0x100>
 800a8ba:	613c      	str	r4, [r7, #16]
 800a8bc:	4630      	mov	r0, r6
 800a8be:	b003      	add	sp, #12
 800a8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c4:	6812      	ldr	r2, [r2, #0]
 800a8c6:	3b04      	subs	r3, #4
 800a8c8:	2a00      	cmp	r2, #0
 800a8ca:	d1ce      	bne.n	800a86a <quorem+0x9a>
 800a8cc:	3c01      	subs	r4, #1
 800a8ce:	e7c9      	b.n	800a864 <quorem+0x94>
 800a8d0:	6812      	ldr	r2, [r2, #0]
 800a8d2:	3b04      	subs	r3, #4
 800a8d4:	2a00      	cmp	r2, #0
 800a8d6:	d1f0      	bne.n	800a8ba <quorem+0xea>
 800a8d8:	3c01      	subs	r4, #1
 800a8da:	e7eb      	b.n	800a8b4 <quorem+0xe4>
 800a8dc:	2000      	movs	r0, #0
 800a8de:	e7ee      	b.n	800a8be <quorem+0xee>

0800a8e0 <_dtoa_r>:
 800a8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e4:	ed2d 8b04 	vpush	{d8-d9}
 800a8e8:	69c5      	ldr	r5, [r0, #28]
 800a8ea:	b093      	sub	sp, #76	; 0x4c
 800a8ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a8f0:	ec57 6b10 	vmov	r6, r7, d0
 800a8f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a8f8:	9107      	str	r1, [sp, #28]
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	920a      	str	r2, [sp, #40]	; 0x28
 800a8fe:	930d      	str	r3, [sp, #52]	; 0x34
 800a900:	b975      	cbnz	r5, 800a920 <_dtoa_r+0x40>
 800a902:	2010      	movs	r0, #16
 800a904:	f000 fe2a 	bl	800b55c <malloc>
 800a908:	4602      	mov	r2, r0
 800a90a:	61e0      	str	r0, [r4, #28]
 800a90c:	b920      	cbnz	r0, 800a918 <_dtoa_r+0x38>
 800a90e:	4bae      	ldr	r3, [pc, #696]	; (800abc8 <_dtoa_r+0x2e8>)
 800a910:	21ef      	movs	r1, #239	; 0xef
 800a912:	48ae      	ldr	r0, [pc, #696]	; (800abcc <_dtoa_r+0x2ec>)
 800a914:	f001 fcd8 	bl	800c2c8 <__assert_func>
 800a918:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a91c:	6005      	str	r5, [r0, #0]
 800a91e:	60c5      	str	r5, [r0, #12]
 800a920:	69e3      	ldr	r3, [r4, #28]
 800a922:	6819      	ldr	r1, [r3, #0]
 800a924:	b151      	cbz	r1, 800a93c <_dtoa_r+0x5c>
 800a926:	685a      	ldr	r2, [r3, #4]
 800a928:	604a      	str	r2, [r1, #4]
 800a92a:	2301      	movs	r3, #1
 800a92c:	4093      	lsls	r3, r2
 800a92e:	608b      	str	r3, [r1, #8]
 800a930:	4620      	mov	r0, r4
 800a932:	f000 ff07 	bl	800b744 <_Bfree>
 800a936:	69e3      	ldr	r3, [r4, #28]
 800a938:	2200      	movs	r2, #0
 800a93a:	601a      	str	r2, [r3, #0]
 800a93c:	1e3b      	subs	r3, r7, #0
 800a93e:	bfbb      	ittet	lt
 800a940:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a944:	9303      	strlt	r3, [sp, #12]
 800a946:	2300      	movge	r3, #0
 800a948:	2201      	movlt	r2, #1
 800a94a:	bfac      	ite	ge
 800a94c:	f8c8 3000 	strge.w	r3, [r8]
 800a950:	f8c8 2000 	strlt.w	r2, [r8]
 800a954:	4b9e      	ldr	r3, [pc, #632]	; (800abd0 <_dtoa_r+0x2f0>)
 800a956:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a95a:	ea33 0308 	bics.w	r3, r3, r8
 800a95e:	d11b      	bne.n	800a998 <_dtoa_r+0xb8>
 800a960:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a962:	f242 730f 	movw	r3, #9999	; 0x270f
 800a966:	6013      	str	r3, [r2, #0]
 800a968:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a96c:	4333      	orrs	r3, r6
 800a96e:	f000 8593 	beq.w	800b498 <_dtoa_r+0xbb8>
 800a972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a974:	b963      	cbnz	r3, 800a990 <_dtoa_r+0xb0>
 800a976:	4b97      	ldr	r3, [pc, #604]	; (800abd4 <_dtoa_r+0x2f4>)
 800a978:	e027      	b.n	800a9ca <_dtoa_r+0xea>
 800a97a:	4b97      	ldr	r3, [pc, #604]	; (800abd8 <_dtoa_r+0x2f8>)
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	3308      	adds	r3, #8
 800a980:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	9800      	ldr	r0, [sp, #0]
 800a986:	b013      	add	sp, #76	; 0x4c
 800a988:	ecbd 8b04 	vpop	{d8-d9}
 800a98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a990:	4b90      	ldr	r3, [pc, #576]	; (800abd4 <_dtoa_r+0x2f4>)
 800a992:	9300      	str	r3, [sp, #0]
 800a994:	3303      	adds	r3, #3
 800a996:	e7f3      	b.n	800a980 <_dtoa_r+0xa0>
 800a998:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a99c:	2200      	movs	r2, #0
 800a99e:	ec51 0b17 	vmov	r0, r1, d7
 800a9a2:	eeb0 8a47 	vmov.f32	s16, s14
 800a9a6:	eef0 8a67 	vmov.f32	s17, s15
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f7f6 f89c 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9b0:	4681      	mov	r9, r0
 800a9b2:	b160      	cbz	r0, 800a9ce <_dtoa_r+0xee>
 800a9b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	6013      	str	r3, [r2, #0]
 800a9ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	f000 8568 	beq.w	800b492 <_dtoa_r+0xbb2>
 800a9c2:	4b86      	ldr	r3, [pc, #536]	; (800abdc <_dtoa_r+0x2fc>)
 800a9c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9c6:	6013      	str	r3, [r2, #0]
 800a9c8:	3b01      	subs	r3, #1
 800a9ca:	9300      	str	r3, [sp, #0]
 800a9cc:	e7da      	b.n	800a984 <_dtoa_r+0xa4>
 800a9ce:	aa10      	add	r2, sp, #64	; 0x40
 800a9d0:	a911      	add	r1, sp, #68	; 0x44
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	eeb0 0a48 	vmov.f32	s0, s16
 800a9d8:	eef0 0a68 	vmov.f32	s1, s17
 800a9dc:	f001 f994 	bl	800bd08 <__d2b>
 800a9e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a9e4:	4682      	mov	sl, r0
 800a9e6:	2d00      	cmp	r5, #0
 800a9e8:	d07f      	beq.n	800aaea <_dtoa_r+0x20a>
 800a9ea:	ee18 3a90 	vmov	r3, s17
 800a9ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a9f6:	ec51 0b18 	vmov	r0, r1, d8
 800a9fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a9fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa02:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aa06:	4619      	mov	r1, r3
 800aa08:	2200      	movs	r2, #0
 800aa0a:	4b75      	ldr	r3, [pc, #468]	; (800abe0 <_dtoa_r+0x300>)
 800aa0c:	f7f5 fc4c 	bl	80002a8 <__aeabi_dsub>
 800aa10:	a367      	add	r3, pc, #412	; (adr r3, 800abb0 <_dtoa_r+0x2d0>)
 800aa12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa16:	f7f5 fdff 	bl	8000618 <__aeabi_dmul>
 800aa1a:	a367      	add	r3, pc, #412	; (adr r3, 800abb8 <_dtoa_r+0x2d8>)
 800aa1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa20:	f7f5 fc44 	bl	80002ac <__adddf3>
 800aa24:	4606      	mov	r6, r0
 800aa26:	4628      	mov	r0, r5
 800aa28:	460f      	mov	r7, r1
 800aa2a:	f7f5 fd8b 	bl	8000544 <__aeabi_i2d>
 800aa2e:	a364      	add	r3, pc, #400	; (adr r3, 800abc0 <_dtoa_r+0x2e0>)
 800aa30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa34:	f7f5 fdf0 	bl	8000618 <__aeabi_dmul>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	4639      	mov	r1, r7
 800aa40:	f7f5 fc34 	bl	80002ac <__adddf3>
 800aa44:	4606      	mov	r6, r0
 800aa46:	460f      	mov	r7, r1
 800aa48:	f7f6 f896 	bl	8000b78 <__aeabi_d2iz>
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	4683      	mov	fp, r0
 800aa50:	2300      	movs	r3, #0
 800aa52:	4630      	mov	r0, r6
 800aa54:	4639      	mov	r1, r7
 800aa56:	f7f6 f851 	bl	8000afc <__aeabi_dcmplt>
 800aa5a:	b148      	cbz	r0, 800aa70 <_dtoa_r+0x190>
 800aa5c:	4658      	mov	r0, fp
 800aa5e:	f7f5 fd71 	bl	8000544 <__aeabi_i2d>
 800aa62:	4632      	mov	r2, r6
 800aa64:	463b      	mov	r3, r7
 800aa66:	f7f6 f83f 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa6a:	b908      	cbnz	r0, 800aa70 <_dtoa_r+0x190>
 800aa6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa70:	f1bb 0f16 	cmp.w	fp, #22
 800aa74:	d857      	bhi.n	800ab26 <_dtoa_r+0x246>
 800aa76:	4b5b      	ldr	r3, [pc, #364]	; (800abe4 <_dtoa_r+0x304>)
 800aa78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aa7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa80:	ec51 0b18 	vmov	r0, r1, d8
 800aa84:	f7f6 f83a 	bl	8000afc <__aeabi_dcmplt>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	d04e      	beq.n	800ab2a <_dtoa_r+0x24a>
 800aa8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa90:	2300      	movs	r3, #0
 800aa92:	930c      	str	r3, [sp, #48]	; 0x30
 800aa94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa96:	1b5b      	subs	r3, r3, r5
 800aa98:	1e5a      	subs	r2, r3, #1
 800aa9a:	bf45      	ittet	mi
 800aa9c:	f1c3 0301 	rsbmi	r3, r3, #1
 800aaa0:	9305      	strmi	r3, [sp, #20]
 800aaa2:	2300      	movpl	r3, #0
 800aaa4:	2300      	movmi	r3, #0
 800aaa6:	9206      	str	r2, [sp, #24]
 800aaa8:	bf54      	ite	pl
 800aaaa:	9305      	strpl	r3, [sp, #20]
 800aaac:	9306      	strmi	r3, [sp, #24]
 800aaae:	f1bb 0f00 	cmp.w	fp, #0
 800aab2:	db3c      	blt.n	800ab2e <_dtoa_r+0x24e>
 800aab4:	9b06      	ldr	r3, [sp, #24]
 800aab6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800aaba:	445b      	add	r3, fp
 800aabc:	9306      	str	r3, [sp, #24]
 800aabe:	2300      	movs	r3, #0
 800aac0:	9308      	str	r3, [sp, #32]
 800aac2:	9b07      	ldr	r3, [sp, #28]
 800aac4:	2b09      	cmp	r3, #9
 800aac6:	d868      	bhi.n	800ab9a <_dtoa_r+0x2ba>
 800aac8:	2b05      	cmp	r3, #5
 800aaca:	bfc4      	itt	gt
 800aacc:	3b04      	subgt	r3, #4
 800aace:	9307      	strgt	r3, [sp, #28]
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	f1a3 0302 	sub.w	r3, r3, #2
 800aad6:	bfcc      	ite	gt
 800aad8:	2500      	movgt	r5, #0
 800aada:	2501      	movle	r5, #1
 800aadc:	2b03      	cmp	r3, #3
 800aade:	f200 8085 	bhi.w	800abec <_dtoa_r+0x30c>
 800aae2:	e8df f003 	tbb	[pc, r3]
 800aae6:	3b2e      	.short	0x3b2e
 800aae8:	5839      	.short	0x5839
 800aaea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aaee:	441d      	add	r5, r3
 800aaf0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aaf4:	2b20      	cmp	r3, #32
 800aaf6:	bfc1      	itttt	gt
 800aaf8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aafc:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab00:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ab04:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ab08:	bfd6      	itet	le
 800ab0a:	f1c3 0320 	rsble	r3, r3, #32
 800ab0e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab12:	fa06 f003 	lslle.w	r0, r6, r3
 800ab16:	f7f5 fd05 	bl	8000524 <__aeabi_ui2d>
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ab20:	3d01      	subs	r5, #1
 800ab22:	920e      	str	r2, [sp, #56]	; 0x38
 800ab24:	e76f      	b.n	800aa06 <_dtoa_r+0x126>
 800ab26:	2301      	movs	r3, #1
 800ab28:	e7b3      	b.n	800aa92 <_dtoa_r+0x1b2>
 800ab2a:	900c      	str	r0, [sp, #48]	; 0x30
 800ab2c:	e7b2      	b.n	800aa94 <_dtoa_r+0x1b4>
 800ab2e:	9b05      	ldr	r3, [sp, #20]
 800ab30:	eba3 030b 	sub.w	r3, r3, fp
 800ab34:	9305      	str	r3, [sp, #20]
 800ab36:	f1cb 0300 	rsb	r3, fp, #0
 800ab3a:	9308      	str	r3, [sp, #32]
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab40:	e7bf      	b.n	800aac2 <_dtoa_r+0x1e2>
 800ab42:	2300      	movs	r3, #0
 800ab44:	9309      	str	r3, [sp, #36]	; 0x24
 800ab46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	dc52      	bgt.n	800abf2 <_dtoa_r+0x312>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	9301      	str	r3, [sp, #4]
 800ab50:	9304      	str	r3, [sp, #16]
 800ab52:	461a      	mov	r2, r3
 800ab54:	920a      	str	r2, [sp, #40]	; 0x28
 800ab56:	e00b      	b.n	800ab70 <_dtoa_r+0x290>
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e7f3      	b.n	800ab44 <_dtoa_r+0x264>
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab62:	445b      	add	r3, fp
 800ab64:	9301      	str	r3, [sp, #4]
 800ab66:	3301      	adds	r3, #1
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	9304      	str	r3, [sp, #16]
 800ab6c:	bfb8      	it	lt
 800ab6e:	2301      	movlt	r3, #1
 800ab70:	69e0      	ldr	r0, [r4, #28]
 800ab72:	2100      	movs	r1, #0
 800ab74:	2204      	movs	r2, #4
 800ab76:	f102 0614 	add.w	r6, r2, #20
 800ab7a:	429e      	cmp	r6, r3
 800ab7c:	d93d      	bls.n	800abfa <_dtoa_r+0x31a>
 800ab7e:	6041      	str	r1, [r0, #4]
 800ab80:	4620      	mov	r0, r4
 800ab82:	f000 fd9f 	bl	800b6c4 <_Balloc>
 800ab86:	9000      	str	r0, [sp, #0]
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	d139      	bne.n	800ac00 <_dtoa_r+0x320>
 800ab8c:	4b16      	ldr	r3, [pc, #88]	; (800abe8 <_dtoa_r+0x308>)
 800ab8e:	4602      	mov	r2, r0
 800ab90:	f240 11af 	movw	r1, #431	; 0x1af
 800ab94:	e6bd      	b.n	800a912 <_dtoa_r+0x32>
 800ab96:	2301      	movs	r3, #1
 800ab98:	e7e1      	b.n	800ab5e <_dtoa_r+0x27e>
 800ab9a:	2501      	movs	r5, #1
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	9307      	str	r3, [sp, #28]
 800aba0:	9509      	str	r5, [sp, #36]	; 0x24
 800aba2:	f04f 33ff 	mov.w	r3, #4294967295
 800aba6:	9301      	str	r3, [sp, #4]
 800aba8:	9304      	str	r3, [sp, #16]
 800abaa:	2200      	movs	r2, #0
 800abac:	2312      	movs	r3, #18
 800abae:	e7d1      	b.n	800ab54 <_dtoa_r+0x274>
 800abb0:	636f4361 	.word	0x636f4361
 800abb4:	3fd287a7 	.word	0x3fd287a7
 800abb8:	8b60c8b3 	.word	0x8b60c8b3
 800abbc:	3fc68a28 	.word	0x3fc68a28
 800abc0:	509f79fb 	.word	0x509f79fb
 800abc4:	3fd34413 	.word	0x3fd34413
 800abc8:	0800de11 	.word	0x0800de11
 800abcc:	0800de28 	.word	0x0800de28
 800abd0:	7ff00000 	.word	0x7ff00000
 800abd4:	0800de0d 	.word	0x0800de0d
 800abd8:	0800de04 	.word	0x0800de04
 800abdc:	0800dde1 	.word	0x0800dde1
 800abe0:	3ff80000 	.word	0x3ff80000
 800abe4:	0800df18 	.word	0x0800df18
 800abe8:	0800de80 	.word	0x0800de80
 800abec:	2301      	movs	r3, #1
 800abee:	9309      	str	r3, [sp, #36]	; 0x24
 800abf0:	e7d7      	b.n	800aba2 <_dtoa_r+0x2c2>
 800abf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abf4:	9301      	str	r3, [sp, #4]
 800abf6:	9304      	str	r3, [sp, #16]
 800abf8:	e7ba      	b.n	800ab70 <_dtoa_r+0x290>
 800abfa:	3101      	adds	r1, #1
 800abfc:	0052      	lsls	r2, r2, #1
 800abfe:	e7ba      	b.n	800ab76 <_dtoa_r+0x296>
 800ac00:	69e3      	ldr	r3, [r4, #28]
 800ac02:	9a00      	ldr	r2, [sp, #0]
 800ac04:	601a      	str	r2, [r3, #0]
 800ac06:	9b04      	ldr	r3, [sp, #16]
 800ac08:	2b0e      	cmp	r3, #14
 800ac0a:	f200 80a8 	bhi.w	800ad5e <_dtoa_r+0x47e>
 800ac0e:	2d00      	cmp	r5, #0
 800ac10:	f000 80a5 	beq.w	800ad5e <_dtoa_r+0x47e>
 800ac14:	f1bb 0f00 	cmp.w	fp, #0
 800ac18:	dd38      	ble.n	800ac8c <_dtoa_r+0x3ac>
 800ac1a:	4bc0      	ldr	r3, [pc, #768]	; (800af1c <_dtoa_r+0x63c>)
 800ac1c:	f00b 020f 	and.w	r2, fp, #15
 800ac20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac24:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ac28:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac2c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ac30:	d019      	beq.n	800ac66 <_dtoa_r+0x386>
 800ac32:	4bbb      	ldr	r3, [pc, #748]	; (800af20 <_dtoa_r+0x640>)
 800ac34:	ec51 0b18 	vmov	r0, r1, d8
 800ac38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac3c:	f7f5 fe16 	bl	800086c <__aeabi_ddiv>
 800ac40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac44:	f008 080f 	and.w	r8, r8, #15
 800ac48:	2503      	movs	r5, #3
 800ac4a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800af20 <_dtoa_r+0x640>
 800ac4e:	f1b8 0f00 	cmp.w	r8, #0
 800ac52:	d10a      	bne.n	800ac6a <_dtoa_r+0x38a>
 800ac54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac58:	4632      	mov	r2, r6
 800ac5a:	463b      	mov	r3, r7
 800ac5c:	f7f5 fe06 	bl	800086c <__aeabi_ddiv>
 800ac60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac64:	e02b      	b.n	800acbe <_dtoa_r+0x3de>
 800ac66:	2502      	movs	r5, #2
 800ac68:	e7ef      	b.n	800ac4a <_dtoa_r+0x36a>
 800ac6a:	f018 0f01 	tst.w	r8, #1
 800ac6e:	d008      	beq.n	800ac82 <_dtoa_r+0x3a2>
 800ac70:	4630      	mov	r0, r6
 800ac72:	4639      	mov	r1, r7
 800ac74:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ac78:	f7f5 fcce 	bl	8000618 <__aeabi_dmul>
 800ac7c:	3501      	adds	r5, #1
 800ac7e:	4606      	mov	r6, r0
 800ac80:	460f      	mov	r7, r1
 800ac82:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ac86:	f109 0908 	add.w	r9, r9, #8
 800ac8a:	e7e0      	b.n	800ac4e <_dtoa_r+0x36e>
 800ac8c:	f000 809f 	beq.w	800adce <_dtoa_r+0x4ee>
 800ac90:	f1cb 0600 	rsb	r6, fp, #0
 800ac94:	4ba1      	ldr	r3, [pc, #644]	; (800af1c <_dtoa_r+0x63c>)
 800ac96:	4fa2      	ldr	r7, [pc, #648]	; (800af20 <_dtoa_r+0x640>)
 800ac98:	f006 020f 	and.w	r2, r6, #15
 800ac9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca4:	ec51 0b18 	vmov	r0, r1, d8
 800aca8:	f7f5 fcb6 	bl	8000618 <__aeabi_dmul>
 800acac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acb0:	1136      	asrs	r6, r6, #4
 800acb2:	2300      	movs	r3, #0
 800acb4:	2502      	movs	r5, #2
 800acb6:	2e00      	cmp	r6, #0
 800acb8:	d17e      	bne.n	800adb8 <_dtoa_r+0x4d8>
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d1d0      	bne.n	800ac60 <_dtoa_r+0x380>
 800acbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acc0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	f000 8084 	beq.w	800add2 <_dtoa_r+0x4f2>
 800acca:	4b96      	ldr	r3, [pc, #600]	; (800af24 <_dtoa_r+0x644>)
 800accc:	2200      	movs	r2, #0
 800acce:	4640      	mov	r0, r8
 800acd0:	4649      	mov	r1, r9
 800acd2:	f7f5 ff13 	bl	8000afc <__aeabi_dcmplt>
 800acd6:	2800      	cmp	r0, #0
 800acd8:	d07b      	beq.n	800add2 <_dtoa_r+0x4f2>
 800acda:	9b04      	ldr	r3, [sp, #16]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d078      	beq.n	800add2 <_dtoa_r+0x4f2>
 800ace0:	9b01      	ldr	r3, [sp, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	dd39      	ble.n	800ad5a <_dtoa_r+0x47a>
 800ace6:	4b90      	ldr	r3, [pc, #576]	; (800af28 <_dtoa_r+0x648>)
 800ace8:	2200      	movs	r2, #0
 800acea:	4640      	mov	r0, r8
 800acec:	4649      	mov	r1, r9
 800acee:	f7f5 fc93 	bl	8000618 <__aeabi_dmul>
 800acf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acf6:	9e01      	ldr	r6, [sp, #4]
 800acf8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800acfc:	3501      	adds	r5, #1
 800acfe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ad02:	4628      	mov	r0, r5
 800ad04:	f7f5 fc1e 	bl	8000544 <__aeabi_i2d>
 800ad08:	4642      	mov	r2, r8
 800ad0a:	464b      	mov	r3, r9
 800ad0c:	f7f5 fc84 	bl	8000618 <__aeabi_dmul>
 800ad10:	4b86      	ldr	r3, [pc, #536]	; (800af2c <_dtoa_r+0x64c>)
 800ad12:	2200      	movs	r2, #0
 800ad14:	f7f5 faca 	bl	80002ac <__adddf3>
 800ad18:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ad1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad20:	9303      	str	r3, [sp, #12]
 800ad22:	2e00      	cmp	r6, #0
 800ad24:	d158      	bne.n	800add8 <_dtoa_r+0x4f8>
 800ad26:	4b82      	ldr	r3, [pc, #520]	; (800af30 <_dtoa_r+0x650>)
 800ad28:	2200      	movs	r2, #0
 800ad2a:	4640      	mov	r0, r8
 800ad2c:	4649      	mov	r1, r9
 800ad2e:	f7f5 fabb 	bl	80002a8 <__aeabi_dsub>
 800ad32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad36:	4680      	mov	r8, r0
 800ad38:	4689      	mov	r9, r1
 800ad3a:	f7f5 fefd 	bl	8000b38 <__aeabi_dcmpgt>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	f040 8296 	bne.w	800b270 <_dtoa_r+0x990>
 800ad44:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ad48:	4640      	mov	r0, r8
 800ad4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad4e:	4649      	mov	r1, r9
 800ad50:	f7f5 fed4 	bl	8000afc <__aeabi_dcmplt>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	f040 8289 	bne.w	800b26c <_dtoa_r+0x98c>
 800ad5a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ad5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	f2c0 814e 	blt.w	800b002 <_dtoa_r+0x722>
 800ad66:	f1bb 0f0e 	cmp.w	fp, #14
 800ad6a:	f300 814a 	bgt.w	800b002 <_dtoa_r+0x722>
 800ad6e:	4b6b      	ldr	r3, [pc, #428]	; (800af1c <_dtoa_r+0x63c>)
 800ad70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	f280 80dc 	bge.w	800af38 <_dtoa_r+0x658>
 800ad80:	9b04      	ldr	r3, [sp, #16]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	f300 80d8 	bgt.w	800af38 <_dtoa_r+0x658>
 800ad88:	f040 826f 	bne.w	800b26a <_dtoa_r+0x98a>
 800ad8c:	4b68      	ldr	r3, [pc, #416]	; (800af30 <_dtoa_r+0x650>)
 800ad8e:	2200      	movs	r2, #0
 800ad90:	4640      	mov	r0, r8
 800ad92:	4649      	mov	r1, r9
 800ad94:	f7f5 fc40 	bl	8000618 <__aeabi_dmul>
 800ad98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad9c:	f7f5 fec2 	bl	8000b24 <__aeabi_dcmpge>
 800ada0:	9e04      	ldr	r6, [sp, #16]
 800ada2:	4637      	mov	r7, r6
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f040 8245 	bne.w	800b234 <_dtoa_r+0x954>
 800adaa:	9d00      	ldr	r5, [sp, #0]
 800adac:	2331      	movs	r3, #49	; 0x31
 800adae:	f805 3b01 	strb.w	r3, [r5], #1
 800adb2:	f10b 0b01 	add.w	fp, fp, #1
 800adb6:	e241      	b.n	800b23c <_dtoa_r+0x95c>
 800adb8:	07f2      	lsls	r2, r6, #31
 800adba:	d505      	bpl.n	800adc8 <_dtoa_r+0x4e8>
 800adbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adc0:	f7f5 fc2a 	bl	8000618 <__aeabi_dmul>
 800adc4:	3501      	adds	r5, #1
 800adc6:	2301      	movs	r3, #1
 800adc8:	1076      	asrs	r6, r6, #1
 800adca:	3708      	adds	r7, #8
 800adcc:	e773      	b.n	800acb6 <_dtoa_r+0x3d6>
 800adce:	2502      	movs	r5, #2
 800add0:	e775      	b.n	800acbe <_dtoa_r+0x3de>
 800add2:	9e04      	ldr	r6, [sp, #16]
 800add4:	465f      	mov	r7, fp
 800add6:	e792      	b.n	800acfe <_dtoa_r+0x41e>
 800add8:	9900      	ldr	r1, [sp, #0]
 800adda:	4b50      	ldr	r3, [pc, #320]	; (800af1c <_dtoa_r+0x63c>)
 800addc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ade0:	4431      	add	r1, r6
 800ade2:	9102      	str	r1, [sp, #8]
 800ade4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ade6:	eeb0 9a47 	vmov.f32	s18, s14
 800adea:	eef0 9a67 	vmov.f32	s19, s15
 800adee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800adf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800adf6:	2900      	cmp	r1, #0
 800adf8:	d044      	beq.n	800ae84 <_dtoa_r+0x5a4>
 800adfa:	494e      	ldr	r1, [pc, #312]	; (800af34 <_dtoa_r+0x654>)
 800adfc:	2000      	movs	r0, #0
 800adfe:	f7f5 fd35 	bl	800086c <__aeabi_ddiv>
 800ae02:	ec53 2b19 	vmov	r2, r3, d9
 800ae06:	f7f5 fa4f 	bl	80002a8 <__aeabi_dsub>
 800ae0a:	9d00      	ldr	r5, [sp, #0]
 800ae0c:	ec41 0b19 	vmov	d9, r0, r1
 800ae10:	4649      	mov	r1, r9
 800ae12:	4640      	mov	r0, r8
 800ae14:	f7f5 feb0 	bl	8000b78 <__aeabi_d2iz>
 800ae18:	4606      	mov	r6, r0
 800ae1a:	f7f5 fb93 	bl	8000544 <__aeabi_i2d>
 800ae1e:	4602      	mov	r2, r0
 800ae20:	460b      	mov	r3, r1
 800ae22:	4640      	mov	r0, r8
 800ae24:	4649      	mov	r1, r9
 800ae26:	f7f5 fa3f 	bl	80002a8 <__aeabi_dsub>
 800ae2a:	3630      	adds	r6, #48	; 0x30
 800ae2c:	f805 6b01 	strb.w	r6, [r5], #1
 800ae30:	ec53 2b19 	vmov	r2, r3, d9
 800ae34:	4680      	mov	r8, r0
 800ae36:	4689      	mov	r9, r1
 800ae38:	f7f5 fe60 	bl	8000afc <__aeabi_dcmplt>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	d164      	bne.n	800af0a <_dtoa_r+0x62a>
 800ae40:	4642      	mov	r2, r8
 800ae42:	464b      	mov	r3, r9
 800ae44:	4937      	ldr	r1, [pc, #220]	; (800af24 <_dtoa_r+0x644>)
 800ae46:	2000      	movs	r0, #0
 800ae48:	f7f5 fa2e 	bl	80002a8 <__aeabi_dsub>
 800ae4c:	ec53 2b19 	vmov	r2, r3, d9
 800ae50:	f7f5 fe54 	bl	8000afc <__aeabi_dcmplt>
 800ae54:	2800      	cmp	r0, #0
 800ae56:	f040 80b6 	bne.w	800afc6 <_dtoa_r+0x6e6>
 800ae5a:	9b02      	ldr	r3, [sp, #8]
 800ae5c:	429d      	cmp	r5, r3
 800ae5e:	f43f af7c 	beq.w	800ad5a <_dtoa_r+0x47a>
 800ae62:	4b31      	ldr	r3, [pc, #196]	; (800af28 <_dtoa_r+0x648>)
 800ae64:	ec51 0b19 	vmov	r0, r1, d9
 800ae68:	2200      	movs	r2, #0
 800ae6a:	f7f5 fbd5 	bl	8000618 <__aeabi_dmul>
 800ae6e:	4b2e      	ldr	r3, [pc, #184]	; (800af28 <_dtoa_r+0x648>)
 800ae70:	ec41 0b19 	vmov	d9, r0, r1
 800ae74:	2200      	movs	r2, #0
 800ae76:	4640      	mov	r0, r8
 800ae78:	4649      	mov	r1, r9
 800ae7a:	f7f5 fbcd 	bl	8000618 <__aeabi_dmul>
 800ae7e:	4680      	mov	r8, r0
 800ae80:	4689      	mov	r9, r1
 800ae82:	e7c5      	b.n	800ae10 <_dtoa_r+0x530>
 800ae84:	ec51 0b17 	vmov	r0, r1, d7
 800ae88:	f7f5 fbc6 	bl	8000618 <__aeabi_dmul>
 800ae8c:	9b02      	ldr	r3, [sp, #8]
 800ae8e:	9d00      	ldr	r5, [sp, #0]
 800ae90:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae92:	ec41 0b19 	vmov	d9, r0, r1
 800ae96:	4649      	mov	r1, r9
 800ae98:	4640      	mov	r0, r8
 800ae9a:	f7f5 fe6d 	bl	8000b78 <__aeabi_d2iz>
 800ae9e:	4606      	mov	r6, r0
 800aea0:	f7f5 fb50 	bl	8000544 <__aeabi_i2d>
 800aea4:	3630      	adds	r6, #48	; 0x30
 800aea6:	4602      	mov	r2, r0
 800aea8:	460b      	mov	r3, r1
 800aeaa:	4640      	mov	r0, r8
 800aeac:	4649      	mov	r1, r9
 800aeae:	f7f5 f9fb 	bl	80002a8 <__aeabi_dsub>
 800aeb2:	f805 6b01 	strb.w	r6, [r5], #1
 800aeb6:	9b02      	ldr	r3, [sp, #8]
 800aeb8:	429d      	cmp	r5, r3
 800aeba:	4680      	mov	r8, r0
 800aebc:	4689      	mov	r9, r1
 800aebe:	f04f 0200 	mov.w	r2, #0
 800aec2:	d124      	bne.n	800af0e <_dtoa_r+0x62e>
 800aec4:	4b1b      	ldr	r3, [pc, #108]	; (800af34 <_dtoa_r+0x654>)
 800aec6:	ec51 0b19 	vmov	r0, r1, d9
 800aeca:	f7f5 f9ef 	bl	80002ac <__adddf3>
 800aece:	4602      	mov	r2, r0
 800aed0:	460b      	mov	r3, r1
 800aed2:	4640      	mov	r0, r8
 800aed4:	4649      	mov	r1, r9
 800aed6:	f7f5 fe2f 	bl	8000b38 <__aeabi_dcmpgt>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	d173      	bne.n	800afc6 <_dtoa_r+0x6e6>
 800aede:	ec53 2b19 	vmov	r2, r3, d9
 800aee2:	4914      	ldr	r1, [pc, #80]	; (800af34 <_dtoa_r+0x654>)
 800aee4:	2000      	movs	r0, #0
 800aee6:	f7f5 f9df 	bl	80002a8 <__aeabi_dsub>
 800aeea:	4602      	mov	r2, r0
 800aeec:	460b      	mov	r3, r1
 800aeee:	4640      	mov	r0, r8
 800aef0:	4649      	mov	r1, r9
 800aef2:	f7f5 fe03 	bl	8000afc <__aeabi_dcmplt>
 800aef6:	2800      	cmp	r0, #0
 800aef8:	f43f af2f 	beq.w	800ad5a <_dtoa_r+0x47a>
 800aefc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aefe:	1e6b      	subs	r3, r5, #1
 800af00:	930f      	str	r3, [sp, #60]	; 0x3c
 800af02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af06:	2b30      	cmp	r3, #48	; 0x30
 800af08:	d0f8      	beq.n	800aefc <_dtoa_r+0x61c>
 800af0a:	46bb      	mov	fp, r7
 800af0c:	e04a      	b.n	800afa4 <_dtoa_r+0x6c4>
 800af0e:	4b06      	ldr	r3, [pc, #24]	; (800af28 <_dtoa_r+0x648>)
 800af10:	f7f5 fb82 	bl	8000618 <__aeabi_dmul>
 800af14:	4680      	mov	r8, r0
 800af16:	4689      	mov	r9, r1
 800af18:	e7bd      	b.n	800ae96 <_dtoa_r+0x5b6>
 800af1a:	bf00      	nop
 800af1c:	0800df18 	.word	0x0800df18
 800af20:	0800def0 	.word	0x0800def0
 800af24:	3ff00000 	.word	0x3ff00000
 800af28:	40240000 	.word	0x40240000
 800af2c:	401c0000 	.word	0x401c0000
 800af30:	40140000 	.word	0x40140000
 800af34:	3fe00000 	.word	0x3fe00000
 800af38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800af3c:	9d00      	ldr	r5, [sp, #0]
 800af3e:	4642      	mov	r2, r8
 800af40:	464b      	mov	r3, r9
 800af42:	4630      	mov	r0, r6
 800af44:	4639      	mov	r1, r7
 800af46:	f7f5 fc91 	bl	800086c <__aeabi_ddiv>
 800af4a:	f7f5 fe15 	bl	8000b78 <__aeabi_d2iz>
 800af4e:	9001      	str	r0, [sp, #4]
 800af50:	f7f5 faf8 	bl	8000544 <__aeabi_i2d>
 800af54:	4642      	mov	r2, r8
 800af56:	464b      	mov	r3, r9
 800af58:	f7f5 fb5e 	bl	8000618 <__aeabi_dmul>
 800af5c:	4602      	mov	r2, r0
 800af5e:	460b      	mov	r3, r1
 800af60:	4630      	mov	r0, r6
 800af62:	4639      	mov	r1, r7
 800af64:	f7f5 f9a0 	bl	80002a8 <__aeabi_dsub>
 800af68:	9e01      	ldr	r6, [sp, #4]
 800af6a:	9f04      	ldr	r7, [sp, #16]
 800af6c:	3630      	adds	r6, #48	; 0x30
 800af6e:	f805 6b01 	strb.w	r6, [r5], #1
 800af72:	9e00      	ldr	r6, [sp, #0]
 800af74:	1bae      	subs	r6, r5, r6
 800af76:	42b7      	cmp	r7, r6
 800af78:	4602      	mov	r2, r0
 800af7a:	460b      	mov	r3, r1
 800af7c:	d134      	bne.n	800afe8 <_dtoa_r+0x708>
 800af7e:	f7f5 f995 	bl	80002ac <__adddf3>
 800af82:	4642      	mov	r2, r8
 800af84:	464b      	mov	r3, r9
 800af86:	4606      	mov	r6, r0
 800af88:	460f      	mov	r7, r1
 800af8a:	f7f5 fdd5 	bl	8000b38 <__aeabi_dcmpgt>
 800af8e:	b9c8      	cbnz	r0, 800afc4 <_dtoa_r+0x6e4>
 800af90:	4642      	mov	r2, r8
 800af92:	464b      	mov	r3, r9
 800af94:	4630      	mov	r0, r6
 800af96:	4639      	mov	r1, r7
 800af98:	f7f5 fda6 	bl	8000ae8 <__aeabi_dcmpeq>
 800af9c:	b110      	cbz	r0, 800afa4 <_dtoa_r+0x6c4>
 800af9e:	9b01      	ldr	r3, [sp, #4]
 800afa0:	07db      	lsls	r3, r3, #31
 800afa2:	d40f      	bmi.n	800afc4 <_dtoa_r+0x6e4>
 800afa4:	4651      	mov	r1, sl
 800afa6:	4620      	mov	r0, r4
 800afa8:	f000 fbcc 	bl	800b744 <_Bfree>
 800afac:	2300      	movs	r3, #0
 800afae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800afb0:	702b      	strb	r3, [r5, #0]
 800afb2:	f10b 0301 	add.w	r3, fp, #1
 800afb6:	6013      	str	r3, [r2, #0]
 800afb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afba:	2b00      	cmp	r3, #0
 800afbc:	f43f ace2 	beq.w	800a984 <_dtoa_r+0xa4>
 800afc0:	601d      	str	r5, [r3, #0]
 800afc2:	e4df      	b.n	800a984 <_dtoa_r+0xa4>
 800afc4:	465f      	mov	r7, fp
 800afc6:	462b      	mov	r3, r5
 800afc8:	461d      	mov	r5, r3
 800afca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afce:	2a39      	cmp	r2, #57	; 0x39
 800afd0:	d106      	bne.n	800afe0 <_dtoa_r+0x700>
 800afd2:	9a00      	ldr	r2, [sp, #0]
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d1f7      	bne.n	800afc8 <_dtoa_r+0x6e8>
 800afd8:	9900      	ldr	r1, [sp, #0]
 800afda:	2230      	movs	r2, #48	; 0x30
 800afdc:	3701      	adds	r7, #1
 800afde:	700a      	strb	r2, [r1, #0]
 800afe0:	781a      	ldrb	r2, [r3, #0]
 800afe2:	3201      	adds	r2, #1
 800afe4:	701a      	strb	r2, [r3, #0]
 800afe6:	e790      	b.n	800af0a <_dtoa_r+0x62a>
 800afe8:	4ba3      	ldr	r3, [pc, #652]	; (800b278 <_dtoa_r+0x998>)
 800afea:	2200      	movs	r2, #0
 800afec:	f7f5 fb14 	bl	8000618 <__aeabi_dmul>
 800aff0:	2200      	movs	r2, #0
 800aff2:	2300      	movs	r3, #0
 800aff4:	4606      	mov	r6, r0
 800aff6:	460f      	mov	r7, r1
 800aff8:	f7f5 fd76 	bl	8000ae8 <__aeabi_dcmpeq>
 800affc:	2800      	cmp	r0, #0
 800affe:	d09e      	beq.n	800af3e <_dtoa_r+0x65e>
 800b000:	e7d0      	b.n	800afa4 <_dtoa_r+0x6c4>
 800b002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b004:	2a00      	cmp	r2, #0
 800b006:	f000 80ca 	beq.w	800b19e <_dtoa_r+0x8be>
 800b00a:	9a07      	ldr	r2, [sp, #28]
 800b00c:	2a01      	cmp	r2, #1
 800b00e:	f300 80ad 	bgt.w	800b16c <_dtoa_r+0x88c>
 800b012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b014:	2a00      	cmp	r2, #0
 800b016:	f000 80a5 	beq.w	800b164 <_dtoa_r+0x884>
 800b01a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b01e:	9e08      	ldr	r6, [sp, #32]
 800b020:	9d05      	ldr	r5, [sp, #20]
 800b022:	9a05      	ldr	r2, [sp, #20]
 800b024:	441a      	add	r2, r3
 800b026:	9205      	str	r2, [sp, #20]
 800b028:	9a06      	ldr	r2, [sp, #24]
 800b02a:	2101      	movs	r1, #1
 800b02c:	441a      	add	r2, r3
 800b02e:	4620      	mov	r0, r4
 800b030:	9206      	str	r2, [sp, #24]
 800b032:	f000 fc3d 	bl	800b8b0 <__i2b>
 800b036:	4607      	mov	r7, r0
 800b038:	b165      	cbz	r5, 800b054 <_dtoa_r+0x774>
 800b03a:	9b06      	ldr	r3, [sp, #24]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	dd09      	ble.n	800b054 <_dtoa_r+0x774>
 800b040:	42ab      	cmp	r3, r5
 800b042:	9a05      	ldr	r2, [sp, #20]
 800b044:	bfa8      	it	ge
 800b046:	462b      	movge	r3, r5
 800b048:	1ad2      	subs	r2, r2, r3
 800b04a:	9205      	str	r2, [sp, #20]
 800b04c:	9a06      	ldr	r2, [sp, #24]
 800b04e:	1aed      	subs	r5, r5, r3
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	9306      	str	r3, [sp, #24]
 800b054:	9b08      	ldr	r3, [sp, #32]
 800b056:	b1f3      	cbz	r3, 800b096 <_dtoa_r+0x7b6>
 800b058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f000 80a3 	beq.w	800b1a6 <_dtoa_r+0x8c6>
 800b060:	2e00      	cmp	r6, #0
 800b062:	dd10      	ble.n	800b086 <_dtoa_r+0x7a6>
 800b064:	4639      	mov	r1, r7
 800b066:	4632      	mov	r2, r6
 800b068:	4620      	mov	r0, r4
 800b06a:	f000 fce1 	bl	800ba30 <__pow5mult>
 800b06e:	4652      	mov	r2, sl
 800b070:	4601      	mov	r1, r0
 800b072:	4607      	mov	r7, r0
 800b074:	4620      	mov	r0, r4
 800b076:	f000 fc31 	bl	800b8dc <__multiply>
 800b07a:	4651      	mov	r1, sl
 800b07c:	4680      	mov	r8, r0
 800b07e:	4620      	mov	r0, r4
 800b080:	f000 fb60 	bl	800b744 <_Bfree>
 800b084:	46c2      	mov	sl, r8
 800b086:	9b08      	ldr	r3, [sp, #32]
 800b088:	1b9a      	subs	r2, r3, r6
 800b08a:	d004      	beq.n	800b096 <_dtoa_r+0x7b6>
 800b08c:	4651      	mov	r1, sl
 800b08e:	4620      	mov	r0, r4
 800b090:	f000 fcce 	bl	800ba30 <__pow5mult>
 800b094:	4682      	mov	sl, r0
 800b096:	2101      	movs	r1, #1
 800b098:	4620      	mov	r0, r4
 800b09a:	f000 fc09 	bl	800b8b0 <__i2b>
 800b09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	f340 8081 	ble.w	800b1aa <_dtoa_r+0x8ca>
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	4601      	mov	r1, r0
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	f000 fcbf 	bl	800ba30 <__pow5mult>
 800b0b2:	9b07      	ldr	r3, [sp, #28]
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	4606      	mov	r6, r0
 800b0b8:	dd7a      	ble.n	800b1b0 <_dtoa_r+0x8d0>
 800b0ba:	f04f 0800 	mov.w	r8, #0
 800b0be:	6933      	ldr	r3, [r6, #16]
 800b0c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b0c4:	6918      	ldr	r0, [r3, #16]
 800b0c6:	f000 fba5 	bl	800b814 <__hi0bits>
 800b0ca:	f1c0 0020 	rsb	r0, r0, #32
 800b0ce:	9b06      	ldr	r3, [sp, #24]
 800b0d0:	4418      	add	r0, r3
 800b0d2:	f010 001f 	ands.w	r0, r0, #31
 800b0d6:	f000 8094 	beq.w	800b202 <_dtoa_r+0x922>
 800b0da:	f1c0 0320 	rsb	r3, r0, #32
 800b0de:	2b04      	cmp	r3, #4
 800b0e0:	f340 8085 	ble.w	800b1ee <_dtoa_r+0x90e>
 800b0e4:	9b05      	ldr	r3, [sp, #20]
 800b0e6:	f1c0 001c 	rsb	r0, r0, #28
 800b0ea:	4403      	add	r3, r0
 800b0ec:	9305      	str	r3, [sp, #20]
 800b0ee:	9b06      	ldr	r3, [sp, #24]
 800b0f0:	4403      	add	r3, r0
 800b0f2:	4405      	add	r5, r0
 800b0f4:	9306      	str	r3, [sp, #24]
 800b0f6:	9b05      	ldr	r3, [sp, #20]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	dd05      	ble.n	800b108 <_dtoa_r+0x828>
 800b0fc:	4651      	mov	r1, sl
 800b0fe:	461a      	mov	r2, r3
 800b100:	4620      	mov	r0, r4
 800b102:	f000 fcef 	bl	800bae4 <__lshift>
 800b106:	4682      	mov	sl, r0
 800b108:	9b06      	ldr	r3, [sp, #24]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	dd05      	ble.n	800b11a <_dtoa_r+0x83a>
 800b10e:	4631      	mov	r1, r6
 800b110:	461a      	mov	r2, r3
 800b112:	4620      	mov	r0, r4
 800b114:	f000 fce6 	bl	800bae4 <__lshift>
 800b118:	4606      	mov	r6, r0
 800b11a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d072      	beq.n	800b206 <_dtoa_r+0x926>
 800b120:	4631      	mov	r1, r6
 800b122:	4650      	mov	r0, sl
 800b124:	f000 fd4a 	bl	800bbbc <__mcmp>
 800b128:	2800      	cmp	r0, #0
 800b12a:	da6c      	bge.n	800b206 <_dtoa_r+0x926>
 800b12c:	2300      	movs	r3, #0
 800b12e:	4651      	mov	r1, sl
 800b130:	220a      	movs	r2, #10
 800b132:	4620      	mov	r0, r4
 800b134:	f000 fb28 	bl	800b788 <__multadd>
 800b138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b13a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b13e:	4682      	mov	sl, r0
 800b140:	2b00      	cmp	r3, #0
 800b142:	f000 81b0 	beq.w	800b4a6 <_dtoa_r+0xbc6>
 800b146:	2300      	movs	r3, #0
 800b148:	4639      	mov	r1, r7
 800b14a:	220a      	movs	r2, #10
 800b14c:	4620      	mov	r0, r4
 800b14e:	f000 fb1b 	bl	800b788 <__multadd>
 800b152:	9b01      	ldr	r3, [sp, #4]
 800b154:	2b00      	cmp	r3, #0
 800b156:	4607      	mov	r7, r0
 800b158:	f300 8096 	bgt.w	800b288 <_dtoa_r+0x9a8>
 800b15c:	9b07      	ldr	r3, [sp, #28]
 800b15e:	2b02      	cmp	r3, #2
 800b160:	dc59      	bgt.n	800b216 <_dtoa_r+0x936>
 800b162:	e091      	b.n	800b288 <_dtoa_r+0x9a8>
 800b164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b166:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b16a:	e758      	b.n	800b01e <_dtoa_r+0x73e>
 800b16c:	9b04      	ldr	r3, [sp, #16]
 800b16e:	1e5e      	subs	r6, r3, #1
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	42b3      	cmp	r3, r6
 800b174:	bfbf      	itttt	lt
 800b176:	9b08      	ldrlt	r3, [sp, #32]
 800b178:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b17a:	9608      	strlt	r6, [sp, #32]
 800b17c:	1af3      	sublt	r3, r6, r3
 800b17e:	bfb4      	ite	lt
 800b180:	18d2      	addlt	r2, r2, r3
 800b182:	1b9e      	subge	r6, r3, r6
 800b184:	9b04      	ldr	r3, [sp, #16]
 800b186:	bfbc      	itt	lt
 800b188:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b18a:	2600      	movlt	r6, #0
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	bfb7      	itett	lt
 800b190:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b194:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b198:	1a9d      	sublt	r5, r3, r2
 800b19a:	2300      	movlt	r3, #0
 800b19c:	e741      	b.n	800b022 <_dtoa_r+0x742>
 800b19e:	9e08      	ldr	r6, [sp, #32]
 800b1a0:	9d05      	ldr	r5, [sp, #20]
 800b1a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b1a4:	e748      	b.n	800b038 <_dtoa_r+0x758>
 800b1a6:	9a08      	ldr	r2, [sp, #32]
 800b1a8:	e770      	b.n	800b08c <_dtoa_r+0x7ac>
 800b1aa:	9b07      	ldr	r3, [sp, #28]
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	dc19      	bgt.n	800b1e4 <_dtoa_r+0x904>
 800b1b0:	9b02      	ldr	r3, [sp, #8]
 800b1b2:	b9bb      	cbnz	r3, 800b1e4 <_dtoa_r+0x904>
 800b1b4:	9b03      	ldr	r3, [sp, #12]
 800b1b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1ba:	b99b      	cbnz	r3, 800b1e4 <_dtoa_r+0x904>
 800b1bc:	9b03      	ldr	r3, [sp, #12]
 800b1be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1c2:	0d1b      	lsrs	r3, r3, #20
 800b1c4:	051b      	lsls	r3, r3, #20
 800b1c6:	b183      	cbz	r3, 800b1ea <_dtoa_r+0x90a>
 800b1c8:	9b05      	ldr	r3, [sp, #20]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	9305      	str	r3, [sp, #20]
 800b1ce:	9b06      	ldr	r3, [sp, #24]
 800b1d0:	3301      	adds	r3, #1
 800b1d2:	9306      	str	r3, [sp, #24]
 800b1d4:	f04f 0801 	mov.w	r8, #1
 800b1d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f47f af6f 	bne.w	800b0be <_dtoa_r+0x7de>
 800b1e0:	2001      	movs	r0, #1
 800b1e2:	e774      	b.n	800b0ce <_dtoa_r+0x7ee>
 800b1e4:	f04f 0800 	mov.w	r8, #0
 800b1e8:	e7f6      	b.n	800b1d8 <_dtoa_r+0x8f8>
 800b1ea:	4698      	mov	r8, r3
 800b1ec:	e7f4      	b.n	800b1d8 <_dtoa_r+0x8f8>
 800b1ee:	d082      	beq.n	800b0f6 <_dtoa_r+0x816>
 800b1f0:	9a05      	ldr	r2, [sp, #20]
 800b1f2:	331c      	adds	r3, #28
 800b1f4:	441a      	add	r2, r3
 800b1f6:	9205      	str	r2, [sp, #20]
 800b1f8:	9a06      	ldr	r2, [sp, #24]
 800b1fa:	441a      	add	r2, r3
 800b1fc:	441d      	add	r5, r3
 800b1fe:	9206      	str	r2, [sp, #24]
 800b200:	e779      	b.n	800b0f6 <_dtoa_r+0x816>
 800b202:	4603      	mov	r3, r0
 800b204:	e7f4      	b.n	800b1f0 <_dtoa_r+0x910>
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	dc37      	bgt.n	800b27c <_dtoa_r+0x99c>
 800b20c:	9b07      	ldr	r3, [sp, #28]
 800b20e:	2b02      	cmp	r3, #2
 800b210:	dd34      	ble.n	800b27c <_dtoa_r+0x99c>
 800b212:	9b04      	ldr	r3, [sp, #16]
 800b214:	9301      	str	r3, [sp, #4]
 800b216:	9b01      	ldr	r3, [sp, #4]
 800b218:	b963      	cbnz	r3, 800b234 <_dtoa_r+0x954>
 800b21a:	4631      	mov	r1, r6
 800b21c:	2205      	movs	r2, #5
 800b21e:	4620      	mov	r0, r4
 800b220:	f000 fab2 	bl	800b788 <__multadd>
 800b224:	4601      	mov	r1, r0
 800b226:	4606      	mov	r6, r0
 800b228:	4650      	mov	r0, sl
 800b22a:	f000 fcc7 	bl	800bbbc <__mcmp>
 800b22e:	2800      	cmp	r0, #0
 800b230:	f73f adbb 	bgt.w	800adaa <_dtoa_r+0x4ca>
 800b234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b236:	9d00      	ldr	r5, [sp, #0]
 800b238:	ea6f 0b03 	mvn.w	fp, r3
 800b23c:	f04f 0800 	mov.w	r8, #0
 800b240:	4631      	mov	r1, r6
 800b242:	4620      	mov	r0, r4
 800b244:	f000 fa7e 	bl	800b744 <_Bfree>
 800b248:	2f00      	cmp	r7, #0
 800b24a:	f43f aeab 	beq.w	800afa4 <_dtoa_r+0x6c4>
 800b24e:	f1b8 0f00 	cmp.w	r8, #0
 800b252:	d005      	beq.n	800b260 <_dtoa_r+0x980>
 800b254:	45b8      	cmp	r8, r7
 800b256:	d003      	beq.n	800b260 <_dtoa_r+0x980>
 800b258:	4641      	mov	r1, r8
 800b25a:	4620      	mov	r0, r4
 800b25c:	f000 fa72 	bl	800b744 <_Bfree>
 800b260:	4639      	mov	r1, r7
 800b262:	4620      	mov	r0, r4
 800b264:	f000 fa6e 	bl	800b744 <_Bfree>
 800b268:	e69c      	b.n	800afa4 <_dtoa_r+0x6c4>
 800b26a:	2600      	movs	r6, #0
 800b26c:	4637      	mov	r7, r6
 800b26e:	e7e1      	b.n	800b234 <_dtoa_r+0x954>
 800b270:	46bb      	mov	fp, r7
 800b272:	4637      	mov	r7, r6
 800b274:	e599      	b.n	800adaa <_dtoa_r+0x4ca>
 800b276:	bf00      	nop
 800b278:	40240000 	.word	0x40240000
 800b27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f000 80c8 	beq.w	800b414 <_dtoa_r+0xb34>
 800b284:	9b04      	ldr	r3, [sp, #16]
 800b286:	9301      	str	r3, [sp, #4]
 800b288:	2d00      	cmp	r5, #0
 800b28a:	dd05      	ble.n	800b298 <_dtoa_r+0x9b8>
 800b28c:	4639      	mov	r1, r7
 800b28e:	462a      	mov	r2, r5
 800b290:	4620      	mov	r0, r4
 800b292:	f000 fc27 	bl	800bae4 <__lshift>
 800b296:	4607      	mov	r7, r0
 800b298:	f1b8 0f00 	cmp.w	r8, #0
 800b29c:	d05b      	beq.n	800b356 <_dtoa_r+0xa76>
 800b29e:	6879      	ldr	r1, [r7, #4]
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f000 fa0f 	bl	800b6c4 <_Balloc>
 800b2a6:	4605      	mov	r5, r0
 800b2a8:	b928      	cbnz	r0, 800b2b6 <_dtoa_r+0x9d6>
 800b2aa:	4b83      	ldr	r3, [pc, #524]	; (800b4b8 <_dtoa_r+0xbd8>)
 800b2ac:	4602      	mov	r2, r0
 800b2ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b2b2:	f7ff bb2e 	b.w	800a912 <_dtoa_r+0x32>
 800b2b6:	693a      	ldr	r2, [r7, #16]
 800b2b8:	3202      	adds	r2, #2
 800b2ba:	0092      	lsls	r2, r2, #2
 800b2bc:	f107 010c 	add.w	r1, r7, #12
 800b2c0:	300c      	adds	r0, #12
 800b2c2:	f7ff fa77 	bl	800a7b4 <memcpy>
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f000 fc0a 	bl	800bae4 <__lshift>
 800b2d0:	9b00      	ldr	r3, [sp, #0]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2da:	4413      	add	r3, r2
 800b2dc:	9308      	str	r3, [sp, #32]
 800b2de:	9b02      	ldr	r3, [sp, #8]
 800b2e0:	f003 0301 	and.w	r3, r3, #1
 800b2e4:	46b8      	mov	r8, r7
 800b2e6:	9306      	str	r3, [sp, #24]
 800b2e8:	4607      	mov	r7, r0
 800b2ea:	9b04      	ldr	r3, [sp, #16]
 800b2ec:	4631      	mov	r1, r6
 800b2ee:	3b01      	subs	r3, #1
 800b2f0:	4650      	mov	r0, sl
 800b2f2:	9301      	str	r3, [sp, #4]
 800b2f4:	f7ff fa6c 	bl	800a7d0 <quorem>
 800b2f8:	4641      	mov	r1, r8
 800b2fa:	9002      	str	r0, [sp, #8]
 800b2fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b300:	4650      	mov	r0, sl
 800b302:	f000 fc5b 	bl	800bbbc <__mcmp>
 800b306:	463a      	mov	r2, r7
 800b308:	9005      	str	r0, [sp, #20]
 800b30a:	4631      	mov	r1, r6
 800b30c:	4620      	mov	r0, r4
 800b30e:	f000 fc71 	bl	800bbf4 <__mdiff>
 800b312:	68c2      	ldr	r2, [r0, #12]
 800b314:	4605      	mov	r5, r0
 800b316:	bb02      	cbnz	r2, 800b35a <_dtoa_r+0xa7a>
 800b318:	4601      	mov	r1, r0
 800b31a:	4650      	mov	r0, sl
 800b31c:	f000 fc4e 	bl	800bbbc <__mcmp>
 800b320:	4602      	mov	r2, r0
 800b322:	4629      	mov	r1, r5
 800b324:	4620      	mov	r0, r4
 800b326:	9209      	str	r2, [sp, #36]	; 0x24
 800b328:	f000 fa0c 	bl	800b744 <_Bfree>
 800b32c:	9b07      	ldr	r3, [sp, #28]
 800b32e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b330:	9d04      	ldr	r5, [sp, #16]
 800b332:	ea43 0102 	orr.w	r1, r3, r2
 800b336:	9b06      	ldr	r3, [sp, #24]
 800b338:	4319      	orrs	r1, r3
 800b33a:	d110      	bne.n	800b35e <_dtoa_r+0xa7e>
 800b33c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b340:	d029      	beq.n	800b396 <_dtoa_r+0xab6>
 800b342:	9b05      	ldr	r3, [sp, #20]
 800b344:	2b00      	cmp	r3, #0
 800b346:	dd02      	ble.n	800b34e <_dtoa_r+0xa6e>
 800b348:	9b02      	ldr	r3, [sp, #8]
 800b34a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b34e:	9b01      	ldr	r3, [sp, #4]
 800b350:	f883 9000 	strb.w	r9, [r3]
 800b354:	e774      	b.n	800b240 <_dtoa_r+0x960>
 800b356:	4638      	mov	r0, r7
 800b358:	e7ba      	b.n	800b2d0 <_dtoa_r+0x9f0>
 800b35a:	2201      	movs	r2, #1
 800b35c:	e7e1      	b.n	800b322 <_dtoa_r+0xa42>
 800b35e:	9b05      	ldr	r3, [sp, #20]
 800b360:	2b00      	cmp	r3, #0
 800b362:	db04      	blt.n	800b36e <_dtoa_r+0xa8e>
 800b364:	9907      	ldr	r1, [sp, #28]
 800b366:	430b      	orrs	r3, r1
 800b368:	9906      	ldr	r1, [sp, #24]
 800b36a:	430b      	orrs	r3, r1
 800b36c:	d120      	bne.n	800b3b0 <_dtoa_r+0xad0>
 800b36e:	2a00      	cmp	r2, #0
 800b370:	dded      	ble.n	800b34e <_dtoa_r+0xa6e>
 800b372:	4651      	mov	r1, sl
 800b374:	2201      	movs	r2, #1
 800b376:	4620      	mov	r0, r4
 800b378:	f000 fbb4 	bl	800bae4 <__lshift>
 800b37c:	4631      	mov	r1, r6
 800b37e:	4682      	mov	sl, r0
 800b380:	f000 fc1c 	bl	800bbbc <__mcmp>
 800b384:	2800      	cmp	r0, #0
 800b386:	dc03      	bgt.n	800b390 <_dtoa_r+0xab0>
 800b388:	d1e1      	bne.n	800b34e <_dtoa_r+0xa6e>
 800b38a:	f019 0f01 	tst.w	r9, #1
 800b38e:	d0de      	beq.n	800b34e <_dtoa_r+0xa6e>
 800b390:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b394:	d1d8      	bne.n	800b348 <_dtoa_r+0xa68>
 800b396:	9a01      	ldr	r2, [sp, #4]
 800b398:	2339      	movs	r3, #57	; 0x39
 800b39a:	7013      	strb	r3, [r2, #0]
 800b39c:	462b      	mov	r3, r5
 800b39e:	461d      	mov	r5, r3
 800b3a0:	3b01      	subs	r3, #1
 800b3a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b3a6:	2a39      	cmp	r2, #57	; 0x39
 800b3a8:	d06c      	beq.n	800b484 <_dtoa_r+0xba4>
 800b3aa:	3201      	adds	r2, #1
 800b3ac:	701a      	strb	r2, [r3, #0]
 800b3ae:	e747      	b.n	800b240 <_dtoa_r+0x960>
 800b3b0:	2a00      	cmp	r2, #0
 800b3b2:	dd07      	ble.n	800b3c4 <_dtoa_r+0xae4>
 800b3b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3b8:	d0ed      	beq.n	800b396 <_dtoa_r+0xab6>
 800b3ba:	9a01      	ldr	r2, [sp, #4]
 800b3bc:	f109 0301 	add.w	r3, r9, #1
 800b3c0:	7013      	strb	r3, [r2, #0]
 800b3c2:	e73d      	b.n	800b240 <_dtoa_r+0x960>
 800b3c4:	9b04      	ldr	r3, [sp, #16]
 800b3c6:	9a08      	ldr	r2, [sp, #32]
 800b3c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d043      	beq.n	800b458 <_dtoa_r+0xb78>
 800b3d0:	4651      	mov	r1, sl
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	220a      	movs	r2, #10
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	f000 f9d6 	bl	800b788 <__multadd>
 800b3dc:	45b8      	cmp	r8, r7
 800b3de:	4682      	mov	sl, r0
 800b3e0:	f04f 0300 	mov.w	r3, #0
 800b3e4:	f04f 020a 	mov.w	r2, #10
 800b3e8:	4641      	mov	r1, r8
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	d107      	bne.n	800b3fe <_dtoa_r+0xb1e>
 800b3ee:	f000 f9cb 	bl	800b788 <__multadd>
 800b3f2:	4680      	mov	r8, r0
 800b3f4:	4607      	mov	r7, r0
 800b3f6:	9b04      	ldr	r3, [sp, #16]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	9304      	str	r3, [sp, #16]
 800b3fc:	e775      	b.n	800b2ea <_dtoa_r+0xa0a>
 800b3fe:	f000 f9c3 	bl	800b788 <__multadd>
 800b402:	4639      	mov	r1, r7
 800b404:	4680      	mov	r8, r0
 800b406:	2300      	movs	r3, #0
 800b408:	220a      	movs	r2, #10
 800b40a:	4620      	mov	r0, r4
 800b40c:	f000 f9bc 	bl	800b788 <__multadd>
 800b410:	4607      	mov	r7, r0
 800b412:	e7f0      	b.n	800b3f6 <_dtoa_r+0xb16>
 800b414:	9b04      	ldr	r3, [sp, #16]
 800b416:	9301      	str	r3, [sp, #4]
 800b418:	9d00      	ldr	r5, [sp, #0]
 800b41a:	4631      	mov	r1, r6
 800b41c:	4650      	mov	r0, sl
 800b41e:	f7ff f9d7 	bl	800a7d0 <quorem>
 800b422:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b426:	9b00      	ldr	r3, [sp, #0]
 800b428:	f805 9b01 	strb.w	r9, [r5], #1
 800b42c:	1aea      	subs	r2, r5, r3
 800b42e:	9b01      	ldr	r3, [sp, #4]
 800b430:	4293      	cmp	r3, r2
 800b432:	dd07      	ble.n	800b444 <_dtoa_r+0xb64>
 800b434:	4651      	mov	r1, sl
 800b436:	2300      	movs	r3, #0
 800b438:	220a      	movs	r2, #10
 800b43a:	4620      	mov	r0, r4
 800b43c:	f000 f9a4 	bl	800b788 <__multadd>
 800b440:	4682      	mov	sl, r0
 800b442:	e7ea      	b.n	800b41a <_dtoa_r+0xb3a>
 800b444:	9b01      	ldr	r3, [sp, #4]
 800b446:	2b00      	cmp	r3, #0
 800b448:	bfc8      	it	gt
 800b44a:	461d      	movgt	r5, r3
 800b44c:	9b00      	ldr	r3, [sp, #0]
 800b44e:	bfd8      	it	le
 800b450:	2501      	movle	r5, #1
 800b452:	441d      	add	r5, r3
 800b454:	f04f 0800 	mov.w	r8, #0
 800b458:	4651      	mov	r1, sl
 800b45a:	2201      	movs	r2, #1
 800b45c:	4620      	mov	r0, r4
 800b45e:	f000 fb41 	bl	800bae4 <__lshift>
 800b462:	4631      	mov	r1, r6
 800b464:	4682      	mov	sl, r0
 800b466:	f000 fba9 	bl	800bbbc <__mcmp>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	dc96      	bgt.n	800b39c <_dtoa_r+0xabc>
 800b46e:	d102      	bne.n	800b476 <_dtoa_r+0xb96>
 800b470:	f019 0f01 	tst.w	r9, #1
 800b474:	d192      	bne.n	800b39c <_dtoa_r+0xabc>
 800b476:	462b      	mov	r3, r5
 800b478:	461d      	mov	r5, r3
 800b47a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b47e:	2a30      	cmp	r2, #48	; 0x30
 800b480:	d0fa      	beq.n	800b478 <_dtoa_r+0xb98>
 800b482:	e6dd      	b.n	800b240 <_dtoa_r+0x960>
 800b484:	9a00      	ldr	r2, [sp, #0]
 800b486:	429a      	cmp	r2, r3
 800b488:	d189      	bne.n	800b39e <_dtoa_r+0xabe>
 800b48a:	f10b 0b01 	add.w	fp, fp, #1
 800b48e:	2331      	movs	r3, #49	; 0x31
 800b490:	e796      	b.n	800b3c0 <_dtoa_r+0xae0>
 800b492:	4b0a      	ldr	r3, [pc, #40]	; (800b4bc <_dtoa_r+0xbdc>)
 800b494:	f7ff ba99 	b.w	800a9ca <_dtoa_r+0xea>
 800b498:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f47f aa6d 	bne.w	800a97a <_dtoa_r+0x9a>
 800b4a0:	4b07      	ldr	r3, [pc, #28]	; (800b4c0 <_dtoa_r+0xbe0>)
 800b4a2:	f7ff ba92 	b.w	800a9ca <_dtoa_r+0xea>
 800b4a6:	9b01      	ldr	r3, [sp, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	dcb5      	bgt.n	800b418 <_dtoa_r+0xb38>
 800b4ac:	9b07      	ldr	r3, [sp, #28]
 800b4ae:	2b02      	cmp	r3, #2
 800b4b0:	f73f aeb1 	bgt.w	800b216 <_dtoa_r+0x936>
 800b4b4:	e7b0      	b.n	800b418 <_dtoa_r+0xb38>
 800b4b6:	bf00      	nop
 800b4b8:	0800de80 	.word	0x0800de80
 800b4bc:	0800dde0 	.word	0x0800dde0
 800b4c0:	0800de04 	.word	0x0800de04

0800b4c4 <_free_r>:
 800b4c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4c6:	2900      	cmp	r1, #0
 800b4c8:	d044      	beq.n	800b554 <_free_r+0x90>
 800b4ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4ce:	9001      	str	r0, [sp, #4]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	f1a1 0404 	sub.w	r4, r1, #4
 800b4d6:	bfb8      	it	lt
 800b4d8:	18e4      	addlt	r4, r4, r3
 800b4da:	f000 f8e7 	bl	800b6ac <__malloc_lock>
 800b4de:	4a1e      	ldr	r2, [pc, #120]	; (800b558 <_free_r+0x94>)
 800b4e0:	9801      	ldr	r0, [sp, #4]
 800b4e2:	6813      	ldr	r3, [r2, #0]
 800b4e4:	b933      	cbnz	r3, 800b4f4 <_free_r+0x30>
 800b4e6:	6063      	str	r3, [r4, #4]
 800b4e8:	6014      	str	r4, [r2, #0]
 800b4ea:	b003      	add	sp, #12
 800b4ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4f0:	f000 b8e2 	b.w	800b6b8 <__malloc_unlock>
 800b4f4:	42a3      	cmp	r3, r4
 800b4f6:	d908      	bls.n	800b50a <_free_r+0x46>
 800b4f8:	6825      	ldr	r5, [r4, #0]
 800b4fa:	1961      	adds	r1, r4, r5
 800b4fc:	428b      	cmp	r3, r1
 800b4fe:	bf01      	itttt	eq
 800b500:	6819      	ldreq	r1, [r3, #0]
 800b502:	685b      	ldreq	r3, [r3, #4]
 800b504:	1949      	addeq	r1, r1, r5
 800b506:	6021      	streq	r1, [r4, #0]
 800b508:	e7ed      	b.n	800b4e6 <_free_r+0x22>
 800b50a:	461a      	mov	r2, r3
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	b10b      	cbz	r3, 800b514 <_free_r+0x50>
 800b510:	42a3      	cmp	r3, r4
 800b512:	d9fa      	bls.n	800b50a <_free_r+0x46>
 800b514:	6811      	ldr	r1, [r2, #0]
 800b516:	1855      	adds	r5, r2, r1
 800b518:	42a5      	cmp	r5, r4
 800b51a:	d10b      	bne.n	800b534 <_free_r+0x70>
 800b51c:	6824      	ldr	r4, [r4, #0]
 800b51e:	4421      	add	r1, r4
 800b520:	1854      	adds	r4, r2, r1
 800b522:	42a3      	cmp	r3, r4
 800b524:	6011      	str	r1, [r2, #0]
 800b526:	d1e0      	bne.n	800b4ea <_free_r+0x26>
 800b528:	681c      	ldr	r4, [r3, #0]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	6053      	str	r3, [r2, #4]
 800b52e:	440c      	add	r4, r1
 800b530:	6014      	str	r4, [r2, #0]
 800b532:	e7da      	b.n	800b4ea <_free_r+0x26>
 800b534:	d902      	bls.n	800b53c <_free_r+0x78>
 800b536:	230c      	movs	r3, #12
 800b538:	6003      	str	r3, [r0, #0]
 800b53a:	e7d6      	b.n	800b4ea <_free_r+0x26>
 800b53c:	6825      	ldr	r5, [r4, #0]
 800b53e:	1961      	adds	r1, r4, r5
 800b540:	428b      	cmp	r3, r1
 800b542:	bf04      	itt	eq
 800b544:	6819      	ldreq	r1, [r3, #0]
 800b546:	685b      	ldreq	r3, [r3, #4]
 800b548:	6063      	str	r3, [r4, #4]
 800b54a:	bf04      	itt	eq
 800b54c:	1949      	addeq	r1, r1, r5
 800b54e:	6021      	streq	r1, [r4, #0]
 800b550:	6054      	str	r4, [r2, #4]
 800b552:	e7ca      	b.n	800b4ea <_free_r+0x26>
 800b554:	b003      	add	sp, #12
 800b556:	bd30      	pop	{r4, r5, pc}
 800b558:	20001d74 	.word	0x20001d74

0800b55c <malloc>:
 800b55c:	4b02      	ldr	r3, [pc, #8]	; (800b568 <malloc+0xc>)
 800b55e:	4601      	mov	r1, r0
 800b560:	6818      	ldr	r0, [r3, #0]
 800b562:	f000 b823 	b.w	800b5ac <_malloc_r>
 800b566:	bf00      	nop
 800b568:	20000174 	.word	0x20000174

0800b56c <sbrk_aligned>:
 800b56c:	b570      	push	{r4, r5, r6, lr}
 800b56e:	4e0e      	ldr	r6, [pc, #56]	; (800b5a8 <sbrk_aligned+0x3c>)
 800b570:	460c      	mov	r4, r1
 800b572:	6831      	ldr	r1, [r6, #0]
 800b574:	4605      	mov	r5, r0
 800b576:	b911      	cbnz	r1, 800b57e <sbrk_aligned+0x12>
 800b578:	f000 fe96 	bl	800c2a8 <_sbrk_r>
 800b57c:	6030      	str	r0, [r6, #0]
 800b57e:	4621      	mov	r1, r4
 800b580:	4628      	mov	r0, r5
 800b582:	f000 fe91 	bl	800c2a8 <_sbrk_r>
 800b586:	1c43      	adds	r3, r0, #1
 800b588:	d00a      	beq.n	800b5a0 <sbrk_aligned+0x34>
 800b58a:	1cc4      	adds	r4, r0, #3
 800b58c:	f024 0403 	bic.w	r4, r4, #3
 800b590:	42a0      	cmp	r0, r4
 800b592:	d007      	beq.n	800b5a4 <sbrk_aligned+0x38>
 800b594:	1a21      	subs	r1, r4, r0
 800b596:	4628      	mov	r0, r5
 800b598:	f000 fe86 	bl	800c2a8 <_sbrk_r>
 800b59c:	3001      	adds	r0, #1
 800b59e:	d101      	bne.n	800b5a4 <sbrk_aligned+0x38>
 800b5a0:	f04f 34ff 	mov.w	r4, #4294967295
 800b5a4:	4620      	mov	r0, r4
 800b5a6:	bd70      	pop	{r4, r5, r6, pc}
 800b5a8:	20001d78 	.word	0x20001d78

0800b5ac <_malloc_r>:
 800b5ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5b0:	1ccd      	adds	r5, r1, #3
 800b5b2:	f025 0503 	bic.w	r5, r5, #3
 800b5b6:	3508      	adds	r5, #8
 800b5b8:	2d0c      	cmp	r5, #12
 800b5ba:	bf38      	it	cc
 800b5bc:	250c      	movcc	r5, #12
 800b5be:	2d00      	cmp	r5, #0
 800b5c0:	4607      	mov	r7, r0
 800b5c2:	db01      	blt.n	800b5c8 <_malloc_r+0x1c>
 800b5c4:	42a9      	cmp	r1, r5
 800b5c6:	d905      	bls.n	800b5d4 <_malloc_r+0x28>
 800b5c8:	230c      	movs	r3, #12
 800b5ca:	603b      	str	r3, [r7, #0]
 800b5cc:	2600      	movs	r6, #0
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b6a8 <_malloc_r+0xfc>
 800b5d8:	f000 f868 	bl	800b6ac <__malloc_lock>
 800b5dc:	f8d8 3000 	ldr.w	r3, [r8]
 800b5e0:	461c      	mov	r4, r3
 800b5e2:	bb5c      	cbnz	r4, 800b63c <_malloc_r+0x90>
 800b5e4:	4629      	mov	r1, r5
 800b5e6:	4638      	mov	r0, r7
 800b5e8:	f7ff ffc0 	bl	800b56c <sbrk_aligned>
 800b5ec:	1c43      	adds	r3, r0, #1
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	d155      	bne.n	800b69e <_malloc_r+0xf2>
 800b5f2:	f8d8 4000 	ldr.w	r4, [r8]
 800b5f6:	4626      	mov	r6, r4
 800b5f8:	2e00      	cmp	r6, #0
 800b5fa:	d145      	bne.n	800b688 <_malloc_r+0xdc>
 800b5fc:	2c00      	cmp	r4, #0
 800b5fe:	d048      	beq.n	800b692 <_malloc_r+0xe6>
 800b600:	6823      	ldr	r3, [r4, #0]
 800b602:	4631      	mov	r1, r6
 800b604:	4638      	mov	r0, r7
 800b606:	eb04 0903 	add.w	r9, r4, r3
 800b60a:	f000 fe4d 	bl	800c2a8 <_sbrk_r>
 800b60e:	4581      	cmp	r9, r0
 800b610:	d13f      	bne.n	800b692 <_malloc_r+0xe6>
 800b612:	6821      	ldr	r1, [r4, #0]
 800b614:	1a6d      	subs	r5, r5, r1
 800b616:	4629      	mov	r1, r5
 800b618:	4638      	mov	r0, r7
 800b61a:	f7ff ffa7 	bl	800b56c <sbrk_aligned>
 800b61e:	3001      	adds	r0, #1
 800b620:	d037      	beq.n	800b692 <_malloc_r+0xe6>
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	442b      	add	r3, r5
 800b626:	6023      	str	r3, [r4, #0]
 800b628:	f8d8 3000 	ldr.w	r3, [r8]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d038      	beq.n	800b6a2 <_malloc_r+0xf6>
 800b630:	685a      	ldr	r2, [r3, #4]
 800b632:	42a2      	cmp	r2, r4
 800b634:	d12b      	bne.n	800b68e <_malloc_r+0xe2>
 800b636:	2200      	movs	r2, #0
 800b638:	605a      	str	r2, [r3, #4]
 800b63a:	e00f      	b.n	800b65c <_malloc_r+0xb0>
 800b63c:	6822      	ldr	r2, [r4, #0]
 800b63e:	1b52      	subs	r2, r2, r5
 800b640:	d41f      	bmi.n	800b682 <_malloc_r+0xd6>
 800b642:	2a0b      	cmp	r2, #11
 800b644:	d917      	bls.n	800b676 <_malloc_r+0xca>
 800b646:	1961      	adds	r1, r4, r5
 800b648:	42a3      	cmp	r3, r4
 800b64a:	6025      	str	r5, [r4, #0]
 800b64c:	bf18      	it	ne
 800b64e:	6059      	strne	r1, [r3, #4]
 800b650:	6863      	ldr	r3, [r4, #4]
 800b652:	bf08      	it	eq
 800b654:	f8c8 1000 	streq.w	r1, [r8]
 800b658:	5162      	str	r2, [r4, r5]
 800b65a:	604b      	str	r3, [r1, #4]
 800b65c:	4638      	mov	r0, r7
 800b65e:	f104 060b 	add.w	r6, r4, #11
 800b662:	f000 f829 	bl	800b6b8 <__malloc_unlock>
 800b666:	f026 0607 	bic.w	r6, r6, #7
 800b66a:	1d23      	adds	r3, r4, #4
 800b66c:	1af2      	subs	r2, r6, r3
 800b66e:	d0ae      	beq.n	800b5ce <_malloc_r+0x22>
 800b670:	1b9b      	subs	r3, r3, r6
 800b672:	50a3      	str	r3, [r4, r2]
 800b674:	e7ab      	b.n	800b5ce <_malloc_r+0x22>
 800b676:	42a3      	cmp	r3, r4
 800b678:	6862      	ldr	r2, [r4, #4]
 800b67a:	d1dd      	bne.n	800b638 <_malloc_r+0x8c>
 800b67c:	f8c8 2000 	str.w	r2, [r8]
 800b680:	e7ec      	b.n	800b65c <_malloc_r+0xb0>
 800b682:	4623      	mov	r3, r4
 800b684:	6864      	ldr	r4, [r4, #4]
 800b686:	e7ac      	b.n	800b5e2 <_malloc_r+0x36>
 800b688:	4634      	mov	r4, r6
 800b68a:	6876      	ldr	r6, [r6, #4]
 800b68c:	e7b4      	b.n	800b5f8 <_malloc_r+0x4c>
 800b68e:	4613      	mov	r3, r2
 800b690:	e7cc      	b.n	800b62c <_malloc_r+0x80>
 800b692:	230c      	movs	r3, #12
 800b694:	603b      	str	r3, [r7, #0]
 800b696:	4638      	mov	r0, r7
 800b698:	f000 f80e 	bl	800b6b8 <__malloc_unlock>
 800b69c:	e797      	b.n	800b5ce <_malloc_r+0x22>
 800b69e:	6025      	str	r5, [r4, #0]
 800b6a0:	e7dc      	b.n	800b65c <_malloc_r+0xb0>
 800b6a2:	605b      	str	r3, [r3, #4]
 800b6a4:	deff      	udf	#255	; 0xff
 800b6a6:	bf00      	nop
 800b6a8:	20001d74 	.word	0x20001d74

0800b6ac <__malloc_lock>:
 800b6ac:	4801      	ldr	r0, [pc, #4]	; (800b6b4 <__malloc_lock+0x8>)
 800b6ae:	f7ff b87f 	b.w	800a7b0 <__retarget_lock_acquire_recursive>
 800b6b2:	bf00      	nop
 800b6b4:	20001d70 	.word	0x20001d70

0800b6b8 <__malloc_unlock>:
 800b6b8:	4801      	ldr	r0, [pc, #4]	; (800b6c0 <__malloc_unlock+0x8>)
 800b6ba:	f7ff b87a 	b.w	800a7b2 <__retarget_lock_release_recursive>
 800b6be:	bf00      	nop
 800b6c0:	20001d70 	.word	0x20001d70

0800b6c4 <_Balloc>:
 800b6c4:	b570      	push	{r4, r5, r6, lr}
 800b6c6:	69c6      	ldr	r6, [r0, #28]
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	460d      	mov	r5, r1
 800b6cc:	b976      	cbnz	r6, 800b6ec <_Balloc+0x28>
 800b6ce:	2010      	movs	r0, #16
 800b6d0:	f7ff ff44 	bl	800b55c <malloc>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	61e0      	str	r0, [r4, #28]
 800b6d8:	b920      	cbnz	r0, 800b6e4 <_Balloc+0x20>
 800b6da:	4b18      	ldr	r3, [pc, #96]	; (800b73c <_Balloc+0x78>)
 800b6dc:	4818      	ldr	r0, [pc, #96]	; (800b740 <_Balloc+0x7c>)
 800b6de:	216b      	movs	r1, #107	; 0x6b
 800b6e0:	f000 fdf2 	bl	800c2c8 <__assert_func>
 800b6e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6e8:	6006      	str	r6, [r0, #0]
 800b6ea:	60c6      	str	r6, [r0, #12]
 800b6ec:	69e6      	ldr	r6, [r4, #28]
 800b6ee:	68f3      	ldr	r3, [r6, #12]
 800b6f0:	b183      	cbz	r3, 800b714 <_Balloc+0x50>
 800b6f2:	69e3      	ldr	r3, [r4, #28]
 800b6f4:	68db      	ldr	r3, [r3, #12]
 800b6f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6fa:	b9b8      	cbnz	r0, 800b72c <_Balloc+0x68>
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	fa01 f605 	lsl.w	r6, r1, r5
 800b702:	1d72      	adds	r2, r6, #5
 800b704:	0092      	lsls	r2, r2, #2
 800b706:	4620      	mov	r0, r4
 800b708:	f000 fdfc 	bl	800c304 <_calloc_r>
 800b70c:	b160      	cbz	r0, 800b728 <_Balloc+0x64>
 800b70e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b712:	e00e      	b.n	800b732 <_Balloc+0x6e>
 800b714:	2221      	movs	r2, #33	; 0x21
 800b716:	2104      	movs	r1, #4
 800b718:	4620      	mov	r0, r4
 800b71a:	f000 fdf3 	bl	800c304 <_calloc_r>
 800b71e:	69e3      	ldr	r3, [r4, #28]
 800b720:	60f0      	str	r0, [r6, #12]
 800b722:	68db      	ldr	r3, [r3, #12]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d1e4      	bne.n	800b6f2 <_Balloc+0x2e>
 800b728:	2000      	movs	r0, #0
 800b72a:	bd70      	pop	{r4, r5, r6, pc}
 800b72c:	6802      	ldr	r2, [r0, #0]
 800b72e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b732:	2300      	movs	r3, #0
 800b734:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b738:	e7f7      	b.n	800b72a <_Balloc+0x66>
 800b73a:	bf00      	nop
 800b73c:	0800de11 	.word	0x0800de11
 800b740:	0800de91 	.word	0x0800de91

0800b744 <_Bfree>:
 800b744:	b570      	push	{r4, r5, r6, lr}
 800b746:	69c6      	ldr	r6, [r0, #28]
 800b748:	4605      	mov	r5, r0
 800b74a:	460c      	mov	r4, r1
 800b74c:	b976      	cbnz	r6, 800b76c <_Bfree+0x28>
 800b74e:	2010      	movs	r0, #16
 800b750:	f7ff ff04 	bl	800b55c <malloc>
 800b754:	4602      	mov	r2, r0
 800b756:	61e8      	str	r0, [r5, #28]
 800b758:	b920      	cbnz	r0, 800b764 <_Bfree+0x20>
 800b75a:	4b09      	ldr	r3, [pc, #36]	; (800b780 <_Bfree+0x3c>)
 800b75c:	4809      	ldr	r0, [pc, #36]	; (800b784 <_Bfree+0x40>)
 800b75e:	218f      	movs	r1, #143	; 0x8f
 800b760:	f000 fdb2 	bl	800c2c8 <__assert_func>
 800b764:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b768:	6006      	str	r6, [r0, #0]
 800b76a:	60c6      	str	r6, [r0, #12]
 800b76c:	b13c      	cbz	r4, 800b77e <_Bfree+0x3a>
 800b76e:	69eb      	ldr	r3, [r5, #28]
 800b770:	6862      	ldr	r2, [r4, #4]
 800b772:	68db      	ldr	r3, [r3, #12]
 800b774:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b778:	6021      	str	r1, [r4, #0]
 800b77a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b77e:	bd70      	pop	{r4, r5, r6, pc}
 800b780:	0800de11 	.word	0x0800de11
 800b784:	0800de91 	.word	0x0800de91

0800b788 <__multadd>:
 800b788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b78c:	690d      	ldr	r5, [r1, #16]
 800b78e:	4607      	mov	r7, r0
 800b790:	460c      	mov	r4, r1
 800b792:	461e      	mov	r6, r3
 800b794:	f101 0c14 	add.w	ip, r1, #20
 800b798:	2000      	movs	r0, #0
 800b79a:	f8dc 3000 	ldr.w	r3, [ip]
 800b79e:	b299      	uxth	r1, r3
 800b7a0:	fb02 6101 	mla	r1, r2, r1, r6
 800b7a4:	0c1e      	lsrs	r6, r3, #16
 800b7a6:	0c0b      	lsrs	r3, r1, #16
 800b7a8:	fb02 3306 	mla	r3, r2, r6, r3
 800b7ac:	b289      	uxth	r1, r1
 800b7ae:	3001      	adds	r0, #1
 800b7b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7b4:	4285      	cmp	r5, r0
 800b7b6:	f84c 1b04 	str.w	r1, [ip], #4
 800b7ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7be:	dcec      	bgt.n	800b79a <__multadd+0x12>
 800b7c0:	b30e      	cbz	r6, 800b806 <__multadd+0x7e>
 800b7c2:	68a3      	ldr	r3, [r4, #8]
 800b7c4:	42ab      	cmp	r3, r5
 800b7c6:	dc19      	bgt.n	800b7fc <__multadd+0x74>
 800b7c8:	6861      	ldr	r1, [r4, #4]
 800b7ca:	4638      	mov	r0, r7
 800b7cc:	3101      	adds	r1, #1
 800b7ce:	f7ff ff79 	bl	800b6c4 <_Balloc>
 800b7d2:	4680      	mov	r8, r0
 800b7d4:	b928      	cbnz	r0, 800b7e2 <__multadd+0x5a>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	4b0c      	ldr	r3, [pc, #48]	; (800b80c <__multadd+0x84>)
 800b7da:	480d      	ldr	r0, [pc, #52]	; (800b810 <__multadd+0x88>)
 800b7dc:	21ba      	movs	r1, #186	; 0xba
 800b7de:	f000 fd73 	bl	800c2c8 <__assert_func>
 800b7e2:	6922      	ldr	r2, [r4, #16]
 800b7e4:	3202      	adds	r2, #2
 800b7e6:	f104 010c 	add.w	r1, r4, #12
 800b7ea:	0092      	lsls	r2, r2, #2
 800b7ec:	300c      	adds	r0, #12
 800b7ee:	f7fe ffe1 	bl	800a7b4 <memcpy>
 800b7f2:	4621      	mov	r1, r4
 800b7f4:	4638      	mov	r0, r7
 800b7f6:	f7ff ffa5 	bl	800b744 <_Bfree>
 800b7fa:	4644      	mov	r4, r8
 800b7fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b800:	3501      	adds	r5, #1
 800b802:	615e      	str	r6, [r3, #20]
 800b804:	6125      	str	r5, [r4, #16]
 800b806:	4620      	mov	r0, r4
 800b808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b80c:	0800de80 	.word	0x0800de80
 800b810:	0800de91 	.word	0x0800de91

0800b814 <__hi0bits>:
 800b814:	0c03      	lsrs	r3, r0, #16
 800b816:	041b      	lsls	r3, r3, #16
 800b818:	b9d3      	cbnz	r3, 800b850 <__hi0bits+0x3c>
 800b81a:	0400      	lsls	r0, r0, #16
 800b81c:	2310      	movs	r3, #16
 800b81e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b822:	bf04      	itt	eq
 800b824:	0200      	lsleq	r0, r0, #8
 800b826:	3308      	addeq	r3, #8
 800b828:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b82c:	bf04      	itt	eq
 800b82e:	0100      	lsleq	r0, r0, #4
 800b830:	3304      	addeq	r3, #4
 800b832:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b836:	bf04      	itt	eq
 800b838:	0080      	lsleq	r0, r0, #2
 800b83a:	3302      	addeq	r3, #2
 800b83c:	2800      	cmp	r0, #0
 800b83e:	db05      	blt.n	800b84c <__hi0bits+0x38>
 800b840:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b844:	f103 0301 	add.w	r3, r3, #1
 800b848:	bf08      	it	eq
 800b84a:	2320      	moveq	r3, #32
 800b84c:	4618      	mov	r0, r3
 800b84e:	4770      	bx	lr
 800b850:	2300      	movs	r3, #0
 800b852:	e7e4      	b.n	800b81e <__hi0bits+0xa>

0800b854 <__lo0bits>:
 800b854:	6803      	ldr	r3, [r0, #0]
 800b856:	f013 0207 	ands.w	r2, r3, #7
 800b85a:	d00c      	beq.n	800b876 <__lo0bits+0x22>
 800b85c:	07d9      	lsls	r1, r3, #31
 800b85e:	d422      	bmi.n	800b8a6 <__lo0bits+0x52>
 800b860:	079a      	lsls	r2, r3, #30
 800b862:	bf49      	itett	mi
 800b864:	085b      	lsrmi	r3, r3, #1
 800b866:	089b      	lsrpl	r3, r3, #2
 800b868:	6003      	strmi	r3, [r0, #0]
 800b86a:	2201      	movmi	r2, #1
 800b86c:	bf5c      	itt	pl
 800b86e:	6003      	strpl	r3, [r0, #0]
 800b870:	2202      	movpl	r2, #2
 800b872:	4610      	mov	r0, r2
 800b874:	4770      	bx	lr
 800b876:	b299      	uxth	r1, r3
 800b878:	b909      	cbnz	r1, 800b87e <__lo0bits+0x2a>
 800b87a:	0c1b      	lsrs	r3, r3, #16
 800b87c:	2210      	movs	r2, #16
 800b87e:	b2d9      	uxtb	r1, r3
 800b880:	b909      	cbnz	r1, 800b886 <__lo0bits+0x32>
 800b882:	3208      	adds	r2, #8
 800b884:	0a1b      	lsrs	r3, r3, #8
 800b886:	0719      	lsls	r1, r3, #28
 800b888:	bf04      	itt	eq
 800b88a:	091b      	lsreq	r3, r3, #4
 800b88c:	3204      	addeq	r2, #4
 800b88e:	0799      	lsls	r1, r3, #30
 800b890:	bf04      	itt	eq
 800b892:	089b      	lsreq	r3, r3, #2
 800b894:	3202      	addeq	r2, #2
 800b896:	07d9      	lsls	r1, r3, #31
 800b898:	d403      	bmi.n	800b8a2 <__lo0bits+0x4e>
 800b89a:	085b      	lsrs	r3, r3, #1
 800b89c:	f102 0201 	add.w	r2, r2, #1
 800b8a0:	d003      	beq.n	800b8aa <__lo0bits+0x56>
 800b8a2:	6003      	str	r3, [r0, #0]
 800b8a4:	e7e5      	b.n	800b872 <__lo0bits+0x1e>
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	e7e3      	b.n	800b872 <__lo0bits+0x1e>
 800b8aa:	2220      	movs	r2, #32
 800b8ac:	e7e1      	b.n	800b872 <__lo0bits+0x1e>
	...

0800b8b0 <__i2b>:
 800b8b0:	b510      	push	{r4, lr}
 800b8b2:	460c      	mov	r4, r1
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	f7ff ff05 	bl	800b6c4 <_Balloc>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	b928      	cbnz	r0, 800b8ca <__i2b+0x1a>
 800b8be:	4b05      	ldr	r3, [pc, #20]	; (800b8d4 <__i2b+0x24>)
 800b8c0:	4805      	ldr	r0, [pc, #20]	; (800b8d8 <__i2b+0x28>)
 800b8c2:	f240 1145 	movw	r1, #325	; 0x145
 800b8c6:	f000 fcff 	bl	800c2c8 <__assert_func>
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	6144      	str	r4, [r0, #20]
 800b8ce:	6103      	str	r3, [r0, #16]
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0800de80 	.word	0x0800de80
 800b8d8:	0800de91 	.word	0x0800de91

0800b8dc <__multiply>:
 800b8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e0:	4691      	mov	r9, r2
 800b8e2:	690a      	ldr	r2, [r1, #16]
 800b8e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b8e8:	429a      	cmp	r2, r3
 800b8ea:	bfb8      	it	lt
 800b8ec:	460b      	movlt	r3, r1
 800b8ee:	460c      	mov	r4, r1
 800b8f0:	bfbc      	itt	lt
 800b8f2:	464c      	movlt	r4, r9
 800b8f4:	4699      	movlt	r9, r3
 800b8f6:	6927      	ldr	r7, [r4, #16]
 800b8f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b8fc:	68a3      	ldr	r3, [r4, #8]
 800b8fe:	6861      	ldr	r1, [r4, #4]
 800b900:	eb07 060a 	add.w	r6, r7, sl
 800b904:	42b3      	cmp	r3, r6
 800b906:	b085      	sub	sp, #20
 800b908:	bfb8      	it	lt
 800b90a:	3101      	addlt	r1, #1
 800b90c:	f7ff feda 	bl	800b6c4 <_Balloc>
 800b910:	b930      	cbnz	r0, 800b920 <__multiply+0x44>
 800b912:	4602      	mov	r2, r0
 800b914:	4b44      	ldr	r3, [pc, #272]	; (800ba28 <__multiply+0x14c>)
 800b916:	4845      	ldr	r0, [pc, #276]	; (800ba2c <__multiply+0x150>)
 800b918:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b91c:	f000 fcd4 	bl	800c2c8 <__assert_func>
 800b920:	f100 0514 	add.w	r5, r0, #20
 800b924:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b928:	462b      	mov	r3, r5
 800b92a:	2200      	movs	r2, #0
 800b92c:	4543      	cmp	r3, r8
 800b92e:	d321      	bcc.n	800b974 <__multiply+0x98>
 800b930:	f104 0314 	add.w	r3, r4, #20
 800b934:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b938:	f109 0314 	add.w	r3, r9, #20
 800b93c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b940:	9202      	str	r2, [sp, #8]
 800b942:	1b3a      	subs	r2, r7, r4
 800b944:	3a15      	subs	r2, #21
 800b946:	f022 0203 	bic.w	r2, r2, #3
 800b94a:	3204      	adds	r2, #4
 800b94c:	f104 0115 	add.w	r1, r4, #21
 800b950:	428f      	cmp	r7, r1
 800b952:	bf38      	it	cc
 800b954:	2204      	movcc	r2, #4
 800b956:	9201      	str	r2, [sp, #4]
 800b958:	9a02      	ldr	r2, [sp, #8]
 800b95a:	9303      	str	r3, [sp, #12]
 800b95c:	429a      	cmp	r2, r3
 800b95e:	d80c      	bhi.n	800b97a <__multiply+0x9e>
 800b960:	2e00      	cmp	r6, #0
 800b962:	dd03      	ble.n	800b96c <__multiply+0x90>
 800b964:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d05b      	beq.n	800ba24 <__multiply+0x148>
 800b96c:	6106      	str	r6, [r0, #16]
 800b96e:	b005      	add	sp, #20
 800b970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b974:	f843 2b04 	str.w	r2, [r3], #4
 800b978:	e7d8      	b.n	800b92c <__multiply+0x50>
 800b97a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b97e:	f1ba 0f00 	cmp.w	sl, #0
 800b982:	d024      	beq.n	800b9ce <__multiply+0xf2>
 800b984:	f104 0e14 	add.w	lr, r4, #20
 800b988:	46a9      	mov	r9, r5
 800b98a:	f04f 0c00 	mov.w	ip, #0
 800b98e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b992:	f8d9 1000 	ldr.w	r1, [r9]
 800b996:	fa1f fb82 	uxth.w	fp, r2
 800b99a:	b289      	uxth	r1, r1
 800b99c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b9a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b9a4:	f8d9 2000 	ldr.w	r2, [r9]
 800b9a8:	4461      	add	r1, ip
 800b9aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800b9b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b9b6:	b289      	uxth	r1, r1
 800b9b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9bc:	4577      	cmp	r7, lr
 800b9be:	f849 1b04 	str.w	r1, [r9], #4
 800b9c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9c6:	d8e2      	bhi.n	800b98e <__multiply+0xb2>
 800b9c8:	9a01      	ldr	r2, [sp, #4]
 800b9ca:	f845 c002 	str.w	ip, [r5, r2]
 800b9ce:	9a03      	ldr	r2, [sp, #12]
 800b9d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b9d4:	3304      	adds	r3, #4
 800b9d6:	f1b9 0f00 	cmp.w	r9, #0
 800b9da:	d021      	beq.n	800ba20 <__multiply+0x144>
 800b9dc:	6829      	ldr	r1, [r5, #0]
 800b9de:	f104 0c14 	add.w	ip, r4, #20
 800b9e2:	46ae      	mov	lr, r5
 800b9e4:	f04f 0a00 	mov.w	sl, #0
 800b9e8:	f8bc b000 	ldrh.w	fp, [ip]
 800b9ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b9f0:	fb09 220b 	mla	r2, r9, fp, r2
 800b9f4:	4452      	add	r2, sl
 800b9f6:	b289      	uxth	r1, r1
 800b9f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9fc:	f84e 1b04 	str.w	r1, [lr], #4
 800ba00:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ba04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba08:	f8be 1000 	ldrh.w	r1, [lr]
 800ba0c:	fb09 110a 	mla	r1, r9, sl, r1
 800ba10:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ba14:	4567      	cmp	r7, ip
 800ba16:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba1a:	d8e5      	bhi.n	800b9e8 <__multiply+0x10c>
 800ba1c:	9a01      	ldr	r2, [sp, #4]
 800ba1e:	50a9      	str	r1, [r5, r2]
 800ba20:	3504      	adds	r5, #4
 800ba22:	e799      	b.n	800b958 <__multiply+0x7c>
 800ba24:	3e01      	subs	r6, #1
 800ba26:	e79b      	b.n	800b960 <__multiply+0x84>
 800ba28:	0800de80 	.word	0x0800de80
 800ba2c:	0800de91 	.word	0x0800de91

0800ba30 <__pow5mult>:
 800ba30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba34:	4615      	mov	r5, r2
 800ba36:	f012 0203 	ands.w	r2, r2, #3
 800ba3a:	4606      	mov	r6, r0
 800ba3c:	460f      	mov	r7, r1
 800ba3e:	d007      	beq.n	800ba50 <__pow5mult+0x20>
 800ba40:	4c25      	ldr	r4, [pc, #148]	; (800bad8 <__pow5mult+0xa8>)
 800ba42:	3a01      	subs	r2, #1
 800ba44:	2300      	movs	r3, #0
 800ba46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba4a:	f7ff fe9d 	bl	800b788 <__multadd>
 800ba4e:	4607      	mov	r7, r0
 800ba50:	10ad      	asrs	r5, r5, #2
 800ba52:	d03d      	beq.n	800bad0 <__pow5mult+0xa0>
 800ba54:	69f4      	ldr	r4, [r6, #28]
 800ba56:	b97c      	cbnz	r4, 800ba78 <__pow5mult+0x48>
 800ba58:	2010      	movs	r0, #16
 800ba5a:	f7ff fd7f 	bl	800b55c <malloc>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	61f0      	str	r0, [r6, #28]
 800ba62:	b928      	cbnz	r0, 800ba70 <__pow5mult+0x40>
 800ba64:	4b1d      	ldr	r3, [pc, #116]	; (800badc <__pow5mult+0xac>)
 800ba66:	481e      	ldr	r0, [pc, #120]	; (800bae0 <__pow5mult+0xb0>)
 800ba68:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ba6c:	f000 fc2c 	bl	800c2c8 <__assert_func>
 800ba70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba74:	6004      	str	r4, [r0, #0]
 800ba76:	60c4      	str	r4, [r0, #12]
 800ba78:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ba7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba80:	b94c      	cbnz	r4, 800ba96 <__pow5mult+0x66>
 800ba82:	f240 2171 	movw	r1, #625	; 0x271
 800ba86:	4630      	mov	r0, r6
 800ba88:	f7ff ff12 	bl	800b8b0 <__i2b>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba92:	4604      	mov	r4, r0
 800ba94:	6003      	str	r3, [r0, #0]
 800ba96:	f04f 0900 	mov.w	r9, #0
 800ba9a:	07eb      	lsls	r3, r5, #31
 800ba9c:	d50a      	bpl.n	800bab4 <__pow5mult+0x84>
 800ba9e:	4639      	mov	r1, r7
 800baa0:	4622      	mov	r2, r4
 800baa2:	4630      	mov	r0, r6
 800baa4:	f7ff ff1a 	bl	800b8dc <__multiply>
 800baa8:	4639      	mov	r1, r7
 800baaa:	4680      	mov	r8, r0
 800baac:	4630      	mov	r0, r6
 800baae:	f7ff fe49 	bl	800b744 <_Bfree>
 800bab2:	4647      	mov	r7, r8
 800bab4:	106d      	asrs	r5, r5, #1
 800bab6:	d00b      	beq.n	800bad0 <__pow5mult+0xa0>
 800bab8:	6820      	ldr	r0, [r4, #0]
 800baba:	b938      	cbnz	r0, 800bacc <__pow5mult+0x9c>
 800babc:	4622      	mov	r2, r4
 800babe:	4621      	mov	r1, r4
 800bac0:	4630      	mov	r0, r6
 800bac2:	f7ff ff0b 	bl	800b8dc <__multiply>
 800bac6:	6020      	str	r0, [r4, #0]
 800bac8:	f8c0 9000 	str.w	r9, [r0]
 800bacc:	4604      	mov	r4, r0
 800bace:	e7e4      	b.n	800ba9a <__pow5mult+0x6a>
 800bad0:	4638      	mov	r0, r7
 800bad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bad6:	bf00      	nop
 800bad8:	0800dfe0 	.word	0x0800dfe0
 800badc:	0800de11 	.word	0x0800de11
 800bae0:	0800de91 	.word	0x0800de91

0800bae4 <__lshift>:
 800bae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae8:	460c      	mov	r4, r1
 800baea:	6849      	ldr	r1, [r1, #4]
 800baec:	6923      	ldr	r3, [r4, #16]
 800baee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800baf2:	68a3      	ldr	r3, [r4, #8]
 800baf4:	4607      	mov	r7, r0
 800baf6:	4691      	mov	r9, r2
 800baf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bafc:	f108 0601 	add.w	r6, r8, #1
 800bb00:	42b3      	cmp	r3, r6
 800bb02:	db0b      	blt.n	800bb1c <__lshift+0x38>
 800bb04:	4638      	mov	r0, r7
 800bb06:	f7ff fddd 	bl	800b6c4 <_Balloc>
 800bb0a:	4605      	mov	r5, r0
 800bb0c:	b948      	cbnz	r0, 800bb22 <__lshift+0x3e>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	4b28      	ldr	r3, [pc, #160]	; (800bbb4 <__lshift+0xd0>)
 800bb12:	4829      	ldr	r0, [pc, #164]	; (800bbb8 <__lshift+0xd4>)
 800bb14:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bb18:	f000 fbd6 	bl	800c2c8 <__assert_func>
 800bb1c:	3101      	adds	r1, #1
 800bb1e:	005b      	lsls	r3, r3, #1
 800bb20:	e7ee      	b.n	800bb00 <__lshift+0x1c>
 800bb22:	2300      	movs	r3, #0
 800bb24:	f100 0114 	add.w	r1, r0, #20
 800bb28:	f100 0210 	add.w	r2, r0, #16
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	4553      	cmp	r3, sl
 800bb30:	db33      	blt.n	800bb9a <__lshift+0xb6>
 800bb32:	6920      	ldr	r0, [r4, #16]
 800bb34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb38:	f104 0314 	add.w	r3, r4, #20
 800bb3c:	f019 091f 	ands.w	r9, r9, #31
 800bb40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb48:	d02b      	beq.n	800bba2 <__lshift+0xbe>
 800bb4a:	f1c9 0e20 	rsb	lr, r9, #32
 800bb4e:	468a      	mov	sl, r1
 800bb50:	2200      	movs	r2, #0
 800bb52:	6818      	ldr	r0, [r3, #0]
 800bb54:	fa00 f009 	lsl.w	r0, r0, r9
 800bb58:	4310      	orrs	r0, r2
 800bb5a:	f84a 0b04 	str.w	r0, [sl], #4
 800bb5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb62:	459c      	cmp	ip, r3
 800bb64:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb68:	d8f3      	bhi.n	800bb52 <__lshift+0x6e>
 800bb6a:	ebac 0304 	sub.w	r3, ip, r4
 800bb6e:	3b15      	subs	r3, #21
 800bb70:	f023 0303 	bic.w	r3, r3, #3
 800bb74:	3304      	adds	r3, #4
 800bb76:	f104 0015 	add.w	r0, r4, #21
 800bb7a:	4584      	cmp	ip, r0
 800bb7c:	bf38      	it	cc
 800bb7e:	2304      	movcc	r3, #4
 800bb80:	50ca      	str	r2, [r1, r3]
 800bb82:	b10a      	cbz	r2, 800bb88 <__lshift+0xa4>
 800bb84:	f108 0602 	add.w	r6, r8, #2
 800bb88:	3e01      	subs	r6, #1
 800bb8a:	4638      	mov	r0, r7
 800bb8c:	612e      	str	r6, [r5, #16]
 800bb8e:	4621      	mov	r1, r4
 800bb90:	f7ff fdd8 	bl	800b744 <_Bfree>
 800bb94:	4628      	mov	r0, r5
 800bb96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb9e:	3301      	adds	r3, #1
 800bba0:	e7c5      	b.n	800bb2e <__lshift+0x4a>
 800bba2:	3904      	subs	r1, #4
 800bba4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bba8:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbac:	459c      	cmp	ip, r3
 800bbae:	d8f9      	bhi.n	800bba4 <__lshift+0xc0>
 800bbb0:	e7ea      	b.n	800bb88 <__lshift+0xa4>
 800bbb2:	bf00      	nop
 800bbb4:	0800de80 	.word	0x0800de80
 800bbb8:	0800de91 	.word	0x0800de91

0800bbbc <__mcmp>:
 800bbbc:	b530      	push	{r4, r5, lr}
 800bbbe:	6902      	ldr	r2, [r0, #16]
 800bbc0:	690c      	ldr	r4, [r1, #16]
 800bbc2:	1b12      	subs	r2, r2, r4
 800bbc4:	d10e      	bne.n	800bbe4 <__mcmp+0x28>
 800bbc6:	f100 0314 	add.w	r3, r0, #20
 800bbca:	3114      	adds	r1, #20
 800bbcc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bbd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bbd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bbd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bbdc:	42a5      	cmp	r5, r4
 800bbde:	d003      	beq.n	800bbe8 <__mcmp+0x2c>
 800bbe0:	d305      	bcc.n	800bbee <__mcmp+0x32>
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	4610      	mov	r0, r2
 800bbe6:	bd30      	pop	{r4, r5, pc}
 800bbe8:	4283      	cmp	r3, r0
 800bbea:	d3f3      	bcc.n	800bbd4 <__mcmp+0x18>
 800bbec:	e7fa      	b.n	800bbe4 <__mcmp+0x28>
 800bbee:	f04f 32ff 	mov.w	r2, #4294967295
 800bbf2:	e7f7      	b.n	800bbe4 <__mcmp+0x28>

0800bbf4 <__mdiff>:
 800bbf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf8:	460c      	mov	r4, r1
 800bbfa:	4606      	mov	r6, r0
 800bbfc:	4611      	mov	r1, r2
 800bbfe:	4620      	mov	r0, r4
 800bc00:	4690      	mov	r8, r2
 800bc02:	f7ff ffdb 	bl	800bbbc <__mcmp>
 800bc06:	1e05      	subs	r5, r0, #0
 800bc08:	d110      	bne.n	800bc2c <__mdiff+0x38>
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	4630      	mov	r0, r6
 800bc0e:	f7ff fd59 	bl	800b6c4 <_Balloc>
 800bc12:	b930      	cbnz	r0, 800bc22 <__mdiff+0x2e>
 800bc14:	4b3a      	ldr	r3, [pc, #232]	; (800bd00 <__mdiff+0x10c>)
 800bc16:	4602      	mov	r2, r0
 800bc18:	f240 2137 	movw	r1, #567	; 0x237
 800bc1c:	4839      	ldr	r0, [pc, #228]	; (800bd04 <__mdiff+0x110>)
 800bc1e:	f000 fb53 	bl	800c2c8 <__assert_func>
 800bc22:	2301      	movs	r3, #1
 800bc24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2c:	bfa4      	itt	ge
 800bc2e:	4643      	movge	r3, r8
 800bc30:	46a0      	movge	r8, r4
 800bc32:	4630      	mov	r0, r6
 800bc34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bc38:	bfa6      	itte	ge
 800bc3a:	461c      	movge	r4, r3
 800bc3c:	2500      	movge	r5, #0
 800bc3e:	2501      	movlt	r5, #1
 800bc40:	f7ff fd40 	bl	800b6c4 <_Balloc>
 800bc44:	b920      	cbnz	r0, 800bc50 <__mdiff+0x5c>
 800bc46:	4b2e      	ldr	r3, [pc, #184]	; (800bd00 <__mdiff+0x10c>)
 800bc48:	4602      	mov	r2, r0
 800bc4a:	f240 2145 	movw	r1, #581	; 0x245
 800bc4e:	e7e5      	b.n	800bc1c <__mdiff+0x28>
 800bc50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bc54:	6926      	ldr	r6, [r4, #16]
 800bc56:	60c5      	str	r5, [r0, #12]
 800bc58:	f104 0914 	add.w	r9, r4, #20
 800bc5c:	f108 0514 	add.w	r5, r8, #20
 800bc60:	f100 0e14 	add.w	lr, r0, #20
 800bc64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bc68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc6c:	f108 0210 	add.w	r2, r8, #16
 800bc70:	46f2      	mov	sl, lr
 800bc72:	2100      	movs	r1, #0
 800bc74:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bc7c:	fa11 f88b 	uxtah	r8, r1, fp
 800bc80:	b299      	uxth	r1, r3
 800bc82:	0c1b      	lsrs	r3, r3, #16
 800bc84:	eba8 0801 	sub.w	r8, r8, r1
 800bc88:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc8c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bc90:	fa1f f888 	uxth.w	r8, r8
 800bc94:	1419      	asrs	r1, r3, #16
 800bc96:	454e      	cmp	r6, r9
 800bc98:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bc9c:	f84a 3b04 	str.w	r3, [sl], #4
 800bca0:	d8e8      	bhi.n	800bc74 <__mdiff+0x80>
 800bca2:	1b33      	subs	r3, r6, r4
 800bca4:	3b15      	subs	r3, #21
 800bca6:	f023 0303 	bic.w	r3, r3, #3
 800bcaa:	3304      	adds	r3, #4
 800bcac:	3415      	adds	r4, #21
 800bcae:	42a6      	cmp	r6, r4
 800bcb0:	bf38      	it	cc
 800bcb2:	2304      	movcc	r3, #4
 800bcb4:	441d      	add	r5, r3
 800bcb6:	4473      	add	r3, lr
 800bcb8:	469e      	mov	lr, r3
 800bcba:	462e      	mov	r6, r5
 800bcbc:	4566      	cmp	r6, ip
 800bcbe:	d30e      	bcc.n	800bcde <__mdiff+0xea>
 800bcc0:	f10c 0203 	add.w	r2, ip, #3
 800bcc4:	1b52      	subs	r2, r2, r5
 800bcc6:	f022 0203 	bic.w	r2, r2, #3
 800bcca:	3d03      	subs	r5, #3
 800bccc:	45ac      	cmp	ip, r5
 800bcce:	bf38      	it	cc
 800bcd0:	2200      	movcc	r2, #0
 800bcd2:	4413      	add	r3, r2
 800bcd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bcd8:	b17a      	cbz	r2, 800bcfa <__mdiff+0x106>
 800bcda:	6107      	str	r7, [r0, #16]
 800bcdc:	e7a4      	b.n	800bc28 <__mdiff+0x34>
 800bcde:	f856 8b04 	ldr.w	r8, [r6], #4
 800bce2:	fa11 f288 	uxtah	r2, r1, r8
 800bce6:	1414      	asrs	r4, r2, #16
 800bce8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bcec:	b292      	uxth	r2, r2
 800bcee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bcf2:	f84e 2b04 	str.w	r2, [lr], #4
 800bcf6:	1421      	asrs	r1, r4, #16
 800bcf8:	e7e0      	b.n	800bcbc <__mdiff+0xc8>
 800bcfa:	3f01      	subs	r7, #1
 800bcfc:	e7ea      	b.n	800bcd4 <__mdiff+0xe0>
 800bcfe:	bf00      	nop
 800bd00:	0800de80 	.word	0x0800de80
 800bd04:	0800de91 	.word	0x0800de91

0800bd08 <__d2b>:
 800bd08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd0c:	460f      	mov	r7, r1
 800bd0e:	2101      	movs	r1, #1
 800bd10:	ec59 8b10 	vmov	r8, r9, d0
 800bd14:	4616      	mov	r6, r2
 800bd16:	f7ff fcd5 	bl	800b6c4 <_Balloc>
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	b930      	cbnz	r0, 800bd2c <__d2b+0x24>
 800bd1e:	4602      	mov	r2, r0
 800bd20:	4b24      	ldr	r3, [pc, #144]	; (800bdb4 <__d2b+0xac>)
 800bd22:	4825      	ldr	r0, [pc, #148]	; (800bdb8 <__d2b+0xb0>)
 800bd24:	f240 310f 	movw	r1, #783	; 0x30f
 800bd28:	f000 face 	bl	800c2c8 <__assert_func>
 800bd2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd34:	bb2d      	cbnz	r5, 800bd82 <__d2b+0x7a>
 800bd36:	9301      	str	r3, [sp, #4]
 800bd38:	f1b8 0300 	subs.w	r3, r8, #0
 800bd3c:	d026      	beq.n	800bd8c <__d2b+0x84>
 800bd3e:	4668      	mov	r0, sp
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	f7ff fd87 	bl	800b854 <__lo0bits>
 800bd46:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd4a:	b1e8      	cbz	r0, 800bd88 <__d2b+0x80>
 800bd4c:	f1c0 0320 	rsb	r3, r0, #32
 800bd50:	fa02 f303 	lsl.w	r3, r2, r3
 800bd54:	430b      	orrs	r3, r1
 800bd56:	40c2      	lsrs	r2, r0
 800bd58:	6163      	str	r3, [r4, #20]
 800bd5a:	9201      	str	r2, [sp, #4]
 800bd5c:	9b01      	ldr	r3, [sp, #4]
 800bd5e:	61a3      	str	r3, [r4, #24]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	bf14      	ite	ne
 800bd64:	2202      	movne	r2, #2
 800bd66:	2201      	moveq	r2, #1
 800bd68:	6122      	str	r2, [r4, #16]
 800bd6a:	b1bd      	cbz	r5, 800bd9c <__d2b+0x94>
 800bd6c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd70:	4405      	add	r5, r0
 800bd72:	603d      	str	r5, [r7, #0]
 800bd74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd78:	6030      	str	r0, [r6, #0]
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	b003      	add	sp, #12
 800bd7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd86:	e7d6      	b.n	800bd36 <__d2b+0x2e>
 800bd88:	6161      	str	r1, [r4, #20]
 800bd8a:	e7e7      	b.n	800bd5c <__d2b+0x54>
 800bd8c:	a801      	add	r0, sp, #4
 800bd8e:	f7ff fd61 	bl	800b854 <__lo0bits>
 800bd92:	9b01      	ldr	r3, [sp, #4]
 800bd94:	6163      	str	r3, [r4, #20]
 800bd96:	3020      	adds	r0, #32
 800bd98:	2201      	movs	r2, #1
 800bd9a:	e7e5      	b.n	800bd68 <__d2b+0x60>
 800bd9c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bda0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bda4:	6038      	str	r0, [r7, #0]
 800bda6:	6918      	ldr	r0, [r3, #16]
 800bda8:	f7ff fd34 	bl	800b814 <__hi0bits>
 800bdac:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdb0:	e7e2      	b.n	800bd78 <__d2b+0x70>
 800bdb2:	bf00      	nop
 800bdb4:	0800de80 	.word	0x0800de80
 800bdb8:	0800de91 	.word	0x0800de91

0800bdbc <__sfputc_r>:
 800bdbc:	6893      	ldr	r3, [r2, #8]
 800bdbe:	3b01      	subs	r3, #1
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	b410      	push	{r4}
 800bdc4:	6093      	str	r3, [r2, #8]
 800bdc6:	da08      	bge.n	800bdda <__sfputc_r+0x1e>
 800bdc8:	6994      	ldr	r4, [r2, #24]
 800bdca:	42a3      	cmp	r3, r4
 800bdcc:	db01      	blt.n	800bdd2 <__sfputc_r+0x16>
 800bdce:	290a      	cmp	r1, #10
 800bdd0:	d103      	bne.n	800bdda <__sfputc_r+0x1e>
 800bdd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdd6:	f7fe bbda 	b.w	800a58e <__swbuf_r>
 800bdda:	6813      	ldr	r3, [r2, #0]
 800bddc:	1c58      	adds	r0, r3, #1
 800bdde:	6010      	str	r0, [r2, #0]
 800bde0:	7019      	strb	r1, [r3, #0]
 800bde2:	4608      	mov	r0, r1
 800bde4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bde8:	4770      	bx	lr

0800bdea <__sfputs_r>:
 800bdea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdec:	4606      	mov	r6, r0
 800bdee:	460f      	mov	r7, r1
 800bdf0:	4614      	mov	r4, r2
 800bdf2:	18d5      	adds	r5, r2, r3
 800bdf4:	42ac      	cmp	r4, r5
 800bdf6:	d101      	bne.n	800bdfc <__sfputs_r+0x12>
 800bdf8:	2000      	movs	r0, #0
 800bdfa:	e007      	b.n	800be0c <__sfputs_r+0x22>
 800bdfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be00:	463a      	mov	r2, r7
 800be02:	4630      	mov	r0, r6
 800be04:	f7ff ffda 	bl	800bdbc <__sfputc_r>
 800be08:	1c43      	adds	r3, r0, #1
 800be0a:	d1f3      	bne.n	800bdf4 <__sfputs_r+0xa>
 800be0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be10 <_vfiprintf_r>:
 800be10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be14:	460d      	mov	r5, r1
 800be16:	b09d      	sub	sp, #116	; 0x74
 800be18:	4614      	mov	r4, r2
 800be1a:	4698      	mov	r8, r3
 800be1c:	4606      	mov	r6, r0
 800be1e:	b118      	cbz	r0, 800be28 <_vfiprintf_r+0x18>
 800be20:	6a03      	ldr	r3, [r0, #32]
 800be22:	b90b      	cbnz	r3, 800be28 <_vfiprintf_r+0x18>
 800be24:	f7fe facc 	bl	800a3c0 <__sinit>
 800be28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be2a:	07d9      	lsls	r1, r3, #31
 800be2c:	d405      	bmi.n	800be3a <_vfiprintf_r+0x2a>
 800be2e:	89ab      	ldrh	r3, [r5, #12]
 800be30:	059a      	lsls	r2, r3, #22
 800be32:	d402      	bmi.n	800be3a <_vfiprintf_r+0x2a>
 800be34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be36:	f7fe fcbb 	bl	800a7b0 <__retarget_lock_acquire_recursive>
 800be3a:	89ab      	ldrh	r3, [r5, #12]
 800be3c:	071b      	lsls	r3, r3, #28
 800be3e:	d501      	bpl.n	800be44 <_vfiprintf_r+0x34>
 800be40:	692b      	ldr	r3, [r5, #16]
 800be42:	b99b      	cbnz	r3, 800be6c <_vfiprintf_r+0x5c>
 800be44:	4629      	mov	r1, r5
 800be46:	4630      	mov	r0, r6
 800be48:	f7fe fbde 	bl	800a608 <__swsetup_r>
 800be4c:	b170      	cbz	r0, 800be6c <_vfiprintf_r+0x5c>
 800be4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be50:	07dc      	lsls	r4, r3, #31
 800be52:	d504      	bpl.n	800be5e <_vfiprintf_r+0x4e>
 800be54:	f04f 30ff 	mov.w	r0, #4294967295
 800be58:	b01d      	add	sp, #116	; 0x74
 800be5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be5e:	89ab      	ldrh	r3, [r5, #12]
 800be60:	0598      	lsls	r0, r3, #22
 800be62:	d4f7      	bmi.n	800be54 <_vfiprintf_r+0x44>
 800be64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be66:	f7fe fca4 	bl	800a7b2 <__retarget_lock_release_recursive>
 800be6a:	e7f3      	b.n	800be54 <_vfiprintf_r+0x44>
 800be6c:	2300      	movs	r3, #0
 800be6e:	9309      	str	r3, [sp, #36]	; 0x24
 800be70:	2320      	movs	r3, #32
 800be72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be76:	f8cd 800c 	str.w	r8, [sp, #12]
 800be7a:	2330      	movs	r3, #48	; 0x30
 800be7c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c030 <_vfiprintf_r+0x220>
 800be80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be84:	f04f 0901 	mov.w	r9, #1
 800be88:	4623      	mov	r3, r4
 800be8a:	469a      	mov	sl, r3
 800be8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be90:	b10a      	cbz	r2, 800be96 <_vfiprintf_r+0x86>
 800be92:	2a25      	cmp	r2, #37	; 0x25
 800be94:	d1f9      	bne.n	800be8a <_vfiprintf_r+0x7a>
 800be96:	ebba 0b04 	subs.w	fp, sl, r4
 800be9a:	d00b      	beq.n	800beb4 <_vfiprintf_r+0xa4>
 800be9c:	465b      	mov	r3, fp
 800be9e:	4622      	mov	r2, r4
 800bea0:	4629      	mov	r1, r5
 800bea2:	4630      	mov	r0, r6
 800bea4:	f7ff ffa1 	bl	800bdea <__sfputs_r>
 800bea8:	3001      	adds	r0, #1
 800beaa:	f000 80a9 	beq.w	800c000 <_vfiprintf_r+0x1f0>
 800beae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800beb0:	445a      	add	r2, fp
 800beb2:	9209      	str	r2, [sp, #36]	; 0x24
 800beb4:	f89a 3000 	ldrb.w	r3, [sl]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	f000 80a1 	beq.w	800c000 <_vfiprintf_r+0x1f0>
 800bebe:	2300      	movs	r3, #0
 800bec0:	f04f 32ff 	mov.w	r2, #4294967295
 800bec4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bec8:	f10a 0a01 	add.w	sl, sl, #1
 800becc:	9304      	str	r3, [sp, #16]
 800bece:	9307      	str	r3, [sp, #28]
 800bed0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bed4:	931a      	str	r3, [sp, #104]	; 0x68
 800bed6:	4654      	mov	r4, sl
 800bed8:	2205      	movs	r2, #5
 800beda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bede:	4854      	ldr	r0, [pc, #336]	; (800c030 <_vfiprintf_r+0x220>)
 800bee0:	f7f4 f986 	bl	80001f0 <memchr>
 800bee4:	9a04      	ldr	r2, [sp, #16]
 800bee6:	b9d8      	cbnz	r0, 800bf20 <_vfiprintf_r+0x110>
 800bee8:	06d1      	lsls	r1, r2, #27
 800beea:	bf44      	itt	mi
 800beec:	2320      	movmi	r3, #32
 800beee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bef2:	0713      	lsls	r3, r2, #28
 800bef4:	bf44      	itt	mi
 800bef6:	232b      	movmi	r3, #43	; 0x2b
 800bef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800befc:	f89a 3000 	ldrb.w	r3, [sl]
 800bf00:	2b2a      	cmp	r3, #42	; 0x2a
 800bf02:	d015      	beq.n	800bf30 <_vfiprintf_r+0x120>
 800bf04:	9a07      	ldr	r2, [sp, #28]
 800bf06:	4654      	mov	r4, sl
 800bf08:	2000      	movs	r0, #0
 800bf0a:	f04f 0c0a 	mov.w	ip, #10
 800bf0e:	4621      	mov	r1, r4
 800bf10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf14:	3b30      	subs	r3, #48	; 0x30
 800bf16:	2b09      	cmp	r3, #9
 800bf18:	d94d      	bls.n	800bfb6 <_vfiprintf_r+0x1a6>
 800bf1a:	b1b0      	cbz	r0, 800bf4a <_vfiprintf_r+0x13a>
 800bf1c:	9207      	str	r2, [sp, #28]
 800bf1e:	e014      	b.n	800bf4a <_vfiprintf_r+0x13a>
 800bf20:	eba0 0308 	sub.w	r3, r0, r8
 800bf24:	fa09 f303 	lsl.w	r3, r9, r3
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	9304      	str	r3, [sp, #16]
 800bf2c:	46a2      	mov	sl, r4
 800bf2e:	e7d2      	b.n	800bed6 <_vfiprintf_r+0xc6>
 800bf30:	9b03      	ldr	r3, [sp, #12]
 800bf32:	1d19      	adds	r1, r3, #4
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	9103      	str	r1, [sp, #12]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	bfbb      	ittet	lt
 800bf3c:	425b      	neglt	r3, r3
 800bf3e:	f042 0202 	orrlt.w	r2, r2, #2
 800bf42:	9307      	strge	r3, [sp, #28]
 800bf44:	9307      	strlt	r3, [sp, #28]
 800bf46:	bfb8      	it	lt
 800bf48:	9204      	strlt	r2, [sp, #16]
 800bf4a:	7823      	ldrb	r3, [r4, #0]
 800bf4c:	2b2e      	cmp	r3, #46	; 0x2e
 800bf4e:	d10c      	bne.n	800bf6a <_vfiprintf_r+0x15a>
 800bf50:	7863      	ldrb	r3, [r4, #1]
 800bf52:	2b2a      	cmp	r3, #42	; 0x2a
 800bf54:	d134      	bne.n	800bfc0 <_vfiprintf_r+0x1b0>
 800bf56:	9b03      	ldr	r3, [sp, #12]
 800bf58:	1d1a      	adds	r2, r3, #4
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	9203      	str	r2, [sp, #12]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	bfb8      	it	lt
 800bf62:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf66:	3402      	adds	r4, #2
 800bf68:	9305      	str	r3, [sp, #20]
 800bf6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c040 <_vfiprintf_r+0x230>
 800bf6e:	7821      	ldrb	r1, [r4, #0]
 800bf70:	2203      	movs	r2, #3
 800bf72:	4650      	mov	r0, sl
 800bf74:	f7f4 f93c 	bl	80001f0 <memchr>
 800bf78:	b138      	cbz	r0, 800bf8a <_vfiprintf_r+0x17a>
 800bf7a:	9b04      	ldr	r3, [sp, #16]
 800bf7c:	eba0 000a 	sub.w	r0, r0, sl
 800bf80:	2240      	movs	r2, #64	; 0x40
 800bf82:	4082      	lsls	r2, r0
 800bf84:	4313      	orrs	r3, r2
 800bf86:	3401      	adds	r4, #1
 800bf88:	9304      	str	r3, [sp, #16]
 800bf8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf8e:	4829      	ldr	r0, [pc, #164]	; (800c034 <_vfiprintf_r+0x224>)
 800bf90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf94:	2206      	movs	r2, #6
 800bf96:	f7f4 f92b 	bl	80001f0 <memchr>
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	d03f      	beq.n	800c01e <_vfiprintf_r+0x20e>
 800bf9e:	4b26      	ldr	r3, [pc, #152]	; (800c038 <_vfiprintf_r+0x228>)
 800bfa0:	bb1b      	cbnz	r3, 800bfea <_vfiprintf_r+0x1da>
 800bfa2:	9b03      	ldr	r3, [sp, #12]
 800bfa4:	3307      	adds	r3, #7
 800bfa6:	f023 0307 	bic.w	r3, r3, #7
 800bfaa:	3308      	adds	r3, #8
 800bfac:	9303      	str	r3, [sp, #12]
 800bfae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfb0:	443b      	add	r3, r7
 800bfb2:	9309      	str	r3, [sp, #36]	; 0x24
 800bfb4:	e768      	b.n	800be88 <_vfiprintf_r+0x78>
 800bfb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfba:	460c      	mov	r4, r1
 800bfbc:	2001      	movs	r0, #1
 800bfbe:	e7a6      	b.n	800bf0e <_vfiprintf_r+0xfe>
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	3401      	adds	r4, #1
 800bfc4:	9305      	str	r3, [sp, #20]
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	f04f 0c0a 	mov.w	ip, #10
 800bfcc:	4620      	mov	r0, r4
 800bfce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfd2:	3a30      	subs	r2, #48	; 0x30
 800bfd4:	2a09      	cmp	r2, #9
 800bfd6:	d903      	bls.n	800bfe0 <_vfiprintf_r+0x1d0>
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d0c6      	beq.n	800bf6a <_vfiprintf_r+0x15a>
 800bfdc:	9105      	str	r1, [sp, #20]
 800bfde:	e7c4      	b.n	800bf6a <_vfiprintf_r+0x15a>
 800bfe0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfe4:	4604      	mov	r4, r0
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e7f0      	b.n	800bfcc <_vfiprintf_r+0x1bc>
 800bfea:	ab03      	add	r3, sp, #12
 800bfec:	9300      	str	r3, [sp, #0]
 800bfee:	462a      	mov	r2, r5
 800bff0:	4b12      	ldr	r3, [pc, #72]	; (800c03c <_vfiprintf_r+0x22c>)
 800bff2:	a904      	add	r1, sp, #16
 800bff4:	4630      	mov	r0, r6
 800bff6:	f7fd fda3 	bl	8009b40 <_printf_float>
 800bffa:	4607      	mov	r7, r0
 800bffc:	1c78      	adds	r0, r7, #1
 800bffe:	d1d6      	bne.n	800bfae <_vfiprintf_r+0x19e>
 800c000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c002:	07d9      	lsls	r1, r3, #31
 800c004:	d405      	bmi.n	800c012 <_vfiprintf_r+0x202>
 800c006:	89ab      	ldrh	r3, [r5, #12]
 800c008:	059a      	lsls	r2, r3, #22
 800c00a:	d402      	bmi.n	800c012 <_vfiprintf_r+0x202>
 800c00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c00e:	f7fe fbd0 	bl	800a7b2 <__retarget_lock_release_recursive>
 800c012:	89ab      	ldrh	r3, [r5, #12]
 800c014:	065b      	lsls	r3, r3, #25
 800c016:	f53f af1d 	bmi.w	800be54 <_vfiprintf_r+0x44>
 800c01a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c01c:	e71c      	b.n	800be58 <_vfiprintf_r+0x48>
 800c01e:	ab03      	add	r3, sp, #12
 800c020:	9300      	str	r3, [sp, #0]
 800c022:	462a      	mov	r2, r5
 800c024:	4b05      	ldr	r3, [pc, #20]	; (800c03c <_vfiprintf_r+0x22c>)
 800c026:	a904      	add	r1, sp, #16
 800c028:	4630      	mov	r0, r6
 800c02a:	f7fe f82d 	bl	800a088 <_printf_i>
 800c02e:	e7e4      	b.n	800bffa <_vfiprintf_r+0x1ea>
 800c030:	0800dfec 	.word	0x0800dfec
 800c034:	0800dff6 	.word	0x0800dff6
 800c038:	08009b41 	.word	0x08009b41
 800c03c:	0800bdeb 	.word	0x0800bdeb
 800c040:	0800dff2 	.word	0x0800dff2

0800c044 <__sflush_r>:
 800c044:	898a      	ldrh	r2, [r1, #12]
 800c046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c04a:	4605      	mov	r5, r0
 800c04c:	0710      	lsls	r0, r2, #28
 800c04e:	460c      	mov	r4, r1
 800c050:	d458      	bmi.n	800c104 <__sflush_r+0xc0>
 800c052:	684b      	ldr	r3, [r1, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	dc05      	bgt.n	800c064 <__sflush_r+0x20>
 800c058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	dc02      	bgt.n	800c064 <__sflush_r+0x20>
 800c05e:	2000      	movs	r0, #0
 800c060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c066:	2e00      	cmp	r6, #0
 800c068:	d0f9      	beq.n	800c05e <__sflush_r+0x1a>
 800c06a:	2300      	movs	r3, #0
 800c06c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c070:	682f      	ldr	r7, [r5, #0]
 800c072:	6a21      	ldr	r1, [r4, #32]
 800c074:	602b      	str	r3, [r5, #0]
 800c076:	d032      	beq.n	800c0de <__sflush_r+0x9a>
 800c078:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c07a:	89a3      	ldrh	r3, [r4, #12]
 800c07c:	075a      	lsls	r2, r3, #29
 800c07e:	d505      	bpl.n	800c08c <__sflush_r+0x48>
 800c080:	6863      	ldr	r3, [r4, #4]
 800c082:	1ac0      	subs	r0, r0, r3
 800c084:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c086:	b10b      	cbz	r3, 800c08c <__sflush_r+0x48>
 800c088:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c08a:	1ac0      	subs	r0, r0, r3
 800c08c:	2300      	movs	r3, #0
 800c08e:	4602      	mov	r2, r0
 800c090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c092:	6a21      	ldr	r1, [r4, #32]
 800c094:	4628      	mov	r0, r5
 800c096:	47b0      	blx	r6
 800c098:	1c43      	adds	r3, r0, #1
 800c09a:	89a3      	ldrh	r3, [r4, #12]
 800c09c:	d106      	bne.n	800c0ac <__sflush_r+0x68>
 800c09e:	6829      	ldr	r1, [r5, #0]
 800c0a0:	291d      	cmp	r1, #29
 800c0a2:	d82b      	bhi.n	800c0fc <__sflush_r+0xb8>
 800c0a4:	4a29      	ldr	r2, [pc, #164]	; (800c14c <__sflush_r+0x108>)
 800c0a6:	410a      	asrs	r2, r1
 800c0a8:	07d6      	lsls	r6, r2, #31
 800c0aa:	d427      	bmi.n	800c0fc <__sflush_r+0xb8>
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	6062      	str	r2, [r4, #4]
 800c0b0:	04d9      	lsls	r1, r3, #19
 800c0b2:	6922      	ldr	r2, [r4, #16]
 800c0b4:	6022      	str	r2, [r4, #0]
 800c0b6:	d504      	bpl.n	800c0c2 <__sflush_r+0x7e>
 800c0b8:	1c42      	adds	r2, r0, #1
 800c0ba:	d101      	bne.n	800c0c0 <__sflush_r+0x7c>
 800c0bc:	682b      	ldr	r3, [r5, #0]
 800c0be:	b903      	cbnz	r3, 800c0c2 <__sflush_r+0x7e>
 800c0c0:	6560      	str	r0, [r4, #84]	; 0x54
 800c0c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0c4:	602f      	str	r7, [r5, #0]
 800c0c6:	2900      	cmp	r1, #0
 800c0c8:	d0c9      	beq.n	800c05e <__sflush_r+0x1a>
 800c0ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c0ce:	4299      	cmp	r1, r3
 800c0d0:	d002      	beq.n	800c0d8 <__sflush_r+0x94>
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	f7ff f9f6 	bl	800b4c4 <_free_r>
 800c0d8:	2000      	movs	r0, #0
 800c0da:	6360      	str	r0, [r4, #52]	; 0x34
 800c0dc:	e7c0      	b.n	800c060 <__sflush_r+0x1c>
 800c0de:	2301      	movs	r3, #1
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	47b0      	blx	r6
 800c0e4:	1c41      	adds	r1, r0, #1
 800c0e6:	d1c8      	bne.n	800c07a <__sflush_r+0x36>
 800c0e8:	682b      	ldr	r3, [r5, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d0c5      	beq.n	800c07a <__sflush_r+0x36>
 800c0ee:	2b1d      	cmp	r3, #29
 800c0f0:	d001      	beq.n	800c0f6 <__sflush_r+0xb2>
 800c0f2:	2b16      	cmp	r3, #22
 800c0f4:	d101      	bne.n	800c0fa <__sflush_r+0xb6>
 800c0f6:	602f      	str	r7, [r5, #0]
 800c0f8:	e7b1      	b.n	800c05e <__sflush_r+0x1a>
 800c0fa:	89a3      	ldrh	r3, [r4, #12]
 800c0fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c100:	81a3      	strh	r3, [r4, #12]
 800c102:	e7ad      	b.n	800c060 <__sflush_r+0x1c>
 800c104:	690f      	ldr	r7, [r1, #16]
 800c106:	2f00      	cmp	r7, #0
 800c108:	d0a9      	beq.n	800c05e <__sflush_r+0x1a>
 800c10a:	0793      	lsls	r3, r2, #30
 800c10c:	680e      	ldr	r6, [r1, #0]
 800c10e:	bf08      	it	eq
 800c110:	694b      	ldreq	r3, [r1, #20]
 800c112:	600f      	str	r7, [r1, #0]
 800c114:	bf18      	it	ne
 800c116:	2300      	movne	r3, #0
 800c118:	eba6 0807 	sub.w	r8, r6, r7
 800c11c:	608b      	str	r3, [r1, #8]
 800c11e:	f1b8 0f00 	cmp.w	r8, #0
 800c122:	dd9c      	ble.n	800c05e <__sflush_r+0x1a>
 800c124:	6a21      	ldr	r1, [r4, #32]
 800c126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c128:	4643      	mov	r3, r8
 800c12a:	463a      	mov	r2, r7
 800c12c:	4628      	mov	r0, r5
 800c12e:	47b0      	blx	r6
 800c130:	2800      	cmp	r0, #0
 800c132:	dc06      	bgt.n	800c142 <__sflush_r+0xfe>
 800c134:	89a3      	ldrh	r3, [r4, #12]
 800c136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c13a:	81a3      	strh	r3, [r4, #12]
 800c13c:	f04f 30ff 	mov.w	r0, #4294967295
 800c140:	e78e      	b.n	800c060 <__sflush_r+0x1c>
 800c142:	4407      	add	r7, r0
 800c144:	eba8 0800 	sub.w	r8, r8, r0
 800c148:	e7e9      	b.n	800c11e <__sflush_r+0xda>
 800c14a:	bf00      	nop
 800c14c:	dfbffffe 	.word	0xdfbffffe

0800c150 <_fflush_r>:
 800c150:	b538      	push	{r3, r4, r5, lr}
 800c152:	690b      	ldr	r3, [r1, #16]
 800c154:	4605      	mov	r5, r0
 800c156:	460c      	mov	r4, r1
 800c158:	b913      	cbnz	r3, 800c160 <_fflush_r+0x10>
 800c15a:	2500      	movs	r5, #0
 800c15c:	4628      	mov	r0, r5
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
 800c160:	b118      	cbz	r0, 800c16a <_fflush_r+0x1a>
 800c162:	6a03      	ldr	r3, [r0, #32]
 800c164:	b90b      	cbnz	r3, 800c16a <_fflush_r+0x1a>
 800c166:	f7fe f92b 	bl	800a3c0 <__sinit>
 800c16a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d0f3      	beq.n	800c15a <_fflush_r+0xa>
 800c172:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c174:	07d0      	lsls	r0, r2, #31
 800c176:	d404      	bmi.n	800c182 <_fflush_r+0x32>
 800c178:	0599      	lsls	r1, r3, #22
 800c17a:	d402      	bmi.n	800c182 <_fflush_r+0x32>
 800c17c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c17e:	f7fe fb17 	bl	800a7b0 <__retarget_lock_acquire_recursive>
 800c182:	4628      	mov	r0, r5
 800c184:	4621      	mov	r1, r4
 800c186:	f7ff ff5d 	bl	800c044 <__sflush_r>
 800c18a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c18c:	07da      	lsls	r2, r3, #31
 800c18e:	4605      	mov	r5, r0
 800c190:	d4e4      	bmi.n	800c15c <_fflush_r+0xc>
 800c192:	89a3      	ldrh	r3, [r4, #12]
 800c194:	059b      	lsls	r3, r3, #22
 800c196:	d4e1      	bmi.n	800c15c <_fflush_r+0xc>
 800c198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c19a:	f7fe fb0a 	bl	800a7b2 <__retarget_lock_release_recursive>
 800c19e:	e7dd      	b.n	800c15c <_fflush_r+0xc>

0800c1a0 <__swhatbuf_r>:
 800c1a0:	b570      	push	{r4, r5, r6, lr}
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1a8:	2900      	cmp	r1, #0
 800c1aa:	b096      	sub	sp, #88	; 0x58
 800c1ac:	4615      	mov	r5, r2
 800c1ae:	461e      	mov	r6, r3
 800c1b0:	da0d      	bge.n	800c1ce <__swhatbuf_r+0x2e>
 800c1b2:	89a3      	ldrh	r3, [r4, #12]
 800c1b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c1b8:	f04f 0100 	mov.w	r1, #0
 800c1bc:	bf0c      	ite	eq
 800c1be:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c1c2:	2340      	movne	r3, #64	; 0x40
 800c1c4:	2000      	movs	r0, #0
 800c1c6:	6031      	str	r1, [r6, #0]
 800c1c8:	602b      	str	r3, [r5, #0]
 800c1ca:	b016      	add	sp, #88	; 0x58
 800c1cc:	bd70      	pop	{r4, r5, r6, pc}
 800c1ce:	466a      	mov	r2, sp
 800c1d0:	f000 f848 	bl	800c264 <_fstat_r>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	dbec      	blt.n	800c1b2 <__swhatbuf_r+0x12>
 800c1d8:	9901      	ldr	r1, [sp, #4]
 800c1da:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c1de:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c1e2:	4259      	negs	r1, r3
 800c1e4:	4159      	adcs	r1, r3
 800c1e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1ea:	e7eb      	b.n	800c1c4 <__swhatbuf_r+0x24>

0800c1ec <__smakebuf_r>:
 800c1ec:	898b      	ldrh	r3, [r1, #12]
 800c1ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1f0:	079d      	lsls	r5, r3, #30
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	d507      	bpl.n	800c208 <__smakebuf_r+0x1c>
 800c1f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c1fc:	6023      	str	r3, [r4, #0]
 800c1fe:	6123      	str	r3, [r4, #16]
 800c200:	2301      	movs	r3, #1
 800c202:	6163      	str	r3, [r4, #20]
 800c204:	b002      	add	sp, #8
 800c206:	bd70      	pop	{r4, r5, r6, pc}
 800c208:	ab01      	add	r3, sp, #4
 800c20a:	466a      	mov	r2, sp
 800c20c:	f7ff ffc8 	bl	800c1a0 <__swhatbuf_r>
 800c210:	9900      	ldr	r1, [sp, #0]
 800c212:	4605      	mov	r5, r0
 800c214:	4630      	mov	r0, r6
 800c216:	f7ff f9c9 	bl	800b5ac <_malloc_r>
 800c21a:	b948      	cbnz	r0, 800c230 <__smakebuf_r+0x44>
 800c21c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c220:	059a      	lsls	r2, r3, #22
 800c222:	d4ef      	bmi.n	800c204 <__smakebuf_r+0x18>
 800c224:	f023 0303 	bic.w	r3, r3, #3
 800c228:	f043 0302 	orr.w	r3, r3, #2
 800c22c:	81a3      	strh	r3, [r4, #12]
 800c22e:	e7e3      	b.n	800c1f8 <__smakebuf_r+0xc>
 800c230:	89a3      	ldrh	r3, [r4, #12]
 800c232:	6020      	str	r0, [r4, #0]
 800c234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c238:	81a3      	strh	r3, [r4, #12]
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	6163      	str	r3, [r4, #20]
 800c23e:	9b01      	ldr	r3, [sp, #4]
 800c240:	6120      	str	r0, [r4, #16]
 800c242:	b15b      	cbz	r3, 800c25c <__smakebuf_r+0x70>
 800c244:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c248:	4630      	mov	r0, r6
 800c24a:	f000 f81d 	bl	800c288 <_isatty_r>
 800c24e:	b128      	cbz	r0, 800c25c <__smakebuf_r+0x70>
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	f023 0303 	bic.w	r3, r3, #3
 800c256:	f043 0301 	orr.w	r3, r3, #1
 800c25a:	81a3      	strh	r3, [r4, #12]
 800c25c:	89a3      	ldrh	r3, [r4, #12]
 800c25e:	431d      	orrs	r5, r3
 800c260:	81a5      	strh	r5, [r4, #12]
 800c262:	e7cf      	b.n	800c204 <__smakebuf_r+0x18>

0800c264 <_fstat_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4d07      	ldr	r5, [pc, #28]	; (800c284 <_fstat_r+0x20>)
 800c268:	2300      	movs	r3, #0
 800c26a:	4604      	mov	r4, r0
 800c26c:	4608      	mov	r0, r1
 800c26e:	4611      	mov	r1, r2
 800c270:	602b      	str	r3, [r5, #0]
 800c272:	f7f8 fb6e 	bl	8004952 <_fstat>
 800c276:	1c43      	adds	r3, r0, #1
 800c278:	d102      	bne.n	800c280 <_fstat_r+0x1c>
 800c27a:	682b      	ldr	r3, [r5, #0]
 800c27c:	b103      	cbz	r3, 800c280 <_fstat_r+0x1c>
 800c27e:	6023      	str	r3, [r4, #0]
 800c280:	bd38      	pop	{r3, r4, r5, pc}
 800c282:	bf00      	nop
 800c284:	20001d6c 	.word	0x20001d6c

0800c288 <_isatty_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4d06      	ldr	r5, [pc, #24]	; (800c2a4 <_isatty_r+0x1c>)
 800c28c:	2300      	movs	r3, #0
 800c28e:	4604      	mov	r4, r0
 800c290:	4608      	mov	r0, r1
 800c292:	602b      	str	r3, [r5, #0]
 800c294:	f7f8 fb6d 	bl	8004972 <_isatty>
 800c298:	1c43      	adds	r3, r0, #1
 800c29a:	d102      	bne.n	800c2a2 <_isatty_r+0x1a>
 800c29c:	682b      	ldr	r3, [r5, #0]
 800c29e:	b103      	cbz	r3, 800c2a2 <_isatty_r+0x1a>
 800c2a0:	6023      	str	r3, [r4, #0]
 800c2a2:	bd38      	pop	{r3, r4, r5, pc}
 800c2a4:	20001d6c 	.word	0x20001d6c

0800c2a8 <_sbrk_r>:
 800c2a8:	b538      	push	{r3, r4, r5, lr}
 800c2aa:	4d06      	ldr	r5, [pc, #24]	; (800c2c4 <_sbrk_r+0x1c>)
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	4608      	mov	r0, r1
 800c2b2:	602b      	str	r3, [r5, #0]
 800c2b4:	f7f8 fb76 	bl	80049a4 <_sbrk>
 800c2b8:	1c43      	adds	r3, r0, #1
 800c2ba:	d102      	bne.n	800c2c2 <_sbrk_r+0x1a>
 800c2bc:	682b      	ldr	r3, [r5, #0]
 800c2be:	b103      	cbz	r3, 800c2c2 <_sbrk_r+0x1a>
 800c2c0:	6023      	str	r3, [r4, #0]
 800c2c2:	bd38      	pop	{r3, r4, r5, pc}
 800c2c4:	20001d6c 	.word	0x20001d6c

0800c2c8 <__assert_func>:
 800c2c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2ca:	4614      	mov	r4, r2
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	4b09      	ldr	r3, [pc, #36]	; (800c2f4 <__assert_func+0x2c>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4605      	mov	r5, r0
 800c2d4:	68d8      	ldr	r0, [r3, #12]
 800c2d6:	b14c      	cbz	r4, 800c2ec <__assert_func+0x24>
 800c2d8:	4b07      	ldr	r3, [pc, #28]	; (800c2f8 <__assert_func+0x30>)
 800c2da:	9100      	str	r1, [sp, #0]
 800c2dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c2e0:	4906      	ldr	r1, [pc, #24]	; (800c2fc <__assert_func+0x34>)
 800c2e2:	462b      	mov	r3, r5
 800c2e4:	f000 f844 	bl	800c370 <fiprintf>
 800c2e8:	f000 f854 	bl	800c394 <abort>
 800c2ec:	4b04      	ldr	r3, [pc, #16]	; (800c300 <__assert_func+0x38>)
 800c2ee:	461c      	mov	r4, r3
 800c2f0:	e7f3      	b.n	800c2da <__assert_func+0x12>
 800c2f2:	bf00      	nop
 800c2f4:	20000174 	.word	0x20000174
 800c2f8:	0800e007 	.word	0x0800e007
 800c2fc:	0800e014 	.word	0x0800e014
 800c300:	0800e042 	.word	0x0800e042

0800c304 <_calloc_r>:
 800c304:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c306:	fba1 2402 	umull	r2, r4, r1, r2
 800c30a:	b94c      	cbnz	r4, 800c320 <_calloc_r+0x1c>
 800c30c:	4611      	mov	r1, r2
 800c30e:	9201      	str	r2, [sp, #4]
 800c310:	f7ff f94c 	bl	800b5ac <_malloc_r>
 800c314:	9a01      	ldr	r2, [sp, #4]
 800c316:	4605      	mov	r5, r0
 800c318:	b930      	cbnz	r0, 800c328 <_calloc_r+0x24>
 800c31a:	4628      	mov	r0, r5
 800c31c:	b003      	add	sp, #12
 800c31e:	bd30      	pop	{r4, r5, pc}
 800c320:	220c      	movs	r2, #12
 800c322:	6002      	str	r2, [r0, #0]
 800c324:	2500      	movs	r5, #0
 800c326:	e7f8      	b.n	800c31a <_calloc_r+0x16>
 800c328:	4621      	mov	r1, r4
 800c32a:	f7fe f9c5 	bl	800a6b8 <memset>
 800c32e:	e7f4      	b.n	800c31a <_calloc_r+0x16>

0800c330 <__ascii_mbtowc>:
 800c330:	b082      	sub	sp, #8
 800c332:	b901      	cbnz	r1, 800c336 <__ascii_mbtowc+0x6>
 800c334:	a901      	add	r1, sp, #4
 800c336:	b142      	cbz	r2, 800c34a <__ascii_mbtowc+0x1a>
 800c338:	b14b      	cbz	r3, 800c34e <__ascii_mbtowc+0x1e>
 800c33a:	7813      	ldrb	r3, [r2, #0]
 800c33c:	600b      	str	r3, [r1, #0]
 800c33e:	7812      	ldrb	r2, [r2, #0]
 800c340:	1e10      	subs	r0, r2, #0
 800c342:	bf18      	it	ne
 800c344:	2001      	movne	r0, #1
 800c346:	b002      	add	sp, #8
 800c348:	4770      	bx	lr
 800c34a:	4610      	mov	r0, r2
 800c34c:	e7fb      	b.n	800c346 <__ascii_mbtowc+0x16>
 800c34e:	f06f 0001 	mvn.w	r0, #1
 800c352:	e7f8      	b.n	800c346 <__ascii_mbtowc+0x16>

0800c354 <__ascii_wctomb>:
 800c354:	b149      	cbz	r1, 800c36a <__ascii_wctomb+0x16>
 800c356:	2aff      	cmp	r2, #255	; 0xff
 800c358:	bf85      	ittet	hi
 800c35a:	238a      	movhi	r3, #138	; 0x8a
 800c35c:	6003      	strhi	r3, [r0, #0]
 800c35e:	700a      	strbls	r2, [r1, #0]
 800c360:	f04f 30ff 	movhi.w	r0, #4294967295
 800c364:	bf98      	it	ls
 800c366:	2001      	movls	r0, #1
 800c368:	4770      	bx	lr
 800c36a:	4608      	mov	r0, r1
 800c36c:	4770      	bx	lr
	...

0800c370 <fiprintf>:
 800c370:	b40e      	push	{r1, r2, r3}
 800c372:	b503      	push	{r0, r1, lr}
 800c374:	4601      	mov	r1, r0
 800c376:	ab03      	add	r3, sp, #12
 800c378:	4805      	ldr	r0, [pc, #20]	; (800c390 <fiprintf+0x20>)
 800c37a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c37e:	6800      	ldr	r0, [r0, #0]
 800c380:	9301      	str	r3, [sp, #4]
 800c382:	f7ff fd45 	bl	800be10 <_vfiprintf_r>
 800c386:	b002      	add	sp, #8
 800c388:	f85d eb04 	ldr.w	lr, [sp], #4
 800c38c:	b003      	add	sp, #12
 800c38e:	4770      	bx	lr
 800c390:	20000174 	.word	0x20000174

0800c394 <abort>:
 800c394:	b508      	push	{r3, lr}
 800c396:	2006      	movs	r0, #6
 800c398:	f000 f82c 	bl	800c3f4 <raise>
 800c39c:	2001      	movs	r0, #1
 800c39e:	f7f8 fa89 	bl	80048b4 <_exit>

0800c3a2 <_raise_r>:
 800c3a2:	291f      	cmp	r1, #31
 800c3a4:	b538      	push	{r3, r4, r5, lr}
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	460d      	mov	r5, r1
 800c3aa:	d904      	bls.n	800c3b6 <_raise_r+0x14>
 800c3ac:	2316      	movs	r3, #22
 800c3ae:	6003      	str	r3, [r0, #0]
 800c3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b4:	bd38      	pop	{r3, r4, r5, pc}
 800c3b6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c3b8:	b112      	cbz	r2, 800c3c0 <_raise_r+0x1e>
 800c3ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c3be:	b94b      	cbnz	r3, 800c3d4 <_raise_r+0x32>
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f000 f831 	bl	800c428 <_getpid_r>
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4601      	mov	r1, r0
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3d0:	f000 b818 	b.w	800c404 <_kill_r>
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d00a      	beq.n	800c3ee <_raise_r+0x4c>
 800c3d8:	1c59      	adds	r1, r3, #1
 800c3da:	d103      	bne.n	800c3e4 <_raise_r+0x42>
 800c3dc:	2316      	movs	r3, #22
 800c3de:	6003      	str	r3, [r0, #0]
 800c3e0:	2001      	movs	r0, #1
 800c3e2:	e7e7      	b.n	800c3b4 <_raise_r+0x12>
 800c3e4:	2400      	movs	r4, #0
 800c3e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c3ea:	4628      	mov	r0, r5
 800c3ec:	4798      	blx	r3
 800c3ee:	2000      	movs	r0, #0
 800c3f0:	e7e0      	b.n	800c3b4 <_raise_r+0x12>
	...

0800c3f4 <raise>:
 800c3f4:	4b02      	ldr	r3, [pc, #8]	; (800c400 <raise+0xc>)
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	6818      	ldr	r0, [r3, #0]
 800c3fa:	f7ff bfd2 	b.w	800c3a2 <_raise_r>
 800c3fe:	bf00      	nop
 800c400:	20000174 	.word	0x20000174

0800c404 <_kill_r>:
 800c404:	b538      	push	{r3, r4, r5, lr}
 800c406:	4d07      	ldr	r5, [pc, #28]	; (800c424 <_kill_r+0x20>)
 800c408:	2300      	movs	r3, #0
 800c40a:	4604      	mov	r4, r0
 800c40c:	4608      	mov	r0, r1
 800c40e:	4611      	mov	r1, r2
 800c410:	602b      	str	r3, [r5, #0]
 800c412:	f7f8 fa3f 	bl	8004894 <_kill>
 800c416:	1c43      	adds	r3, r0, #1
 800c418:	d102      	bne.n	800c420 <_kill_r+0x1c>
 800c41a:	682b      	ldr	r3, [r5, #0]
 800c41c:	b103      	cbz	r3, 800c420 <_kill_r+0x1c>
 800c41e:	6023      	str	r3, [r4, #0]
 800c420:	bd38      	pop	{r3, r4, r5, pc}
 800c422:	bf00      	nop
 800c424:	20001d6c 	.word	0x20001d6c

0800c428 <_getpid_r>:
 800c428:	f7f8 ba2c 	b.w	8004884 <_getpid>

0800c42c <pow>:
 800c42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42e:	ed2d 8b02 	vpush	{d8}
 800c432:	eeb0 8a40 	vmov.f32	s16, s0
 800c436:	eef0 8a60 	vmov.f32	s17, s1
 800c43a:	ec55 4b11 	vmov	r4, r5, d1
 800c43e:	f000 f87b 	bl	800c538 <__ieee754_pow>
 800c442:	4622      	mov	r2, r4
 800c444:	462b      	mov	r3, r5
 800c446:	4620      	mov	r0, r4
 800c448:	4629      	mov	r1, r5
 800c44a:	ec57 6b10 	vmov	r6, r7, d0
 800c44e:	f7f4 fb7d 	bl	8000b4c <__aeabi_dcmpun>
 800c452:	2800      	cmp	r0, #0
 800c454:	d13b      	bne.n	800c4ce <pow+0xa2>
 800c456:	ec51 0b18 	vmov	r0, r1, d8
 800c45a:	2200      	movs	r2, #0
 800c45c:	2300      	movs	r3, #0
 800c45e:	f7f4 fb43 	bl	8000ae8 <__aeabi_dcmpeq>
 800c462:	b1b8      	cbz	r0, 800c494 <pow+0x68>
 800c464:	2200      	movs	r2, #0
 800c466:	2300      	movs	r3, #0
 800c468:	4620      	mov	r0, r4
 800c46a:	4629      	mov	r1, r5
 800c46c:	f7f4 fb3c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c470:	2800      	cmp	r0, #0
 800c472:	d146      	bne.n	800c502 <pow+0xd6>
 800c474:	ec45 4b10 	vmov	d0, r4, r5
 800c478:	f000 f851 	bl	800c51e <finite>
 800c47c:	b338      	cbz	r0, 800c4ce <pow+0xa2>
 800c47e:	2200      	movs	r2, #0
 800c480:	2300      	movs	r3, #0
 800c482:	4620      	mov	r0, r4
 800c484:	4629      	mov	r1, r5
 800c486:	f7f4 fb39 	bl	8000afc <__aeabi_dcmplt>
 800c48a:	b300      	cbz	r0, 800c4ce <pow+0xa2>
 800c48c:	f7fe f966 	bl	800a75c <__errno>
 800c490:	2322      	movs	r3, #34	; 0x22
 800c492:	e01b      	b.n	800c4cc <pow+0xa0>
 800c494:	ec47 6b10 	vmov	d0, r6, r7
 800c498:	f000 f841 	bl	800c51e <finite>
 800c49c:	b9e0      	cbnz	r0, 800c4d8 <pow+0xac>
 800c49e:	eeb0 0a48 	vmov.f32	s0, s16
 800c4a2:	eef0 0a68 	vmov.f32	s1, s17
 800c4a6:	f000 f83a 	bl	800c51e <finite>
 800c4aa:	b1a8      	cbz	r0, 800c4d8 <pow+0xac>
 800c4ac:	ec45 4b10 	vmov	d0, r4, r5
 800c4b0:	f000 f835 	bl	800c51e <finite>
 800c4b4:	b180      	cbz	r0, 800c4d8 <pow+0xac>
 800c4b6:	4632      	mov	r2, r6
 800c4b8:	463b      	mov	r3, r7
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	4639      	mov	r1, r7
 800c4be:	f7f4 fb45 	bl	8000b4c <__aeabi_dcmpun>
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d0e2      	beq.n	800c48c <pow+0x60>
 800c4c6:	f7fe f949 	bl	800a75c <__errno>
 800c4ca:	2321      	movs	r3, #33	; 0x21
 800c4cc:	6003      	str	r3, [r0, #0]
 800c4ce:	ecbd 8b02 	vpop	{d8}
 800c4d2:	ec47 6b10 	vmov	d0, r6, r7
 800c4d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4d8:	2200      	movs	r2, #0
 800c4da:	2300      	movs	r3, #0
 800c4dc:	4630      	mov	r0, r6
 800c4de:	4639      	mov	r1, r7
 800c4e0:	f7f4 fb02 	bl	8000ae8 <__aeabi_dcmpeq>
 800c4e4:	2800      	cmp	r0, #0
 800c4e6:	d0f2      	beq.n	800c4ce <pow+0xa2>
 800c4e8:	eeb0 0a48 	vmov.f32	s0, s16
 800c4ec:	eef0 0a68 	vmov.f32	s1, s17
 800c4f0:	f000 f815 	bl	800c51e <finite>
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	d0ea      	beq.n	800c4ce <pow+0xa2>
 800c4f8:	ec45 4b10 	vmov	d0, r4, r5
 800c4fc:	f000 f80f 	bl	800c51e <finite>
 800c500:	e7c3      	b.n	800c48a <pow+0x5e>
 800c502:	4f01      	ldr	r7, [pc, #4]	; (800c508 <pow+0xdc>)
 800c504:	2600      	movs	r6, #0
 800c506:	e7e2      	b.n	800c4ce <pow+0xa2>
 800c508:	3ff00000 	.word	0x3ff00000

0800c50c <fabs>:
 800c50c:	ec51 0b10 	vmov	r0, r1, d0
 800c510:	ee10 2a10 	vmov	r2, s0
 800c514:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c518:	ec43 2b10 	vmov	d0, r2, r3
 800c51c:	4770      	bx	lr

0800c51e <finite>:
 800c51e:	b082      	sub	sp, #8
 800c520:	ed8d 0b00 	vstr	d0, [sp]
 800c524:	9801      	ldr	r0, [sp, #4]
 800c526:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c52a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c52e:	0fc0      	lsrs	r0, r0, #31
 800c530:	b002      	add	sp, #8
 800c532:	4770      	bx	lr
 800c534:	0000      	movs	r0, r0
	...

0800c538 <__ieee754_pow>:
 800c538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c53c:	ed2d 8b06 	vpush	{d8-d10}
 800c540:	b089      	sub	sp, #36	; 0x24
 800c542:	ed8d 1b00 	vstr	d1, [sp]
 800c546:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c54a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c54e:	ea58 0102 	orrs.w	r1, r8, r2
 800c552:	ec57 6b10 	vmov	r6, r7, d0
 800c556:	d115      	bne.n	800c584 <__ieee754_pow+0x4c>
 800c558:	19b3      	adds	r3, r6, r6
 800c55a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c55e:	4152      	adcs	r2, r2
 800c560:	4299      	cmp	r1, r3
 800c562:	4b89      	ldr	r3, [pc, #548]	; (800c788 <__ieee754_pow+0x250>)
 800c564:	4193      	sbcs	r3, r2
 800c566:	f080 84d1 	bcs.w	800cf0c <__ieee754_pow+0x9d4>
 800c56a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c56e:	4630      	mov	r0, r6
 800c570:	4639      	mov	r1, r7
 800c572:	f7f3 fe9b 	bl	80002ac <__adddf3>
 800c576:	ec41 0b10 	vmov	d0, r0, r1
 800c57a:	b009      	add	sp, #36	; 0x24
 800c57c:	ecbd 8b06 	vpop	{d8-d10}
 800c580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c584:	4b81      	ldr	r3, [pc, #516]	; (800c78c <__ieee754_pow+0x254>)
 800c586:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c58a:	429c      	cmp	r4, r3
 800c58c:	ee10 aa10 	vmov	sl, s0
 800c590:	463d      	mov	r5, r7
 800c592:	dc06      	bgt.n	800c5a2 <__ieee754_pow+0x6a>
 800c594:	d101      	bne.n	800c59a <__ieee754_pow+0x62>
 800c596:	2e00      	cmp	r6, #0
 800c598:	d1e7      	bne.n	800c56a <__ieee754_pow+0x32>
 800c59a:	4598      	cmp	r8, r3
 800c59c:	dc01      	bgt.n	800c5a2 <__ieee754_pow+0x6a>
 800c59e:	d10f      	bne.n	800c5c0 <__ieee754_pow+0x88>
 800c5a0:	b172      	cbz	r2, 800c5c0 <__ieee754_pow+0x88>
 800c5a2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c5a6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c5aa:	ea55 050a 	orrs.w	r5, r5, sl
 800c5ae:	d1dc      	bne.n	800c56a <__ieee754_pow+0x32>
 800c5b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c5b4:	18db      	adds	r3, r3, r3
 800c5b6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c5ba:	4152      	adcs	r2, r2
 800c5bc:	429d      	cmp	r5, r3
 800c5be:	e7d0      	b.n	800c562 <__ieee754_pow+0x2a>
 800c5c0:	2d00      	cmp	r5, #0
 800c5c2:	da3b      	bge.n	800c63c <__ieee754_pow+0x104>
 800c5c4:	4b72      	ldr	r3, [pc, #456]	; (800c790 <__ieee754_pow+0x258>)
 800c5c6:	4598      	cmp	r8, r3
 800c5c8:	dc51      	bgt.n	800c66e <__ieee754_pow+0x136>
 800c5ca:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c5ce:	4598      	cmp	r8, r3
 800c5d0:	f340 84ab 	ble.w	800cf2a <__ieee754_pow+0x9f2>
 800c5d4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c5d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c5dc:	2b14      	cmp	r3, #20
 800c5de:	dd0f      	ble.n	800c600 <__ieee754_pow+0xc8>
 800c5e0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c5e4:	fa22 f103 	lsr.w	r1, r2, r3
 800c5e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	f040 849c 	bne.w	800cf2a <__ieee754_pow+0x9f2>
 800c5f2:	f001 0101 	and.w	r1, r1, #1
 800c5f6:	f1c1 0302 	rsb	r3, r1, #2
 800c5fa:	9304      	str	r3, [sp, #16]
 800c5fc:	b182      	cbz	r2, 800c620 <__ieee754_pow+0xe8>
 800c5fe:	e05f      	b.n	800c6c0 <__ieee754_pow+0x188>
 800c600:	2a00      	cmp	r2, #0
 800c602:	d15b      	bne.n	800c6bc <__ieee754_pow+0x184>
 800c604:	f1c3 0314 	rsb	r3, r3, #20
 800c608:	fa48 f103 	asr.w	r1, r8, r3
 800c60c:	fa01 f303 	lsl.w	r3, r1, r3
 800c610:	4543      	cmp	r3, r8
 800c612:	f040 8487 	bne.w	800cf24 <__ieee754_pow+0x9ec>
 800c616:	f001 0101 	and.w	r1, r1, #1
 800c61a:	f1c1 0302 	rsb	r3, r1, #2
 800c61e:	9304      	str	r3, [sp, #16]
 800c620:	4b5c      	ldr	r3, [pc, #368]	; (800c794 <__ieee754_pow+0x25c>)
 800c622:	4598      	cmp	r8, r3
 800c624:	d132      	bne.n	800c68c <__ieee754_pow+0x154>
 800c626:	f1b9 0f00 	cmp.w	r9, #0
 800c62a:	f280 8477 	bge.w	800cf1c <__ieee754_pow+0x9e4>
 800c62e:	4959      	ldr	r1, [pc, #356]	; (800c794 <__ieee754_pow+0x25c>)
 800c630:	4632      	mov	r2, r6
 800c632:	463b      	mov	r3, r7
 800c634:	2000      	movs	r0, #0
 800c636:	f7f4 f919 	bl	800086c <__aeabi_ddiv>
 800c63a:	e79c      	b.n	800c576 <__ieee754_pow+0x3e>
 800c63c:	2300      	movs	r3, #0
 800c63e:	9304      	str	r3, [sp, #16]
 800c640:	2a00      	cmp	r2, #0
 800c642:	d13d      	bne.n	800c6c0 <__ieee754_pow+0x188>
 800c644:	4b51      	ldr	r3, [pc, #324]	; (800c78c <__ieee754_pow+0x254>)
 800c646:	4598      	cmp	r8, r3
 800c648:	d1ea      	bne.n	800c620 <__ieee754_pow+0xe8>
 800c64a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c64e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c652:	ea53 030a 	orrs.w	r3, r3, sl
 800c656:	f000 8459 	beq.w	800cf0c <__ieee754_pow+0x9d4>
 800c65a:	4b4f      	ldr	r3, [pc, #316]	; (800c798 <__ieee754_pow+0x260>)
 800c65c:	429c      	cmp	r4, r3
 800c65e:	dd08      	ble.n	800c672 <__ieee754_pow+0x13a>
 800c660:	f1b9 0f00 	cmp.w	r9, #0
 800c664:	f2c0 8456 	blt.w	800cf14 <__ieee754_pow+0x9dc>
 800c668:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c66c:	e783      	b.n	800c576 <__ieee754_pow+0x3e>
 800c66e:	2302      	movs	r3, #2
 800c670:	e7e5      	b.n	800c63e <__ieee754_pow+0x106>
 800c672:	f1b9 0f00 	cmp.w	r9, #0
 800c676:	f04f 0000 	mov.w	r0, #0
 800c67a:	f04f 0100 	mov.w	r1, #0
 800c67e:	f6bf af7a 	bge.w	800c576 <__ieee754_pow+0x3e>
 800c682:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c686:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c68a:	e774      	b.n	800c576 <__ieee754_pow+0x3e>
 800c68c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c690:	d106      	bne.n	800c6a0 <__ieee754_pow+0x168>
 800c692:	4632      	mov	r2, r6
 800c694:	463b      	mov	r3, r7
 800c696:	4630      	mov	r0, r6
 800c698:	4639      	mov	r1, r7
 800c69a:	f7f3 ffbd 	bl	8000618 <__aeabi_dmul>
 800c69e:	e76a      	b.n	800c576 <__ieee754_pow+0x3e>
 800c6a0:	4b3e      	ldr	r3, [pc, #248]	; (800c79c <__ieee754_pow+0x264>)
 800c6a2:	4599      	cmp	r9, r3
 800c6a4:	d10c      	bne.n	800c6c0 <__ieee754_pow+0x188>
 800c6a6:	2d00      	cmp	r5, #0
 800c6a8:	db0a      	blt.n	800c6c0 <__ieee754_pow+0x188>
 800c6aa:	ec47 6b10 	vmov	d0, r6, r7
 800c6ae:	b009      	add	sp, #36	; 0x24
 800c6b0:	ecbd 8b06 	vpop	{d8-d10}
 800c6b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b8:	f000 bd18 	b.w	800d0ec <__ieee754_sqrt>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	9304      	str	r3, [sp, #16]
 800c6c0:	ec47 6b10 	vmov	d0, r6, r7
 800c6c4:	f7ff ff22 	bl	800c50c <fabs>
 800c6c8:	ec51 0b10 	vmov	r0, r1, d0
 800c6cc:	f1ba 0f00 	cmp.w	sl, #0
 800c6d0:	d129      	bne.n	800c726 <__ieee754_pow+0x1ee>
 800c6d2:	b124      	cbz	r4, 800c6de <__ieee754_pow+0x1a6>
 800c6d4:	4b2f      	ldr	r3, [pc, #188]	; (800c794 <__ieee754_pow+0x25c>)
 800c6d6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d123      	bne.n	800c726 <__ieee754_pow+0x1ee>
 800c6de:	f1b9 0f00 	cmp.w	r9, #0
 800c6e2:	da05      	bge.n	800c6f0 <__ieee754_pow+0x1b8>
 800c6e4:	4602      	mov	r2, r0
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	492a      	ldr	r1, [pc, #168]	; (800c794 <__ieee754_pow+0x25c>)
 800c6ec:	f7f4 f8be 	bl	800086c <__aeabi_ddiv>
 800c6f0:	2d00      	cmp	r5, #0
 800c6f2:	f6bf af40 	bge.w	800c576 <__ieee754_pow+0x3e>
 800c6f6:	9b04      	ldr	r3, [sp, #16]
 800c6f8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c6fc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c700:	431c      	orrs	r4, r3
 800c702:	d108      	bne.n	800c716 <__ieee754_pow+0x1de>
 800c704:	4602      	mov	r2, r0
 800c706:	460b      	mov	r3, r1
 800c708:	4610      	mov	r0, r2
 800c70a:	4619      	mov	r1, r3
 800c70c:	f7f3 fdcc 	bl	80002a8 <__aeabi_dsub>
 800c710:	4602      	mov	r2, r0
 800c712:	460b      	mov	r3, r1
 800c714:	e78f      	b.n	800c636 <__ieee754_pow+0xfe>
 800c716:	9b04      	ldr	r3, [sp, #16]
 800c718:	2b01      	cmp	r3, #1
 800c71a:	f47f af2c 	bne.w	800c576 <__ieee754_pow+0x3e>
 800c71e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c722:	4619      	mov	r1, r3
 800c724:	e727      	b.n	800c576 <__ieee754_pow+0x3e>
 800c726:	0feb      	lsrs	r3, r5, #31
 800c728:	3b01      	subs	r3, #1
 800c72a:	9306      	str	r3, [sp, #24]
 800c72c:	9a06      	ldr	r2, [sp, #24]
 800c72e:	9b04      	ldr	r3, [sp, #16]
 800c730:	4313      	orrs	r3, r2
 800c732:	d102      	bne.n	800c73a <__ieee754_pow+0x202>
 800c734:	4632      	mov	r2, r6
 800c736:	463b      	mov	r3, r7
 800c738:	e7e6      	b.n	800c708 <__ieee754_pow+0x1d0>
 800c73a:	4b19      	ldr	r3, [pc, #100]	; (800c7a0 <__ieee754_pow+0x268>)
 800c73c:	4598      	cmp	r8, r3
 800c73e:	f340 80fb 	ble.w	800c938 <__ieee754_pow+0x400>
 800c742:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c746:	4598      	cmp	r8, r3
 800c748:	4b13      	ldr	r3, [pc, #76]	; (800c798 <__ieee754_pow+0x260>)
 800c74a:	dd0c      	ble.n	800c766 <__ieee754_pow+0x22e>
 800c74c:	429c      	cmp	r4, r3
 800c74e:	dc0f      	bgt.n	800c770 <__ieee754_pow+0x238>
 800c750:	f1b9 0f00 	cmp.w	r9, #0
 800c754:	da0f      	bge.n	800c776 <__ieee754_pow+0x23e>
 800c756:	2000      	movs	r0, #0
 800c758:	b009      	add	sp, #36	; 0x24
 800c75a:	ecbd 8b06 	vpop	{d8-d10}
 800c75e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c762:	f000 bcba 	b.w	800d0da <__math_oflow>
 800c766:	429c      	cmp	r4, r3
 800c768:	dbf2      	blt.n	800c750 <__ieee754_pow+0x218>
 800c76a:	4b0a      	ldr	r3, [pc, #40]	; (800c794 <__ieee754_pow+0x25c>)
 800c76c:	429c      	cmp	r4, r3
 800c76e:	dd19      	ble.n	800c7a4 <__ieee754_pow+0x26c>
 800c770:	f1b9 0f00 	cmp.w	r9, #0
 800c774:	dcef      	bgt.n	800c756 <__ieee754_pow+0x21e>
 800c776:	2000      	movs	r0, #0
 800c778:	b009      	add	sp, #36	; 0x24
 800c77a:	ecbd 8b06 	vpop	{d8-d10}
 800c77e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c782:	f000 bca1 	b.w	800d0c8 <__math_uflow>
 800c786:	bf00      	nop
 800c788:	fff00000 	.word	0xfff00000
 800c78c:	7ff00000 	.word	0x7ff00000
 800c790:	433fffff 	.word	0x433fffff
 800c794:	3ff00000 	.word	0x3ff00000
 800c798:	3fefffff 	.word	0x3fefffff
 800c79c:	3fe00000 	.word	0x3fe00000
 800c7a0:	41e00000 	.word	0x41e00000
 800c7a4:	4b60      	ldr	r3, [pc, #384]	; (800c928 <__ieee754_pow+0x3f0>)
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	f7f3 fd7e 	bl	80002a8 <__aeabi_dsub>
 800c7ac:	a354      	add	r3, pc, #336	; (adr r3, 800c900 <__ieee754_pow+0x3c8>)
 800c7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b2:	4604      	mov	r4, r0
 800c7b4:	460d      	mov	r5, r1
 800c7b6:	f7f3 ff2f 	bl	8000618 <__aeabi_dmul>
 800c7ba:	a353      	add	r3, pc, #332	; (adr r3, 800c908 <__ieee754_pow+0x3d0>)
 800c7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c0:	4606      	mov	r6, r0
 800c7c2:	460f      	mov	r7, r1
 800c7c4:	4620      	mov	r0, r4
 800c7c6:	4629      	mov	r1, r5
 800c7c8:	f7f3 ff26 	bl	8000618 <__aeabi_dmul>
 800c7cc:	4b57      	ldr	r3, [pc, #348]	; (800c92c <__ieee754_pow+0x3f4>)
 800c7ce:	4682      	mov	sl, r0
 800c7d0:	468b      	mov	fp, r1
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	f7f3 ff1e 	bl	8000618 <__aeabi_dmul>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	a14b      	add	r1, pc, #300	; (adr r1, 800c910 <__ieee754_pow+0x3d8>)
 800c7e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7e6:	f7f3 fd5f 	bl	80002a8 <__aeabi_dsub>
 800c7ea:	4622      	mov	r2, r4
 800c7ec:	462b      	mov	r3, r5
 800c7ee:	f7f3 ff13 	bl	8000618 <__aeabi_dmul>
 800c7f2:	4602      	mov	r2, r0
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	494d      	ldr	r1, [pc, #308]	; (800c930 <__ieee754_pow+0x3f8>)
 800c7fa:	f7f3 fd55 	bl	80002a8 <__aeabi_dsub>
 800c7fe:	4622      	mov	r2, r4
 800c800:	4680      	mov	r8, r0
 800c802:	4689      	mov	r9, r1
 800c804:	462b      	mov	r3, r5
 800c806:	4620      	mov	r0, r4
 800c808:	4629      	mov	r1, r5
 800c80a:	f7f3 ff05 	bl	8000618 <__aeabi_dmul>
 800c80e:	4602      	mov	r2, r0
 800c810:	460b      	mov	r3, r1
 800c812:	4640      	mov	r0, r8
 800c814:	4649      	mov	r1, r9
 800c816:	f7f3 feff 	bl	8000618 <__aeabi_dmul>
 800c81a:	a33f      	add	r3, pc, #252	; (adr r3, 800c918 <__ieee754_pow+0x3e0>)
 800c81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c820:	f7f3 fefa 	bl	8000618 <__aeabi_dmul>
 800c824:	4602      	mov	r2, r0
 800c826:	460b      	mov	r3, r1
 800c828:	4650      	mov	r0, sl
 800c82a:	4659      	mov	r1, fp
 800c82c:	f7f3 fd3c 	bl	80002a8 <__aeabi_dsub>
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4680      	mov	r8, r0
 800c836:	4689      	mov	r9, r1
 800c838:	4630      	mov	r0, r6
 800c83a:	4639      	mov	r1, r7
 800c83c:	f7f3 fd36 	bl	80002ac <__adddf3>
 800c840:	2000      	movs	r0, #0
 800c842:	4632      	mov	r2, r6
 800c844:	463b      	mov	r3, r7
 800c846:	4604      	mov	r4, r0
 800c848:	460d      	mov	r5, r1
 800c84a:	f7f3 fd2d 	bl	80002a8 <__aeabi_dsub>
 800c84e:	4602      	mov	r2, r0
 800c850:	460b      	mov	r3, r1
 800c852:	4640      	mov	r0, r8
 800c854:	4649      	mov	r1, r9
 800c856:	f7f3 fd27 	bl	80002a8 <__aeabi_dsub>
 800c85a:	9b04      	ldr	r3, [sp, #16]
 800c85c:	9a06      	ldr	r2, [sp, #24]
 800c85e:	3b01      	subs	r3, #1
 800c860:	4313      	orrs	r3, r2
 800c862:	4682      	mov	sl, r0
 800c864:	468b      	mov	fp, r1
 800c866:	f040 81e7 	bne.w	800cc38 <__ieee754_pow+0x700>
 800c86a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c920 <__ieee754_pow+0x3e8>
 800c86e:	eeb0 8a47 	vmov.f32	s16, s14
 800c872:	eef0 8a67 	vmov.f32	s17, s15
 800c876:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c87a:	2600      	movs	r6, #0
 800c87c:	4632      	mov	r2, r6
 800c87e:	463b      	mov	r3, r7
 800c880:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c884:	f7f3 fd10 	bl	80002a8 <__aeabi_dsub>
 800c888:	4622      	mov	r2, r4
 800c88a:	462b      	mov	r3, r5
 800c88c:	f7f3 fec4 	bl	8000618 <__aeabi_dmul>
 800c890:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c894:	4680      	mov	r8, r0
 800c896:	4689      	mov	r9, r1
 800c898:	4650      	mov	r0, sl
 800c89a:	4659      	mov	r1, fp
 800c89c:	f7f3 febc 	bl	8000618 <__aeabi_dmul>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	460b      	mov	r3, r1
 800c8a4:	4640      	mov	r0, r8
 800c8a6:	4649      	mov	r1, r9
 800c8a8:	f7f3 fd00 	bl	80002ac <__adddf3>
 800c8ac:	4632      	mov	r2, r6
 800c8ae:	463b      	mov	r3, r7
 800c8b0:	4680      	mov	r8, r0
 800c8b2:	4689      	mov	r9, r1
 800c8b4:	4620      	mov	r0, r4
 800c8b6:	4629      	mov	r1, r5
 800c8b8:	f7f3 feae 	bl	8000618 <__aeabi_dmul>
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4604      	mov	r4, r0
 800c8c0:	460d      	mov	r5, r1
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	4649      	mov	r1, r9
 800c8c6:	4640      	mov	r0, r8
 800c8c8:	f7f3 fcf0 	bl	80002ac <__adddf3>
 800c8cc:	4b19      	ldr	r3, [pc, #100]	; (800c934 <__ieee754_pow+0x3fc>)
 800c8ce:	4299      	cmp	r1, r3
 800c8d0:	ec45 4b19 	vmov	d9, r4, r5
 800c8d4:	4606      	mov	r6, r0
 800c8d6:	460f      	mov	r7, r1
 800c8d8:	468b      	mov	fp, r1
 800c8da:	f340 82f0 	ble.w	800cebe <__ieee754_pow+0x986>
 800c8de:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c8e2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c8e6:	4303      	orrs	r3, r0
 800c8e8:	f000 81e4 	beq.w	800ccb4 <__ieee754_pow+0x77c>
 800c8ec:	ec51 0b18 	vmov	r0, r1, d8
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	f7f4 f902 	bl	8000afc <__aeabi_dcmplt>
 800c8f8:	3800      	subs	r0, #0
 800c8fa:	bf18      	it	ne
 800c8fc:	2001      	movne	r0, #1
 800c8fe:	e72b      	b.n	800c758 <__ieee754_pow+0x220>
 800c900:	60000000 	.word	0x60000000
 800c904:	3ff71547 	.word	0x3ff71547
 800c908:	f85ddf44 	.word	0xf85ddf44
 800c90c:	3e54ae0b 	.word	0x3e54ae0b
 800c910:	55555555 	.word	0x55555555
 800c914:	3fd55555 	.word	0x3fd55555
 800c918:	652b82fe 	.word	0x652b82fe
 800c91c:	3ff71547 	.word	0x3ff71547
 800c920:	00000000 	.word	0x00000000
 800c924:	bff00000 	.word	0xbff00000
 800c928:	3ff00000 	.word	0x3ff00000
 800c92c:	3fd00000 	.word	0x3fd00000
 800c930:	3fe00000 	.word	0x3fe00000
 800c934:	408fffff 	.word	0x408fffff
 800c938:	4bd5      	ldr	r3, [pc, #852]	; (800cc90 <__ieee754_pow+0x758>)
 800c93a:	402b      	ands	r3, r5
 800c93c:	2200      	movs	r2, #0
 800c93e:	b92b      	cbnz	r3, 800c94c <__ieee754_pow+0x414>
 800c940:	4bd4      	ldr	r3, [pc, #848]	; (800cc94 <__ieee754_pow+0x75c>)
 800c942:	f7f3 fe69 	bl	8000618 <__aeabi_dmul>
 800c946:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c94a:	460c      	mov	r4, r1
 800c94c:	1523      	asrs	r3, r4, #20
 800c94e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c952:	4413      	add	r3, r2
 800c954:	9305      	str	r3, [sp, #20]
 800c956:	4bd0      	ldr	r3, [pc, #832]	; (800cc98 <__ieee754_pow+0x760>)
 800c958:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c95c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c960:	429c      	cmp	r4, r3
 800c962:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c966:	dd08      	ble.n	800c97a <__ieee754_pow+0x442>
 800c968:	4bcc      	ldr	r3, [pc, #816]	; (800cc9c <__ieee754_pow+0x764>)
 800c96a:	429c      	cmp	r4, r3
 800c96c:	f340 8162 	ble.w	800cc34 <__ieee754_pow+0x6fc>
 800c970:	9b05      	ldr	r3, [sp, #20]
 800c972:	3301      	adds	r3, #1
 800c974:	9305      	str	r3, [sp, #20]
 800c976:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c97a:	2400      	movs	r4, #0
 800c97c:	00e3      	lsls	r3, r4, #3
 800c97e:	9307      	str	r3, [sp, #28]
 800c980:	4bc7      	ldr	r3, [pc, #796]	; (800cca0 <__ieee754_pow+0x768>)
 800c982:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c986:	ed93 7b00 	vldr	d7, [r3]
 800c98a:	4629      	mov	r1, r5
 800c98c:	ec53 2b17 	vmov	r2, r3, d7
 800c990:	eeb0 9a47 	vmov.f32	s18, s14
 800c994:	eef0 9a67 	vmov.f32	s19, s15
 800c998:	4682      	mov	sl, r0
 800c99a:	f7f3 fc85 	bl	80002a8 <__aeabi_dsub>
 800c99e:	4652      	mov	r2, sl
 800c9a0:	4606      	mov	r6, r0
 800c9a2:	460f      	mov	r7, r1
 800c9a4:	462b      	mov	r3, r5
 800c9a6:	ec51 0b19 	vmov	r0, r1, d9
 800c9aa:	f7f3 fc7f 	bl	80002ac <__adddf3>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	2000      	movs	r0, #0
 800c9b4:	49bb      	ldr	r1, [pc, #748]	; (800cca4 <__ieee754_pow+0x76c>)
 800c9b6:	f7f3 ff59 	bl	800086c <__aeabi_ddiv>
 800c9ba:	ec41 0b1a 	vmov	d10, r0, r1
 800c9be:	4602      	mov	r2, r0
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	4630      	mov	r0, r6
 800c9c4:	4639      	mov	r1, r7
 800c9c6:	f7f3 fe27 	bl	8000618 <__aeabi_dmul>
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9d0:	9302      	str	r3, [sp, #8]
 800c9d2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c9d6:	46ab      	mov	fp, r5
 800c9d8:	106d      	asrs	r5, r5, #1
 800c9da:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c9de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c9e2:	ec41 0b18 	vmov	d8, r0, r1
 800c9e6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	4614      	mov	r4, r2
 800c9f2:	461d      	mov	r5, r3
 800c9f4:	f7f3 fe10 	bl	8000618 <__aeabi_dmul>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	460b      	mov	r3, r1
 800c9fc:	4630      	mov	r0, r6
 800c9fe:	4639      	mov	r1, r7
 800ca00:	f7f3 fc52 	bl	80002a8 <__aeabi_dsub>
 800ca04:	ec53 2b19 	vmov	r2, r3, d9
 800ca08:	4606      	mov	r6, r0
 800ca0a:	460f      	mov	r7, r1
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	4629      	mov	r1, r5
 800ca10:	f7f3 fc4a 	bl	80002a8 <__aeabi_dsub>
 800ca14:	4602      	mov	r2, r0
 800ca16:	460b      	mov	r3, r1
 800ca18:	4650      	mov	r0, sl
 800ca1a:	4659      	mov	r1, fp
 800ca1c:	f7f3 fc44 	bl	80002a8 <__aeabi_dsub>
 800ca20:	4642      	mov	r2, r8
 800ca22:	464b      	mov	r3, r9
 800ca24:	f7f3 fdf8 	bl	8000618 <__aeabi_dmul>
 800ca28:	4602      	mov	r2, r0
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	4630      	mov	r0, r6
 800ca2e:	4639      	mov	r1, r7
 800ca30:	f7f3 fc3a 	bl	80002a8 <__aeabi_dsub>
 800ca34:	ec53 2b1a 	vmov	r2, r3, d10
 800ca38:	f7f3 fdee 	bl	8000618 <__aeabi_dmul>
 800ca3c:	ec53 2b18 	vmov	r2, r3, d8
 800ca40:	ec41 0b19 	vmov	d9, r0, r1
 800ca44:	ec51 0b18 	vmov	r0, r1, d8
 800ca48:	f7f3 fde6 	bl	8000618 <__aeabi_dmul>
 800ca4c:	a37c      	add	r3, pc, #496	; (adr r3, 800cc40 <__ieee754_pow+0x708>)
 800ca4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca52:	4604      	mov	r4, r0
 800ca54:	460d      	mov	r5, r1
 800ca56:	f7f3 fddf 	bl	8000618 <__aeabi_dmul>
 800ca5a:	a37b      	add	r3, pc, #492	; (adr r3, 800cc48 <__ieee754_pow+0x710>)
 800ca5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca60:	f7f3 fc24 	bl	80002ac <__adddf3>
 800ca64:	4622      	mov	r2, r4
 800ca66:	462b      	mov	r3, r5
 800ca68:	f7f3 fdd6 	bl	8000618 <__aeabi_dmul>
 800ca6c:	a378      	add	r3, pc, #480	; (adr r3, 800cc50 <__ieee754_pow+0x718>)
 800ca6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca72:	f7f3 fc1b 	bl	80002ac <__adddf3>
 800ca76:	4622      	mov	r2, r4
 800ca78:	462b      	mov	r3, r5
 800ca7a:	f7f3 fdcd 	bl	8000618 <__aeabi_dmul>
 800ca7e:	a376      	add	r3, pc, #472	; (adr r3, 800cc58 <__ieee754_pow+0x720>)
 800ca80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca84:	f7f3 fc12 	bl	80002ac <__adddf3>
 800ca88:	4622      	mov	r2, r4
 800ca8a:	462b      	mov	r3, r5
 800ca8c:	f7f3 fdc4 	bl	8000618 <__aeabi_dmul>
 800ca90:	a373      	add	r3, pc, #460	; (adr r3, 800cc60 <__ieee754_pow+0x728>)
 800ca92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca96:	f7f3 fc09 	bl	80002ac <__adddf3>
 800ca9a:	4622      	mov	r2, r4
 800ca9c:	462b      	mov	r3, r5
 800ca9e:	f7f3 fdbb 	bl	8000618 <__aeabi_dmul>
 800caa2:	a371      	add	r3, pc, #452	; (adr r3, 800cc68 <__ieee754_pow+0x730>)
 800caa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa8:	f7f3 fc00 	bl	80002ac <__adddf3>
 800caac:	4622      	mov	r2, r4
 800caae:	4606      	mov	r6, r0
 800cab0:	460f      	mov	r7, r1
 800cab2:	462b      	mov	r3, r5
 800cab4:	4620      	mov	r0, r4
 800cab6:	4629      	mov	r1, r5
 800cab8:	f7f3 fdae 	bl	8000618 <__aeabi_dmul>
 800cabc:	4602      	mov	r2, r0
 800cabe:	460b      	mov	r3, r1
 800cac0:	4630      	mov	r0, r6
 800cac2:	4639      	mov	r1, r7
 800cac4:	f7f3 fda8 	bl	8000618 <__aeabi_dmul>
 800cac8:	4642      	mov	r2, r8
 800caca:	4604      	mov	r4, r0
 800cacc:	460d      	mov	r5, r1
 800cace:	464b      	mov	r3, r9
 800cad0:	ec51 0b18 	vmov	r0, r1, d8
 800cad4:	f7f3 fbea 	bl	80002ac <__adddf3>
 800cad8:	ec53 2b19 	vmov	r2, r3, d9
 800cadc:	f7f3 fd9c 	bl	8000618 <__aeabi_dmul>
 800cae0:	4622      	mov	r2, r4
 800cae2:	462b      	mov	r3, r5
 800cae4:	f7f3 fbe2 	bl	80002ac <__adddf3>
 800cae8:	4642      	mov	r2, r8
 800caea:	4682      	mov	sl, r0
 800caec:	468b      	mov	fp, r1
 800caee:	464b      	mov	r3, r9
 800caf0:	4640      	mov	r0, r8
 800caf2:	4649      	mov	r1, r9
 800caf4:	f7f3 fd90 	bl	8000618 <__aeabi_dmul>
 800caf8:	4b6b      	ldr	r3, [pc, #428]	; (800cca8 <__ieee754_pow+0x770>)
 800cafa:	2200      	movs	r2, #0
 800cafc:	4606      	mov	r6, r0
 800cafe:	460f      	mov	r7, r1
 800cb00:	f7f3 fbd4 	bl	80002ac <__adddf3>
 800cb04:	4652      	mov	r2, sl
 800cb06:	465b      	mov	r3, fp
 800cb08:	f7f3 fbd0 	bl	80002ac <__adddf3>
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	4604      	mov	r4, r0
 800cb10:	460d      	mov	r5, r1
 800cb12:	4602      	mov	r2, r0
 800cb14:	460b      	mov	r3, r1
 800cb16:	4640      	mov	r0, r8
 800cb18:	4649      	mov	r1, r9
 800cb1a:	f7f3 fd7d 	bl	8000618 <__aeabi_dmul>
 800cb1e:	4b62      	ldr	r3, [pc, #392]	; (800cca8 <__ieee754_pow+0x770>)
 800cb20:	4680      	mov	r8, r0
 800cb22:	4689      	mov	r9, r1
 800cb24:	2200      	movs	r2, #0
 800cb26:	4620      	mov	r0, r4
 800cb28:	4629      	mov	r1, r5
 800cb2a:	f7f3 fbbd 	bl	80002a8 <__aeabi_dsub>
 800cb2e:	4632      	mov	r2, r6
 800cb30:	463b      	mov	r3, r7
 800cb32:	f7f3 fbb9 	bl	80002a8 <__aeabi_dsub>
 800cb36:	4602      	mov	r2, r0
 800cb38:	460b      	mov	r3, r1
 800cb3a:	4650      	mov	r0, sl
 800cb3c:	4659      	mov	r1, fp
 800cb3e:	f7f3 fbb3 	bl	80002a8 <__aeabi_dsub>
 800cb42:	ec53 2b18 	vmov	r2, r3, d8
 800cb46:	f7f3 fd67 	bl	8000618 <__aeabi_dmul>
 800cb4a:	4622      	mov	r2, r4
 800cb4c:	4606      	mov	r6, r0
 800cb4e:	460f      	mov	r7, r1
 800cb50:	462b      	mov	r3, r5
 800cb52:	ec51 0b19 	vmov	r0, r1, d9
 800cb56:	f7f3 fd5f 	bl	8000618 <__aeabi_dmul>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	4630      	mov	r0, r6
 800cb60:	4639      	mov	r1, r7
 800cb62:	f7f3 fba3 	bl	80002ac <__adddf3>
 800cb66:	4606      	mov	r6, r0
 800cb68:	460f      	mov	r7, r1
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4640      	mov	r0, r8
 800cb70:	4649      	mov	r1, r9
 800cb72:	f7f3 fb9b 	bl	80002ac <__adddf3>
 800cb76:	a33e      	add	r3, pc, #248	; (adr r3, 800cc70 <__ieee754_pow+0x738>)
 800cb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	4604      	mov	r4, r0
 800cb80:	460d      	mov	r5, r1
 800cb82:	f7f3 fd49 	bl	8000618 <__aeabi_dmul>
 800cb86:	4642      	mov	r2, r8
 800cb88:	ec41 0b18 	vmov	d8, r0, r1
 800cb8c:	464b      	mov	r3, r9
 800cb8e:	4620      	mov	r0, r4
 800cb90:	4629      	mov	r1, r5
 800cb92:	f7f3 fb89 	bl	80002a8 <__aeabi_dsub>
 800cb96:	4602      	mov	r2, r0
 800cb98:	460b      	mov	r3, r1
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	f7f3 fb83 	bl	80002a8 <__aeabi_dsub>
 800cba2:	a335      	add	r3, pc, #212	; (adr r3, 800cc78 <__ieee754_pow+0x740>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	f7f3 fd36 	bl	8000618 <__aeabi_dmul>
 800cbac:	a334      	add	r3, pc, #208	; (adr r3, 800cc80 <__ieee754_pow+0x748>)
 800cbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb2:	4606      	mov	r6, r0
 800cbb4:	460f      	mov	r7, r1
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	4629      	mov	r1, r5
 800cbba:	f7f3 fd2d 	bl	8000618 <__aeabi_dmul>
 800cbbe:	4602      	mov	r2, r0
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	4630      	mov	r0, r6
 800cbc4:	4639      	mov	r1, r7
 800cbc6:	f7f3 fb71 	bl	80002ac <__adddf3>
 800cbca:	9a07      	ldr	r2, [sp, #28]
 800cbcc:	4b37      	ldr	r3, [pc, #220]	; (800ccac <__ieee754_pow+0x774>)
 800cbce:	4413      	add	r3, r2
 800cbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd4:	f7f3 fb6a 	bl	80002ac <__adddf3>
 800cbd8:	4682      	mov	sl, r0
 800cbda:	9805      	ldr	r0, [sp, #20]
 800cbdc:	468b      	mov	fp, r1
 800cbde:	f7f3 fcb1 	bl	8000544 <__aeabi_i2d>
 800cbe2:	9a07      	ldr	r2, [sp, #28]
 800cbe4:	4b32      	ldr	r3, [pc, #200]	; (800ccb0 <__ieee754_pow+0x778>)
 800cbe6:	4413      	add	r3, r2
 800cbe8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cbec:	4606      	mov	r6, r0
 800cbee:	460f      	mov	r7, r1
 800cbf0:	4652      	mov	r2, sl
 800cbf2:	465b      	mov	r3, fp
 800cbf4:	ec51 0b18 	vmov	r0, r1, d8
 800cbf8:	f7f3 fb58 	bl	80002ac <__adddf3>
 800cbfc:	4642      	mov	r2, r8
 800cbfe:	464b      	mov	r3, r9
 800cc00:	f7f3 fb54 	bl	80002ac <__adddf3>
 800cc04:	4632      	mov	r2, r6
 800cc06:	463b      	mov	r3, r7
 800cc08:	f7f3 fb50 	bl	80002ac <__adddf3>
 800cc0c:	2000      	movs	r0, #0
 800cc0e:	4632      	mov	r2, r6
 800cc10:	463b      	mov	r3, r7
 800cc12:	4604      	mov	r4, r0
 800cc14:	460d      	mov	r5, r1
 800cc16:	f7f3 fb47 	bl	80002a8 <__aeabi_dsub>
 800cc1a:	4642      	mov	r2, r8
 800cc1c:	464b      	mov	r3, r9
 800cc1e:	f7f3 fb43 	bl	80002a8 <__aeabi_dsub>
 800cc22:	ec53 2b18 	vmov	r2, r3, d8
 800cc26:	f7f3 fb3f 	bl	80002a8 <__aeabi_dsub>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	4650      	mov	r0, sl
 800cc30:	4659      	mov	r1, fp
 800cc32:	e610      	b.n	800c856 <__ieee754_pow+0x31e>
 800cc34:	2401      	movs	r4, #1
 800cc36:	e6a1      	b.n	800c97c <__ieee754_pow+0x444>
 800cc38:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800cc88 <__ieee754_pow+0x750>
 800cc3c:	e617      	b.n	800c86e <__ieee754_pow+0x336>
 800cc3e:	bf00      	nop
 800cc40:	4a454eef 	.word	0x4a454eef
 800cc44:	3fca7e28 	.word	0x3fca7e28
 800cc48:	93c9db65 	.word	0x93c9db65
 800cc4c:	3fcd864a 	.word	0x3fcd864a
 800cc50:	a91d4101 	.word	0xa91d4101
 800cc54:	3fd17460 	.word	0x3fd17460
 800cc58:	518f264d 	.word	0x518f264d
 800cc5c:	3fd55555 	.word	0x3fd55555
 800cc60:	db6fabff 	.word	0xdb6fabff
 800cc64:	3fdb6db6 	.word	0x3fdb6db6
 800cc68:	33333303 	.word	0x33333303
 800cc6c:	3fe33333 	.word	0x3fe33333
 800cc70:	e0000000 	.word	0xe0000000
 800cc74:	3feec709 	.word	0x3feec709
 800cc78:	dc3a03fd 	.word	0xdc3a03fd
 800cc7c:	3feec709 	.word	0x3feec709
 800cc80:	145b01f5 	.word	0x145b01f5
 800cc84:	be3e2fe0 	.word	0xbe3e2fe0
 800cc88:	00000000 	.word	0x00000000
 800cc8c:	3ff00000 	.word	0x3ff00000
 800cc90:	7ff00000 	.word	0x7ff00000
 800cc94:	43400000 	.word	0x43400000
 800cc98:	0003988e 	.word	0x0003988e
 800cc9c:	000bb679 	.word	0x000bb679
 800cca0:	0800e148 	.word	0x0800e148
 800cca4:	3ff00000 	.word	0x3ff00000
 800cca8:	40080000 	.word	0x40080000
 800ccac:	0800e168 	.word	0x0800e168
 800ccb0:	0800e158 	.word	0x0800e158
 800ccb4:	a3b3      	add	r3, pc, #716	; (adr r3, 800cf84 <__ieee754_pow+0xa4c>)
 800ccb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccba:	4640      	mov	r0, r8
 800ccbc:	4649      	mov	r1, r9
 800ccbe:	f7f3 faf5 	bl	80002ac <__adddf3>
 800ccc2:	4622      	mov	r2, r4
 800ccc4:	ec41 0b1a 	vmov	d10, r0, r1
 800ccc8:	462b      	mov	r3, r5
 800ccca:	4630      	mov	r0, r6
 800cccc:	4639      	mov	r1, r7
 800ccce:	f7f3 faeb 	bl	80002a8 <__aeabi_dsub>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	460b      	mov	r3, r1
 800ccd6:	ec51 0b1a 	vmov	r0, r1, d10
 800ccda:	f7f3 ff2d 	bl	8000b38 <__aeabi_dcmpgt>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	f47f ae04 	bne.w	800c8ec <__ieee754_pow+0x3b4>
 800cce4:	4aa2      	ldr	r2, [pc, #648]	; (800cf70 <__ieee754_pow+0xa38>)
 800cce6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ccea:	4293      	cmp	r3, r2
 800ccec:	f340 8107 	ble.w	800cefe <__ieee754_pow+0x9c6>
 800ccf0:	151b      	asrs	r3, r3, #20
 800ccf2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ccf6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ccfa:	fa4a fa03 	asr.w	sl, sl, r3
 800ccfe:	44da      	add	sl, fp
 800cd00:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800cd04:	489b      	ldr	r0, [pc, #620]	; (800cf74 <__ieee754_pow+0xa3c>)
 800cd06:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800cd0a:	4108      	asrs	r0, r1
 800cd0c:	ea00 030a 	and.w	r3, r0, sl
 800cd10:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800cd14:	f1c1 0114 	rsb	r1, r1, #20
 800cd18:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cd1c:	fa4a fa01 	asr.w	sl, sl, r1
 800cd20:	f1bb 0f00 	cmp.w	fp, #0
 800cd24:	f04f 0200 	mov.w	r2, #0
 800cd28:	4620      	mov	r0, r4
 800cd2a:	4629      	mov	r1, r5
 800cd2c:	bfb8      	it	lt
 800cd2e:	f1ca 0a00 	rsblt	sl, sl, #0
 800cd32:	f7f3 fab9 	bl	80002a8 <__aeabi_dsub>
 800cd36:	ec41 0b19 	vmov	d9, r0, r1
 800cd3a:	4642      	mov	r2, r8
 800cd3c:	464b      	mov	r3, r9
 800cd3e:	ec51 0b19 	vmov	r0, r1, d9
 800cd42:	f7f3 fab3 	bl	80002ac <__adddf3>
 800cd46:	a37a      	add	r3, pc, #488	; (adr r3, 800cf30 <__ieee754_pow+0x9f8>)
 800cd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4c:	2000      	movs	r0, #0
 800cd4e:	4604      	mov	r4, r0
 800cd50:	460d      	mov	r5, r1
 800cd52:	f7f3 fc61 	bl	8000618 <__aeabi_dmul>
 800cd56:	ec53 2b19 	vmov	r2, r3, d9
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	460f      	mov	r7, r1
 800cd5e:	4620      	mov	r0, r4
 800cd60:	4629      	mov	r1, r5
 800cd62:	f7f3 faa1 	bl	80002a8 <__aeabi_dsub>
 800cd66:	4602      	mov	r2, r0
 800cd68:	460b      	mov	r3, r1
 800cd6a:	4640      	mov	r0, r8
 800cd6c:	4649      	mov	r1, r9
 800cd6e:	f7f3 fa9b 	bl	80002a8 <__aeabi_dsub>
 800cd72:	a371      	add	r3, pc, #452	; (adr r3, 800cf38 <__ieee754_pow+0xa00>)
 800cd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd78:	f7f3 fc4e 	bl	8000618 <__aeabi_dmul>
 800cd7c:	a370      	add	r3, pc, #448	; (adr r3, 800cf40 <__ieee754_pow+0xa08>)
 800cd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd82:	4680      	mov	r8, r0
 800cd84:	4689      	mov	r9, r1
 800cd86:	4620      	mov	r0, r4
 800cd88:	4629      	mov	r1, r5
 800cd8a:	f7f3 fc45 	bl	8000618 <__aeabi_dmul>
 800cd8e:	4602      	mov	r2, r0
 800cd90:	460b      	mov	r3, r1
 800cd92:	4640      	mov	r0, r8
 800cd94:	4649      	mov	r1, r9
 800cd96:	f7f3 fa89 	bl	80002ac <__adddf3>
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	460d      	mov	r5, r1
 800cd9e:	4602      	mov	r2, r0
 800cda0:	460b      	mov	r3, r1
 800cda2:	4630      	mov	r0, r6
 800cda4:	4639      	mov	r1, r7
 800cda6:	f7f3 fa81 	bl	80002ac <__adddf3>
 800cdaa:	4632      	mov	r2, r6
 800cdac:	463b      	mov	r3, r7
 800cdae:	4680      	mov	r8, r0
 800cdb0:	4689      	mov	r9, r1
 800cdb2:	f7f3 fa79 	bl	80002a8 <__aeabi_dsub>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	460b      	mov	r3, r1
 800cdba:	4620      	mov	r0, r4
 800cdbc:	4629      	mov	r1, r5
 800cdbe:	f7f3 fa73 	bl	80002a8 <__aeabi_dsub>
 800cdc2:	4642      	mov	r2, r8
 800cdc4:	4606      	mov	r6, r0
 800cdc6:	460f      	mov	r7, r1
 800cdc8:	464b      	mov	r3, r9
 800cdca:	4640      	mov	r0, r8
 800cdcc:	4649      	mov	r1, r9
 800cdce:	f7f3 fc23 	bl	8000618 <__aeabi_dmul>
 800cdd2:	a35d      	add	r3, pc, #372	; (adr r3, 800cf48 <__ieee754_pow+0xa10>)
 800cdd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd8:	4604      	mov	r4, r0
 800cdda:	460d      	mov	r5, r1
 800cddc:	f7f3 fc1c 	bl	8000618 <__aeabi_dmul>
 800cde0:	a35b      	add	r3, pc, #364	; (adr r3, 800cf50 <__ieee754_pow+0xa18>)
 800cde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde6:	f7f3 fa5f 	bl	80002a8 <__aeabi_dsub>
 800cdea:	4622      	mov	r2, r4
 800cdec:	462b      	mov	r3, r5
 800cdee:	f7f3 fc13 	bl	8000618 <__aeabi_dmul>
 800cdf2:	a359      	add	r3, pc, #356	; (adr r3, 800cf58 <__ieee754_pow+0xa20>)
 800cdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf8:	f7f3 fa58 	bl	80002ac <__adddf3>
 800cdfc:	4622      	mov	r2, r4
 800cdfe:	462b      	mov	r3, r5
 800ce00:	f7f3 fc0a 	bl	8000618 <__aeabi_dmul>
 800ce04:	a356      	add	r3, pc, #344	; (adr r3, 800cf60 <__ieee754_pow+0xa28>)
 800ce06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce0a:	f7f3 fa4d 	bl	80002a8 <__aeabi_dsub>
 800ce0e:	4622      	mov	r2, r4
 800ce10:	462b      	mov	r3, r5
 800ce12:	f7f3 fc01 	bl	8000618 <__aeabi_dmul>
 800ce16:	a354      	add	r3, pc, #336	; (adr r3, 800cf68 <__ieee754_pow+0xa30>)
 800ce18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1c:	f7f3 fa46 	bl	80002ac <__adddf3>
 800ce20:	4622      	mov	r2, r4
 800ce22:	462b      	mov	r3, r5
 800ce24:	f7f3 fbf8 	bl	8000618 <__aeabi_dmul>
 800ce28:	4602      	mov	r2, r0
 800ce2a:	460b      	mov	r3, r1
 800ce2c:	4640      	mov	r0, r8
 800ce2e:	4649      	mov	r1, r9
 800ce30:	f7f3 fa3a 	bl	80002a8 <__aeabi_dsub>
 800ce34:	4604      	mov	r4, r0
 800ce36:	460d      	mov	r5, r1
 800ce38:	4602      	mov	r2, r0
 800ce3a:	460b      	mov	r3, r1
 800ce3c:	4640      	mov	r0, r8
 800ce3e:	4649      	mov	r1, r9
 800ce40:	f7f3 fbea 	bl	8000618 <__aeabi_dmul>
 800ce44:	2200      	movs	r2, #0
 800ce46:	ec41 0b19 	vmov	d9, r0, r1
 800ce4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ce4e:	4620      	mov	r0, r4
 800ce50:	4629      	mov	r1, r5
 800ce52:	f7f3 fa29 	bl	80002a8 <__aeabi_dsub>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	ec51 0b19 	vmov	r0, r1, d9
 800ce5e:	f7f3 fd05 	bl	800086c <__aeabi_ddiv>
 800ce62:	4632      	mov	r2, r6
 800ce64:	4604      	mov	r4, r0
 800ce66:	460d      	mov	r5, r1
 800ce68:	463b      	mov	r3, r7
 800ce6a:	4640      	mov	r0, r8
 800ce6c:	4649      	mov	r1, r9
 800ce6e:	f7f3 fbd3 	bl	8000618 <__aeabi_dmul>
 800ce72:	4632      	mov	r2, r6
 800ce74:	463b      	mov	r3, r7
 800ce76:	f7f3 fa19 	bl	80002ac <__adddf3>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	4620      	mov	r0, r4
 800ce80:	4629      	mov	r1, r5
 800ce82:	f7f3 fa11 	bl	80002a8 <__aeabi_dsub>
 800ce86:	4642      	mov	r2, r8
 800ce88:	464b      	mov	r3, r9
 800ce8a:	f7f3 fa0d 	bl	80002a8 <__aeabi_dsub>
 800ce8e:	460b      	mov	r3, r1
 800ce90:	4602      	mov	r2, r0
 800ce92:	4939      	ldr	r1, [pc, #228]	; (800cf78 <__ieee754_pow+0xa40>)
 800ce94:	2000      	movs	r0, #0
 800ce96:	f7f3 fa07 	bl	80002a8 <__aeabi_dsub>
 800ce9a:	ec41 0b10 	vmov	d0, r0, r1
 800ce9e:	ee10 3a90 	vmov	r3, s1
 800cea2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800cea6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ceaa:	da2b      	bge.n	800cf04 <__ieee754_pow+0x9cc>
 800ceac:	4650      	mov	r0, sl
 800ceae:	f000 f86f 	bl	800cf90 <scalbn>
 800ceb2:	ec51 0b10 	vmov	r0, r1, d0
 800ceb6:	ec53 2b18 	vmov	r2, r3, d8
 800ceba:	f7ff bbee 	b.w	800c69a <__ieee754_pow+0x162>
 800cebe:	4b2f      	ldr	r3, [pc, #188]	; (800cf7c <__ieee754_pow+0xa44>)
 800cec0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cec4:	429e      	cmp	r6, r3
 800cec6:	f77f af0d 	ble.w	800cce4 <__ieee754_pow+0x7ac>
 800ceca:	4b2d      	ldr	r3, [pc, #180]	; (800cf80 <__ieee754_pow+0xa48>)
 800cecc:	440b      	add	r3, r1
 800cece:	4303      	orrs	r3, r0
 800ced0:	d009      	beq.n	800cee6 <__ieee754_pow+0x9ae>
 800ced2:	ec51 0b18 	vmov	r0, r1, d8
 800ced6:	2200      	movs	r2, #0
 800ced8:	2300      	movs	r3, #0
 800ceda:	f7f3 fe0f 	bl	8000afc <__aeabi_dcmplt>
 800cede:	3800      	subs	r0, #0
 800cee0:	bf18      	it	ne
 800cee2:	2001      	movne	r0, #1
 800cee4:	e448      	b.n	800c778 <__ieee754_pow+0x240>
 800cee6:	4622      	mov	r2, r4
 800cee8:	462b      	mov	r3, r5
 800ceea:	f7f3 f9dd 	bl	80002a8 <__aeabi_dsub>
 800ceee:	4642      	mov	r2, r8
 800cef0:	464b      	mov	r3, r9
 800cef2:	f7f3 fe17 	bl	8000b24 <__aeabi_dcmpge>
 800cef6:	2800      	cmp	r0, #0
 800cef8:	f43f aef4 	beq.w	800cce4 <__ieee754_pow+0x7ac>
 800cefc:	e7e9      	b.n	800ced2 <__ieee754_pow+0x99a>
 800cefe:	f04f 0a00 	mov.w	sl, #0
 800cf02:	e71a      	b.n	800cd3a <__ieee754_pow+0x802>
 800cf04:	ec51 0b10 	vmov	r0, r1, d0
 800cf08:	4619      	mov	r1, r3
 800cf0a:	e7d4      	b.n	800ceb6 <__ieee754_pow+0x97e>
 800cf0c:	491a      	ldr	r1, [pc, #104]	; (800cf78 <__ieee754_pow+0xa40>)
 800cf0e:	2000      	movs	r0, #0
 800cf10:	f7ff bb31 	b.w	800c576 <__ieee754_pow+0x3e>
 800cf14:	2000      	movs	r0, #0
 800cf16:	2100      	movs	r1, #0
 800cf18:	f7ff bb2d 	b.w	800c576 <__ieee754_pow+0x3e>
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	4639      	mov	r1, r7
 800cf20:	f7ff bb29 	b.w	800c576 <__ieee754_pow+0x3e>
 800cf24:	9204      	str	r2, [sp, #16]
 800cf26:	f7ff bb7b 	b.w	800c620 <__ieee754_pow+0xe8>
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	f7ff bb65 	b.w	800c5fa <__ieee754_pow+0xc2>
 800cf30:	00000000 	.word	0x00000000
 800cf34:	3fe62e43 	.word	0x3fe62e43
 800cf38:	fefa39ef 	.word	0xfefa39ef
 800cf3c:	3fe62e42 	.word	0x3fe62e42
 800cf40:	0ca86c39 	.word	0x0ca86c39
 800cf44:	be205c61 	.word	0xbe205c61
 800cf48:	72bea4d0 	.word	0x72bea4d0
 800cf4c:	3e663769 	.word	0x3e663769
 800cf50:	c5d26bf1 	.word	0xc5d26bf1
 800cf54:	3ebbbd41 	.word	0x3ebbbd41
 800cf58:	af25de2c 	.word	0xaf25de2c
 800cf5c:	3f11566a 	.word	0x3f11566a
 800cf60:	16bebd93 	.word	0x16bebd93
 800cf64:	3f66c16c 	.word	0x3f66c16c
 800cf68:	5555553e 	.word	0x5555553e
 800cf6c:	3fc55555 	.word	0x3fc55555
 800cf70:	3fe00000 	.word	0x3fe00000
 800cf74:	fff00000 	.word	0xfff00000
 800cf78:	3ff00000 	.word	0x3ff00000
 800cf7c:	4090cbff 	.word	0x4090cbff
 800cf80:	3f6f3400 	.word	0x3f6f3400
 800cf84:	652b82fe 	.word	0x652b82fe
 800cf88:	3c971547 	.word	0x3c971547
 800cf8c:	00000000 	.word	0x00000000

0800cf90 <scalbn>:
 800cf90:	b570      	push	{r4, r5, r6, lr}
 800cf92:	ec55 4b10 	vmov	r4, r5, d0
 800cf96:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cf9a:	4606      	mov	r6, r0
 800cf9c:	462b      	mov	r3, r5
 800cf9e:	b999      	cbnz	r1, 800cfc8 <scalbn+0x38>
 800cfa0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cfa4:	4323      	orrs	r3, r4
 800cfa6:	d03f      	beq.n	800d028 <scalbn+0x98>
 800cfa8:	4b35      	ldr	r3, [pc, #212]	; (800d080 <scalbn+0xf0>)
 800cfaa:	4629      	mov	r1, r5
 800cfac:	ee10 0a10 	vmov	r0, s0
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f7f3 fb31 	bl	8000618 <__aeabi_dmul>
 800cfb6:	4b33      	ldr	r3, [pc, #204]	; (800d084 <scalbn+0xf4>)
 800cfb8:	429e      	cmp	r6, r3
 800cfba:	4604      	mov	r4, r0
 800cfbc:	460d      	mov	r5, r1
 800cfbe:	da10      	bge.n	800cfe2 <scalbn+0x52>
 800cfc0:	a327      	add	r3, pc, #156	; (adr r3, 800d060 <scalbn+0xd0>)
 800cfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc6:	e01f      	b.n	800d008 <scalbn+0x78>
 800cfc8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800cfcc:	4291      	cmp	r1, r2
 800cfce:	d10c      	bne.n	800cfea <scalbn+0x5a>
 800cfd0:	ee10 2a10 	vmov	r2, s0
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	4629      	mov	r1, r5
 800cfd8:	f7f3 f968 	bl	80002ac <__adddf3>
 800cfdc:	4604      	mov	r4, r0
 800cfde:	460d      	mov	r5, r1
 800cfe0:	e022      	b.n	800d028 <scalbn+0x98>
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cfe8:	3936      	subs	r1, #54	; 0x36
 800cfea:	f24c 3250 	movw	r2, #50000	; 0xc350
 800cfee:	4296      	cmp	r6, r2
 800cff0:	dd0d      	ble.n	800d00e <scalbn+0x7e>
 800cff2:	2d00      	cmp	r5, #0
 800cff4:	a11c      	add	r1, pc, #112	; (adr r1, 800d068 <scalbn+0xd8>)
 800cff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cffa:	da02      	bge.n	800d002 <scalbn+0x72>
 800cffc:	a11c      	add	r1, pc, #112	; (adr r1, 800d070 <scalbn+0xe0>)
 800cffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d002:	a319      	add	r3, pc, #100	; (adr r3, 800d068 <scalbn+0xd8>)
 800d004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d008:	f7f3 fb06 	bl	8000618 <__aeabi_dmul>
 800d00c:	e7e6      	b.n	800cfdc <scalbn+0x4c>
 800d00e:	1872      	adds	r2, r6, r1
 800d010:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d014:	428a      	cmp	r2, r1
 800d016:	dcec      	bgt.n	800cff2 <scalbn+0x62>
 800d018:	2a00      	cmp	r2, #0
 800d01a:	dd08      	ble.n	800d02e <scalbn+0x9e>
 800d01c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d020:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d024:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d028:	ec45 4b10 	vmov	d0, r4, r5
 800d02c:	bd70      	pop	{r4, r5, r6, pc}
 800d02e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d032:	da08      	bge.n	800d046 <scalbn+0xb6>
 800d034:	2d00      	cmp	r5, #0
 800d036:	a10a      	add	r1, pc, #40	; (adr r1, 800d060 <scalbn+0xd0>)
 800d038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d03c:	dac0      	bge.n	800cfc0 <scalbn+0x30>
 800d03e:	a10e      	add	r1, pc, #56	; (adr r1, 800d078 <scalbn+0xe8>)
 800d040:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d044:	e7bc      	b.n	800cfc0 <scalbn+0x30>
 800d046:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d04a:	3236      	adds	r2, #54	; 0x36
 800d04c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d050:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d054:	4620      	mov	r0, r4
 800d056:	4b0c      	ldr	r3, [pc, #48]	; (800d088 <scalbn+0xf8>)
 800d058:	2200      	movs	r2, #0
 800d05a:	e7d5      	b.n	800d008 <scalbn+0x78>
 800d05c:	f3af 8000 	nop.w
 800d060:	c2f8f359 	.word	0xc2f8f359
 800d064:	01a56e1f 	.word	0x01a56e1f
 800d068:	8800759c 	.word	0x8800759c
 800d06c:	7e37e43c 	.word	0x7e37e43c
 800d070:	8800759c 	.word	0x8800759c
 800d074:	fe37e43c 	.word	0xfe37e43c
 800d078:	c2f8f359 	.word	0xc2f8f359
 800d07c:	81a56e1f 	.word	0x81a56e1f
 800d080:	43500000 	.word	0x43500000
 800d084:	ffff3cb0 	.word	0xffff3cb0
 800d088:	3c900000 	.word	0x3c900000

0800d08c <with_errno>:
 800d08c:	b570      	push	{r4, r5, r6, lr}
 800d08e:	4604      	mov	r4, r0
 800d090:	460d      	mov	r5, r1
 800d092:	4616      	mov	r6, r2
 800d094:	f7fd fb62 	bl	800a75c <__errno>
 800d098:	4629      	mov	r1, r5
 800d09a:	6006      	str	r6, [r0, #0]
 800d09c:	4620      	mov	r0, r4
 800d09e:	bd70      	pop	{r4, r5, r6, pc}

0800d0a0 <xflow>:
 800d0a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0a2:	4614      	mov	r4, r2
 800d0a4:	461d      	mov	r5, r3
 800d0a6:	b108      	cbz	r0, 800d0ac <xflow+0xc>
 800d0a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d0ac:	e9cd 2300 	strd	r2, r3, [sp]
 800d0b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0b4:	4620      	mov	r0, r4
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	f7f3 faae 	bl	8000618 <__aeabi_dmul>
 800d0bc:	2222      	movs	r2, #34	; 0x22
 800d0be:	b003      	add	sp, #12
 800d0c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d0c4:	f7ff bfe2 	b.w	800d08c <with_errno>

0800d0c8 <__math_uflow>:
 800d0c8:	b508      	push	{r3, lr}
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d0d0:	f7ff ffe6 	bl	800d0a0 <xflow>
 800d0d4:	ec41 0b10 	vmov	d0, r0, r1
 800d0d8:	bd08      	pop	{r3, pc}

0800d0da <__math_oflow>:
 800d0da:	b508      	push	{r3, lr}
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d0e2:	f7ff ffdd 	bl	800d0a0 <xflow>
 800d0e6:	ec41 0b10 	vmov	d0, r0, r1
 800d0ea:	bd08      	pop	{r3, pc}

0800d0ec <__ieee754_sqrt>:
 800d0ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0f0:	ec55 4b10 	vmov	r4, r5, d0
 800d0f4:	4e67      	ldr	r6, [pc, #412]	; (800d294 <__ieee754_sqrt+0x1a8>)
 800d0f6:	43ae      	bics	r6, r5
 800d0f8:	ee10 0a10 	vmov	r0, s0
 800d0fc:	ee10 2a10 	vmov	r2, s0
 800d100:	4629      	mov	r1, r5
 800d102:	462b      	mov	r3, r5
 800d104:	d10d      	bne.n	800d122 <__ieee754_sqrt+0x36>
 800d106:	f7f3 fa87 	bl	8000618 <__aeabi_dmul>
 800d10a:	4602      	mov	r2, r0
 800d10c:	460b      	mov	r3, r1
 800d10e:	4620      	mov	r0, r4
 800d110:	4629      	mov	r1, r5
 800d112:	f7f3 f8cb 	bl	80002ac <__adddf3>
 800d116:	4604      	mov	r4, r0
 800d118:	460d      	mov	r5, r1
 800d11a:	ec45 4b10 	vmov	d0, r4, r5
 800d11e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d122:	2d00      	cmp	r5, #0
 800d124:	dc0b      	bgt.n	800d13e <__ieee754_sqrt+0x52>
 800d126:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d12a:	4326      	orrs	r6, r4
 800d12c:	d0f5      	beq.n	800d11a <__ieee754_sqrt+0x2e>
 800d12e:	b135      	cbz	r5, 800d13e <__ieee754_sqrt+0x52>
 800d130:	f7f3 f8ba 	bl	80002a8 <__aeabi_dsub>
 800d134:	4602      	mov	r2, r0
 800d136:	460b      	mov	r3, r1
 800d138:	f7f3 fb98 	bl	800086c <__aeabi_ddiv>
 800d13c:	e7eb      	b.n	800d116 <__ieee754_sqrt+0x2a>
 800d13e:	1509      	asrs	r1, r1, #20
 800d140:	f000 808d 	beq.w	800d25e <__ieee754_sqrt+0x172>
 800d144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d148:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800d14c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d150:	07c9      	lsls	r1, r1, #31
 800d152:	bf5c      	itt	pl
 800d154:	005b      	lslpl	r3, r3, #1
 800d156:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800d15a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d15e:	bf58      	it	pl
 800d160:	0052      	lslpl	r2, r2, #1
 800d162:	2500      	movs	r5, #0
 800d164:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d168:	1076      	asrs	r6, r6, #1
 800d16a:	0052      	lsls	r2, r2, #1
 800d16c:	f04f 0e16 	mov.w	lr, #22
 800d170:	46ac      	mov	ip, r5
 800d172:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d176:	eb0c 0001 	add.w	r0, ip, r1
 800d17a:	4298      	cmp	r0, r3
 800d17c:	bfde      	ittt	le
 800d17e:	1a1b      	suble	r3, r3, r0
 800d180:	eb00 0c01 	addle.w	ip, r0, r1
 800d184:	186d      	addle	r5, r5, r1
 800d186:	005b      	lsls	r3, r3, #1
 800d188:	f1be 0e01 	subs.w	lr, lr, #1
 800d18c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d190:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d194:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d198:	d1ed      	bne.n	800d176 <__ieee754_sqrt+0x8a>
 800d19a:	4674      	mov	r4, lr
 800d19c:	2720      	movs	r7, #32
 800d19e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800d1a2:	4563      	cmp	r3, ip
 800d1a4:	eb01 000e 	add.w	r0, r1, lr
 800d1a8:	dc02      	bgt.n	800d1b0 <__ieee754_sqrt+0xc4>
 800d1aa:	d113      	bne.n	800d1d4 <__ieee754_sqrt+0xe8>
 800d1ac:	4290      	cmp	r0, r2
 800d1ae:	d811      	bhi.n	800d1d4 <__ieee754_sqrt+0xe8>
 800d1b0:	2800      	cmp	r0, #0
 800d1b2:	eb00 0e01 	add.w	lr, r0, r1
 800d1b6:	da57      	bge.n	800d268 <__ieee754_sqrt+0x17c>
 800d1b8:	f1be 0f00 	cmp.w	lr, #0
 800d1bc:	db54      	blt.n	800d268 <__ieee754_sqrt+0x17c>
 800d1be:	f10c 0801 	add.w	r8, ip, #1
 800d1c2:	eba3 030c 	sub.w	r3, r3, ip
 800d1c6:	4290      	cmp	r0, r2
 800d1c8:	bf88      	it	hi
 800d1ca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d1ce:	1a12      	subs	r2, r2, r0
 800d1d0:	440c      	add	r4, r1
 800d1d2:	46c4      	mov	ip, r8
 800d1d4:	005b      	lsls	r3, r3, #1
 800d1d6:	3f01      	subs	r7, #1
 800d1d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d1dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d1e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d1e4:	d1dd      	bne.n	800d1a2 <__ieee754_sqrt+0xb6>
 800d1e6:	4313      	orrs	r3, r2
 800d1e8:	d01b      	beq.n	800d222 <__ieee754_sqrt+0x136>
 800d1ea:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800d298 <__ieee754_sqrt+0x1ac>
 800d1ee:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800d29c <__ieee754_sqrt+0x1b0>
 800d1f2:	e9da 0100 	ldrd	r0, r1, [sl]
 800d1f6:	e9db 2300 	ldrd	r2, r3, [fp]
 800d1fa:	f7f3 f855 	bl	80002a8 <__aeabi_dsub>
 800d1fe:	e9da 8900 	ldrd	r8, r9, [sl]
 800d202:	4602      	mov	r2, r0
 800d204:	460b      	mov	r3, r1
 800d206:	4640      	mov	r0, r8
 800d208:	4649      	mov	r1, r9
 800d20a:	f7f3 fc81 	bl	8000b10 <__aeabi_dcmple>
 800d20e:	b140      	cbz	r0, 800d222 <__ieee754_sqrt+0x136>
 800d210:	f1b4 3fff 	cmp.w	r4, #4294967295
 800d214:	e9da 0100 	ldrd	r0, r1, [sl]
 800d218:	e9db 2300 	ldrd	r2, r3, [fp]
 800d21c:	d126      	bne.n	800d26c <__ieee754_sqrt+0x180>
 800d21e:	3501      	adds	r5, #1
 800d220:	463c      	mov	r4, r7
 800d222:	106a      	asrs	r2, r5, #1
 800d224:	0863      	lsrs	r3, r4, #1
 800d226:	07e9      	lsls	r1, r5, #31
 800d228:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d22c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d230:	bf48      	it	mi
 800d232:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d236:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800d23a:	461c      	mov	r4, r3
 800d23c:	e76d      	b.n	800d11a <__ieee754_sqrt+0x2e>
 800d23e:	0ad3      	lsrs	r3, r2, #11
 800d240:	3815      	subs	r0, #21
 800d242:	0552      	lsls	r2, r2, #21
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0fa      	beq.n	800d23e <__ieee754_sqrt+0x152>
 800d248:	02dc      	lsls	r4, r3, #11
 800d24a:	d50a      	bpl.n	800d262 <__ieee754_sqrt+0x176>
 800d24c:	f1c1 0420 	rsb	r4, r1, #32
 800d250:	fa22 f404 	lsr.w	r4, r2, r4
 800d254:	1e4d      	subs	r5, r1, #1
 800d256:	408a      	lsls	r2, r1
 800d258:	4323      	orrs	r3, r4
 800d25a:	1b41      	subs	r1, r0, r5
 800d25c:	e772      	b.n	800d144 <__ieee754_sqrt+0x58>
 800d25e:	4608      	mov	r0, r1
 800d260:	e7f0      	b.n	800d244 <__ieee754_sqrt+0x158>
 800d262:	005b      	lsls	r3, r3, #1
 800d264:	3101      	adds	r1, #1
 800d266:	e7ef      	b.n	800d248 <__ieee754_sqrt+0x15c>
 800d268:	46e0      	mov	r8, ip
 800d26a:	e7aa      	b.n	800d1c2 <__ieee754_sqrt+0xd6>
 800d26c:	f7f3 f81e 	bl	80002ac <__adddf3>
 800d270:	e9da 8900 	ldrd	r8, r9, [sl]
 800d274:	4602      	mov	r2, r0
 800d276:	460b      	mov	r3, r1
 800d278:	4640      	mov	r0, r8
 800d27a:	4649      	mov	r1, r9
 800d27c:	f7f3 fc3e 	bl	8000afc <__aeabi_dcmplt>
 800d280:	b120      	cbz	r0, 800d28c <__ieee754_sqrt+0x1a0>
 800d282:	1ca0      	adds	r0, r4, #2
 800d284:	bf08      	it	eq
 800d286:	3501      	addeq	r5, #1
 800d288:	3402      	adds	r4, #2
 800d28a:	e7ca      	b.n	800d222 <__ieee754_sqrt+0x136>
 800d28c:	3401      	adds	r4, #1
 800d28e:	f024 0401 	bic.w	r4, r4, #1
 800d292:	e7c6      	b.n	800d222 <__ieee754_sqrt+0x136>
 800d294:	7ff00000 	.word	0x7ff00000
 800d298:	200002e8 	.word	0x200002e8
 800d29c:	200002f0 	.word	0x200002f0

0800d2a0 <_init>:
 800d2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a2:	bf00      	nop
 800d2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2a6:	bc08      	pop	{r3}
 800d2a8:	469e      	mov	lr, r3
 800d2aa:	4770      	bx	lr

0800d2ac <_fini>:
 800d2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ae:	bf00      	nop
 800d2b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2b2:	bc08      	pop	{r3}
 800d2b4:	469e      	mov	lr, r3
 800d2b6:	4770      	bx	lr
