organization of an LNS processor that can perform the four
basic operations of addition, subtraction, multiplication, or
division is shown in Figure 1.2. Note that to implement LNS
subtraction (i.e., the addition of two quantities of opposite
sign) a different memory look-up table (LUT) is required.