\relax 
\@writefile{toc}{\contentsline {chapter}{Abstract}{}}
\citation{C2001}
\citation{R1}
\citation{R1}
\citation{C6}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction}{1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Motivation}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Design Overview}{2}}
\newlabel{section:twqAssumption}{{1.2}{2}}
\citation{SF1}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Design Flow and Chapter Layout}{3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Literature Review \& Theory Description}{4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}DC Sweep: $I_D$-$V_G$ Curves}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}$I_D$-$V_G$ and Transconductance}{4}}
\citation{SF1}
\citation{SF2}
\citation{SF1}
\citation{SF1}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Source Follower}{5}}
\newlabel{section:SF}{{2.1.2}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces Sorce Follower\relax }}{5}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:SF}{{2.1}{5}}
\newlabel{eq:sfTF}{{2.2}{5}}
\citation{SF1}
\citation{SF1}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces ISFET readout circuit in \cite  {SF1}\relax }}{6}}
\newlabel{fig:ISFET}{{2.2}{6}}
\newlabel{eq:rsf2}{{2.4}{6}}
\newlabel{eq:rcs}{{2.5}{6}}
\citation{SF1}
\citation{Drift}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Small Signal (AC) Measurement Method Review}{7}}
\newlabel{sec:AC}{{2.2}{7}}
\citation{Juv1}
\citation{Juv1}
\citation{Juv1}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces Sorce Follower with parasitic capacitance\relax }}{8}}
\newlabel{fig:SF_pC}{{2.3}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}RC Time Delay Measuring}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces (a) Schematic of \cite  {Juv1}.\relax }}{8}}
\newlabel{fig:tot1}{{2.4}{8}}
\citation{Juv1}
\citation{Juv2}
\citation{Juv2}
\citation{Juv2}
\citation{Juv1}
\citation{Juv1}
\citation{Juv2}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces Schematic of \cite  {Juv2}.\relax }}{9}}
\newlabel{fig:tot2}{{2.5}{9}}
\citation{Jlockin}
\citation{Jlockin}
\citation{Jlockin}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Complex Impedance Solving}{10}}
\citation{Juv2}
\citation{Jlockin}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Block diagram of the lock-in amplifier in \cite  {Jlockin}\relax }}{11}}
\newlabel{fig:lockin}{{2.6}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}Comparison and Conclusion}{11}}
\newlabel{sec:ch2CC}{{2.2.3}{11}}
\citation{Juv1}
\citation{M4N}
\@writefile{lot}{\contentsline {table}{\numberline {2.1}{\ignorespaces Specification Summary\relax }}{12}}
\newlabel{tb:LVtable}{{2.1}{12}}
\newlabel{eq:comlex}{{2.12}{13}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Two assumption for Dealing with Device Variability Problem}{13}}
\newlabel{sec:assumpDiscuss}{{2.3}{13}}
\citation{ElecChem}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Transconductance and $I_D$}{14}}
\newlabel{section:IdGm}{{2.3.1}{14}}
\newlabel{eq:Ikappa}{{2.13}{14}}
\newlabel{eq:ID_Strong}{{2.16}{14}}
\newlabel{eq:gm_weak}{{2.17}{14}}
\newlabel{eq:gm_strong}{{2.18}{14}}
\citation{bookOfUltra}
\citation{bookOfUltra}
\citation{DN17}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces The gate coupling effect in MOSFET \cite  {bookOfUltra}\relax }}{15}}
\newlabel{fig:gateCouple}{{2.7}{15}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}A Simple Model for Concentration Effect}{15}}
\newlabel{eq:vc}{{2.22}{15}}
\citation{DN17}
\citation{DN17}
\@writefile{lof}{\contentsline {figure}{\numberline {2.8}{\ignorespaces Concentration-dependent electric response($I_D-V_G$) of biotin-modified poly-Si NWFET following biotinâ€“streptavidin interaction.\cite  {DN17}\relax }}{16}}
\newlabel{fig:DN17Fig6d}{{2.8}{16}}
\citation{C5}
\citation{C5}
\citation{C6}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Nanowire Structure and Measurement}{17}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Brief Description of Nanowire Structure}{17}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces Nanowire Structure. \textbf  {(a)} A nanowire device with two poly-silicon channels. \textbf  {(b)} The sectional view of the cutting plane in (a). \relax }}{18}}
\newlabel{fig:drawing}{{3.1}{18}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Biology Experiment}{18}}
\citation{C6}
\@writefile{lof}{\contentsline {figure}{\numberline {3.2}{\ignorespaces Concentration-dependent $I_D$-$V_G$ curves of two equivalent nanowire devices. In \textbf  {(a)}, the measurement result of 1fM and 100fM biomolecule solution is distinguishable. There is no overlap between two curves. This is not true in \textbf  {(b)}.\relax }}{19}}
\newlabel{fig:SD_sucandfail}{{3.2}{19}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.3}{\ignorespaces Concentration-dependent $I_D$-$V_G$ curves with concentration of Na\_PB(Buffer solution only), 100aM, 10pM, 1pM. Since the biomolecule is negative-charged, the lower the concentration is, the higher the curve is. To be noticed, the 10fM curve is closer to the curve of 1pM than 100aM. \relax }}{20}}
\newlabel{fig:SD_allT}{{3.3}{20}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}Appropriate operation region}{20}}
\newlabel{section:biasVg}{{3.2.1}{20}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.4}{\ignorespaces The normalized variation of Fig.3.3\hbox {}. The normalized variation is obtained by dividing SD by Mean.\relax }}{21}}
\newlabel{fig:SD_allT2}{{3.4}{21}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.5}{\ignorespaces \textbf  {(a), (c), (e)} $I_D$-$V_G$ curves for three nanowire devices placed under solution with DNA concentration of 1f and 100f. \textbf  {(b), (d), (f)} are the noise tolerance of the three devices respectively.\relax }}{22}}
\newlabel{fig:SD_Device}{{3.5}{22}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}$g_m$-$I_D$ Plot}{23}}
\newlabel{section:disparityBio}{{3.2.2}{23}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.6}{\ignorespaces The $g_m$-$I_D$ curve obtained by the $I_D$-$V_G$ curve in Fig.3.3\hbox {}. The curves start splitting after $I_D$ > 1$\mu $A where the device may enter into strong inversion region.\relax }}{23}}
\newlabel{fig:gmId}{{3.6}{23}}
\citation{C7}
\citation{C8}
\@writefile{lot}{\contentsline {table}{\numberline {3.1}{\ignorespaces The equivalent voltage value generated by the concentration difference. They are obtained by the data from Fig.3.6\hbox {}. The $I_D$ difference of different concentration is divided by their $g_m$ ($\Delta I_D = g_m\Delta V_G$).\relax }}{24}}
\newlabel{tb:CdV}{{3.1}{24}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Electrical Measurements}{24}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.1}Front Gate and Back Gate}{24}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.2}Transconductance}{24}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.7}{\ignorespaces Comparison between the DC sweep of voltage on the floating gate and back gate. \textbf  {(a)} $I_D$. \textbf  {(b)} Transconductance ($g_m$). The $I_D$ and $gm$ of the floating gate are larger than the back gate.\relax }}{25}}
\newlabel{fig:IdVgandgbsId}{{3.7}{25}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.8}{\ignorespaces Eelectrical response of a nanowire device. \textbf  {(a)} Sweep $V_G$ and measure the $I_D$ changes. By finding $g_m (\frac  {\partial I_D}{\partial V_G}$), \textbf  {(b)} the $g_m$-$I_D$ curve is plotted.\relax }}{26}}
\newlabel{fig:pIdVg}{{3.8}{26}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.9}{\ignorespaces $gm$-$I_D curves$ with $V_{DS}$ variance\relax }}{27}}
\newlabel{fig:Idgbs_Vd}{{3.9}{27}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.3}Drain-to-source impedance ($r_{ds}$)}{27}}
\newlabel{sec:ch3rds}{{3.3.3}{27}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.10}{\ignorespaces $I_D$-$r_{ds}$ plot\relax }}{28}}
\newlabel{fig:rds}{{3.10}{28}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.4}Device variability Problem exists}{28}}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Conclusion and Design Specification}{28}}
\newlabel{sec:spec3}{{3.4}{28}}
\@writefile{lot}{\contentsline {table}{\numberline {3.2}{\ignorespaces Electrical characteristics. There are overlaps due to the device variability\relax }}{28}}
\newlabel{tb:NWcharacter}{{3.2}{28}}
\citation{Jlockin}
\@writefile{lof}{\contentsline {figure}{\numberline {3.11}{\ignorespaces Device variability problem cause nanowire devices with same environment can exhibit different electrical responses.\relax }}{29}}
\newlabel{fig:disparity}{{3.11}{29}}
\@writefile{lot}{\contentsline {table}{\numberline {3.3}{\ignorespaces Specification for DC-sweep mode\relax }}{29}}
\newlabel{tb:DCspec}{{3.3}{29}}
\@writefile{lot}{\contentsline {table}{\numberline {3.4}{\ignorespaces The summation of the nanowire characteristics when applied with Transient Measurement mode circuit\relax }}{30}}
\newlabel{tb:ACinput}{{3.4}{30}}
\@writefile{lot}{\contentsline {table}{\numberline {3.5}{\ignorespaces Specification for Transient Measurement mode circuit\relax }}{30}}
\newlabel{tb:ACSpec}{{3.5}{30}}
\citation{SF1}
\citation{SF1}
\citation{SF1}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Discrete Circuitry Design}{31}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Transforming the design from p-type measuring into n-type measuring}{31}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}Circuit Description}{31}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.1}{\ignorespaces The schematic of read-out circuit from \cite  {SF1}. The ISFET is a p-type device. It is controlled by the current source $I_b$ whose sub-circuit is shown at right.\relax }}{32}}
\newlabel{fig:SF_schematic_old}{{4.1}{32}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.2}{\ignorespaces Our circuit schematic transformed from Fig.4.1\hbox {}. The device under test (DUT) is a n-type device. It is controlled by the current source $I_b$ whose sub-circuit is shown at right.\relax }}{32}}
\newlabel{fig:SF_schematic}{{4.2}{32}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Discrete Element}{33}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.3}{\ignorespaces LM334: The discrete element we use for current source Is. It has three terminals: $R$, $V_+$, $V_-$. The output current ($I_s$) flows from $V_+$ to $V_-$. The resistor $R_{SET}$ connected to $V_-$ and $R$ is for adjusting the output current.\relax }}{33}}
\newlabel{fig:lm334}{{4.3}{33}}
\@writefile{toc}{\contentsline {section}{\numberline {4.4}Circuit Performance and Conclusion}{34}}
\newlabel{eq:rcs2_again}{{4.1}{34}}
\newlabel{eq:rsf2_again}{{4.2}{34}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.4}{\ignorespaces The measuremet result (``SF\_measurement'') compares with the direct $I_D$-$V_G$ sweep (``Id-Vg sweep'').\relax }}{35}}
\newlabel{fig:SF_result}{{4.4}{35}}
\@writefile{lof}{\contentsline {figure}{\numberline {4.5}{\ignorespaces Input impedance of transistor (``1/gm'') and output impedance of Ib circuit (``N * Rs''). The former is found by the derivative of $I_D$ of $V_{Gs}$. The latter is obtained by Eq.4.1\hbox {}.\relax }}{36}}
\newlabel{fig:SF_imp}{{4.5}{36}}
\citation{Jlockin}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Integrated Circuitry Design}{37}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Fronted Circuit Design}{37}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.1}DC-sweep mode}{37}}
\citation{Jlockin}
\@writefile{lof}{\contentsline {figure}{\numberline {5.1}{\ignorespaces The fronted circuit operated in DC-sweep mode.\relax }}{38}}
\newlabel{fig:DCmode}{{5.1}{38}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.2}Transient Measurement mode}{38}}
\newlabel{sec:TrM}{{5.1.2}{38}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.2}{\ignorespaces Two usage (\textbf  {(a)}, \textbf  {(b)}) of the fronted circuit operated in Transient Measurement mode.\relax }}{39}}
\newlabel{fig:ACmode}{{5.2}{39}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.3}The Variability-resisting method}{39}}
\citation{Jlockin}
\citation{Jlockin}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.4}Design Description}{40}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.4.1}Strategies for lowering current detecting limits}{40}}
\newlabel{sec:Ibias}{{5.1.4.1}{40}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.3}{\ignorespaces \textbf  {(a)} The transimpedance block (TIA) of the read-out circuit from \cite  {Jlockin}. The circuit input a voltage signal into resistive nanowire element $R_{NW}$. To compare it with our circuit (Fig.5.4\hbox {}), we transform the voltage input into an equivalent current input in \textbf  {(b)}. The $I_{NW} = (V_{Ref} - V_{in})/R_{NW}$ and $\Delta i = \Delta vi /R_{NW}$\relax }}{40}}
\newlabel{fig:TIA_old}{{5.3}{40}}
\newlabel{eq:TIA_old}{{5.1}{40}}
\newlabel{eq:TIA}{{5.3}{41}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.4}{\ignorespaces \relax }}{41}}
\newlabel{fig:TIA}{{5.4}{41}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.4.2}TIA (Transimpedance Amplifier) Design}{42}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.5}{\ignorespaces \textbf  {(a)} The transimpedance block and the \textbf  {(b)} schematic\relax }}{42}}
\newlabel{fig:TIA_sch}{{5.5}{42}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.6}{\ignorespaces The ac simulation results of TIA. The x-axis is the input signal frequency. \textbf  {(a)} is the $V_{out}$ and \textbf  {(b)} is the input-referred noise (A\^2).\relax }}{42}}
\newlabel{fig:TIA_postSim_ac}{{5.6}{42}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.7}{\ignorespaces The dc simulation results of TIA. The x-axis represents positive/negative input current (log scale). \textbf  {(a)} is the $V_{out}$ responding to the positive input current while \textbf  {(c)} is to the negative input current. \textbf  {(b)} and \textbf  {(d)} are the derivative of $V_{out}$ of input current ($\frac  {\partial V_{out}}{\partial {I_{in}}}$) from \textbf  {(a)} and \textbf  {(c)} respectively.\relax }}{43}}
\newlabel{fig:TIA_postSim_dc}{{5.7}{43}}
\@writefile{lot}{\contentsline {table}{\numberline {5.1}{\ignorespaces Post-simulation result of TIA\relax }}{44}}
\newlabel{tb:TIAsim}{{5.1}{44}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.4.3}Feedback Mechanism}{44}}
\newlabel{sec:feedM}{{5.1.4.3}{44}}
\newlabel{eq:TF_RA}{{5.4}{44}}
\newlabel{eq:TF_LG}{{5.5}{44}}
\newlabel{eq:TF}{{5.6}{44}}
\newlabel{eq:TF_gm}{{5.7}{44}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.8}{\ignorespaces Block diagram of DC-sweep mode. The $Iin$ refers to the Ibias and $Vout$ refers to the output voltage of OP, which is also the gate voltage of nanowire (Fig.5.1\hbox {}). The $gm(I_D)$ is the transconductance of nanowire whose values depends on $I_D$.\relax }}{45}}
\newlabel{fig:feedblock}{{5.8}{45}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.4.4}Input Impedance (DC-sweep mode)}{45}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.9}{\ignorespaces \relax }}{45}}
\newlabel{fig:input_imp}{{5.9}{45}}
\citation{DN17}
\citation{C6}
\newlabel{eq:input_imp}{{5.11}{46}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.4.5}Stability and Feedback OP Design}{46}}
\newlabel{sec:stabilityandOP}{{5.1.4.5}{46}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.10}{\ignorespaces \relax }}{47}}
\newlabel{fig:loopgain}{{5.10}{47}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.11}{\ignorespaces (a)The feedback OP block and its (b) schematic\relax }}{47}}
\newlabel{fig:OP_sch}{{5.11}{47}}
\@writefile{lot}{\contentsline {table}{\numberline {5.2}{\ignorespaces Post-simulation result of feedback OP\relax }}{48}}
\newlabel{tb:OPsim}{{5.2}{48}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.5}The Post-simulation Result of DC-sweep mode circuit}{48}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.5.1}DC Current (Ibias) Sweep}{48}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.5.2}Bode Plot of Loop Gain and Phase}{48}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.12}{\ignorespaces Post-simulation result of the dc sweep of Ibias in Fig.5.1\hbox {}. \textbf  {(a)} is the $I_D$-$V_G$ curves of $I_D$ and $I_{bias}$. \textbf  {(b)} is the $g_m$-$V_G$ curves of intrinsic $g_m$ and measured $g_m$. \textbf  {(c)} is the ratio of the difference between two $g_m$ (error).\relax }}{49}}
\newlabel{fig:sim:DCIcompare}{{5.12}{49}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.13}{\ignorespaces Results of the ac simulation of the loop gain and phase (Bode plot) with different $g_m$ value ($200n$, $2u$, $20u$). These $g_m$ value is selected according to DC-sweep mode specification we set in chapter 3 (section.3.4\hbox {}).\relax }}{49}}
\newlabel{fig:sim:loopsim}{{5.13}{49}}
\@writefile{lot}{\contentsline {table}{\numberline {5.3}{\ignorespaces The phase margin and loop gain of the fronted circuit\relax }}{50}}
\newlabel{tb:1staACsim}{{5.3}{50}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {5.1.5.3}Summary}{50}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.14}{\ignorespaces The current mirror structure of the current source Ibias.\relax }}{50}}
\newlabel{fig:mirror}{{5.14}{50}}
\@writefile{lot}{\contentsline {table}{\numberline {5.4}{\ignorespaces The comparison between the design specification and simulation result of DC-sweep mode circuit.\relax }}{51}}
\newlabel{tb:DCpostComp}{{5.4}{51}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}The Second Stage Circuit}{51}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.15}{\ignorespaces Block diagram of the second stage circuit\relax }}{51}}
\newlabel{fig:secondStage}{{5.15}{51}}
\@writefile{lot}{\contentsline {table}{\numberline {5.5}{\ignorespaces Switches 1 and 2 select the amplification rate among 100, 10 and 1.\relax }}{51}}
\newlabel{tb:AmpRate}{{5.5}{51}}
\citation{Tsubtractor}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.1}The Analog Subtractor}{52}}
\newlabel{sec:sub}{{5.2.1}{52}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.16}{\ignorespaces Block diagram of the second stage circuit.\relax }}{52}}
\newlabel{fig:subtractor}{{5.16}{52}}
\@writefile{lot}{\contentsline {table}{\numberline {5.6}{\ignorespaces The summary table of the analog subtracter circuit.\relax }}{53}}
\newlabel{tb:Subtractor}{{5.6}{53}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.2}Non-inverting Resistor-based Amplifier}{53}}
\newlabel{eq:ResAmp}{{5.22}{53}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.17}{\ignorespaces DC response of the output of our analog subtractor. (a)The x-axis is the difference between positive input and negative input ($V_x - V_{Ref}$). (b) The x-axis is the voltage of $V_z$ \relax }}{54}}
\newlabel{fig:sim:subtractor}{{5.17}{54}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.18}{\ignorespaces Five corners output DC response (vout) and derivative ($dvout/dvin$) when being operated under the amplification rate of (a)1, (b)10, (c)100.\relax }}{55}}
\newlabel{fig:sim:ResAmp}{{5.18}{55}}
\@writefile{lot}{\contentsline {table}{\numberline {5.7}{\ignorespaces The summary table of simulation results.\relax }}{55}}
\newlabel{tb:sim:ResAmp}{{5.7}{55}}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}Post-simulation Result of Transient Measurement mode}{56}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.1}Detecting signals of biomolecules at the gate}{56}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.19}{\ignorespaces The block diagram of the Transient Measurement circuit. We simulate it by sending ac signal through the voltage source Vg.\relax }}{56}}
\newlabel{fig:Nblockvg}{{5.19}{56}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.20}{\ignorespaces The gain of $\frac  {V_{out}}{I_{in}}$ when the voltage gain of the second stage is 100.\relax }}{57}}
\newlabel{fig:sim:vgGain}{{5.20}{57}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.21}{\ignorespaces The input referred noise when the amplification rate of the second stage is 100.\relax }}{57}}
\newlabel{fig:sim:vgnoise}{{5.21}{57}}
\@writefile{lot}{\contentsline {table}{\numberline {5.8}{\ignorespaces The summary table. The first three rows are the nanowire chracteristics when applied with Transient Measurement mode. Others are the simulation results comparing with the design specification.\relax }}{57}}
\newlabel{tb:sim:vg}{{5.8}{57}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.2}Modulating biomolecule signals from the source terminal}{58}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.22}{\ignorespaces The block diagram of Transient Measurement circuit. We simulate it by sending ac signal to the source of the nanowire.\relax }}{58}}
\newlabel{fig:Nblockvs}{{5.22}{58}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.23}{\ignorespaces The transient analysis. The gain of $A_{amp}$ is 10. The $g_m$ is swept from $1\mu $ to $10\mu $.\relax }}{59}}
\newlabel{fig:sim:sine10}{{5.23}{59}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.24}{\ignorespaces The ac analysis of the transient simulation result in Fig.5.23\hbox {}.\relax }}{59}}
\newlabel{fig:sim:sine10_ac}{{5.24}{59}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.25}{\ignorespaces The transient analysis. The gain of $A_{amp}$ is 100. The $g_m$ is swept from $1\mu $ to $6\mu $. There are two curves have the output saturation problem. This is because of the offset current flowing through $R_{TIA}$. It can be solved by increasing the current provided by Ibias.\relax }}{60}}
\newlabel{fig:sim:sine100}{{5.25}{60}}
\@writefile{lof}{\contentsline {figure}{\numberline {5.26}{\ignorespaces The ac analysis of the transient simulation result in Fig.5.25\hbox {}.\relax }}{60}}
\newlabel{fig:sim:sine100_ac}{{5.26}{60}}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Circuit Results Discussion and Summary}{61}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {6.1}The Fronted Circuit and DC-sweep mode}{61}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.1}{\ignorespaces The fronted circuit\relax }}{61}}
\newlabel{fig:frontedCIrcuit}{{6.1}{61}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.1}Ibias}{62}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.2}{\ignorespaces \textbf  {(a)} The Ibias circuit. \textbf  {(b)} The relation between biasing current ($I_{bias}$) and resistance of the external resistor.\relax }}{62}}
\newlabel{fig:chip:mirror}{{6.2}{62}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.2}TIA}{62}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.3}{\ignorespaces The dc simulation results of TIA. The x-axis represents positive/negative input current (log scale). \textbf  {(a)} is the $V_{out}$ responding to the positive input current while \textbf  {(c)} is to the negative input current. \textbf  {(b)} and \textbf  {(d)} are the partial derivative of $V_{out}$ with respect to input current ($\frac  {\partial V_{out}}{\partial {I_{in}}}$) from (a) and (c) respectively.\relax }}{63}}
\newlabel{fig:chip:TIA}{{6.3}{63}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.3}OP}{63}}
\newlabel{sec:ch6:OP}{{6.1.3}{63}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.4}{\ignorespaces The output voltage of the feedback OP when the negative input is applied with a sinusoidal signal. This input sinusoidal signal has frequency of $1$Hz and amplitude of $2m V$. The positive input of OP is biased with a constant voltage generated by the chip (VRef in Fig.6.5\hbox {}). The output signal has amplitude around $2 V$, which means that the gain of OP is about $1k$.\relax }}{64}}
\newlabel{fig:chip:OPGain}{{6.4}{64}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.4}Measurement with DC-sweep Mode Circuit and the Low-current Defect Problem}{64}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.5}{\ignorespaces DC-sweep mode circuit\relax }}{64}}
\newlabel{fig:chip:DCmode}{{6.5}{64}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.6}{\ignorespaces The measurement result of DC-sweep mode circuit. $I_{bias}$ is the biasing current. $I_D$ is the current flowing through the nanowire device. One can observe a separation between two curves in low current section ($< 1\mu A$).\relax }}{65}}
\newlabel{fig:chip:IdIbiasVG}{{6.6}{65}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.7}{\ignorespaces The $g_m$-$I_D$ curve. It is obtained from the $I_D$-$V_G$ curve in Fig.6.6\hbox {}. ``Circuit fails'' means the two curves in Fig.6.6\hbox {} are separated where ``circuit works'' means they are overlapped.\relax }}{66}}
\newlabel{fig:chip:gmId}{{6.7}{66}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.8}{\ignorespaces The illustration of the input-output response of the feedback OP.\relax }}{66}}
\newlabel{fig:chip:line}{{6.8}{66}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.9}{\ignorespaces The $V_{TIA}$. The x-axis is the corresponding gate voltage. With the information from Fig.6.6\hbox {}, we found that the $V_{TIA}$ is not equal to $V_{Ref}$ no matter feedback mechanism works well or not.\relax }}{67}}
\newlabel{fig:chip:VTIA}{{6.9}{67}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.5}The Layout Problems of OP}{68}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.10}{\ignorespaces The left section is the schematic of the feedback OP including the local biasing circuit and OP circuit. The right section is the global biasing circuit for generating two global biasing voltages: $V_{bi}$, $V_{Ref}$. The Iin is an external current source.\relax }}{68}}
\newlabel{fig:chip:OPScem}{{6.10}{68}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.5.1}The Possible Reasons for Insufficient Gain}{68}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.11}{\ignorespaces The layout of the feedback OP including the local biasing circuit. \relax }}{69}}
\newlabel{fig:chip:OPLayout}{{6.11}{69}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.5.2}The Possible Reasons for Input Offset}{69}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.5.3}Improvement Methodology}{70}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.1.5.4}Summary of DC-sweep mode}{70}}
\@writefile{lot}{\contentsline {table}{\numberline {6.1}{\ignorespaces The comparison between the chip properties and the specification for DC-sweep mode from chapter 3.\relax }}{70}}
\newlabel{tb:chip:gvtR}{{6.1}{70}}
\@writefile{toc}{\contentsline {section}{\numberline {6.2}The Second Stage Circuit and Transient Measurement Mode}{70}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.12}{\ignorespaces \textbf  {(a)} The block diagram of Transient Measurement circuit. \textbf  {(b)} The schematic of the second stage circuit.\relax }}{71}}
\newlabel{fig:chip:ACschem}{{6.12}{71}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.1}The Second Stage Circuit}{71}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.1.1}The Noise Oscillation Problem in Amplifier with Amplification Rate of 1 }{71}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.13}{\ignorespaces The second stage circuit measurement approach.\relax }}{72}}
\newlabel{fig:chip:MeasMethod}{{6.13}{72}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.14}{\ignorespaces The noise ocsillation problem\relax }}{72}}
\newlabel{fig:chip:ss_noise}{{6.14}{72}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.15}{\ignorespaces The post-simulation of the phase margin test of the amplifier when amplification rate is 1. \textbf  {(a)} Without the parasitic capacitor, the phase margin is 108 degree. \textbf  {(b)} With the parasitic capacitor (modeled by a $5p F$ capacitor), the phase margin becomes 30 degree.\relax }}{73}}
\newlabel{fig:chip:pMsim}{{6.15}{73}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.16}{\ignorespaces The feedback network and loop gain computation structure of the amplifier with \textbf  {(a), (b)} $A_{amp} = 1$ and \textbf  {(c), (d)} $A_{amp} = 10$ or $100$.\relax }}{74}}
\newlabel{fig:chip:ss_feed}{{6.16}{74}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.17}{\ignorespaces The post-simulation of the phase margin test of the amplifier when amplification rate is 10. With the parasitic capacitor loaded on the output(modeled by a $5p F$ capacitor), the phase margin is 73 degree\relax }}{75}}
\newlabel{fig:chip:pMsim_10x}{{6.17}{75}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.1.2}Dynamic Input Range}{75}}
\newlabel{sec:DIR}{{6.2.1.2}{75}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.18}{\ignorespaces The input-output response of the second stage circuit ($A_{amp} = 1$).\relax }}{76}}
\newlabel{fig:chip:xin}{{6.18}{76}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.19}{\ignorespaces The input-output response of the second stage circuit. The input is Vz, which decides the output offset of the circuit.\relax }}{76}}
\newlabel{fig:chip:zin}{{6.19}{76}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.1.3}The Circuit Gain}{76}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.20}{\ignorespaces The input output signal of the second stage circuit in time domain when $A_{amp}$ is \textbf  {(a)} 1, \textbf  {(b)} 10 and \textbf  {(c)} 100.\relax }}{77}}
\newlabel{fig:chip:amp}{{6.20}{77}}
\@writefile{lot}{\contentsline {table}{\numberline {6.2}{\ignorespaces Comparison between the desgined and measured gain of the second srage circuit.\relax }}{78}}
\newlabel{tb:chip:ampGain}{{6.2}{78}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.2}Transient Measurement Mode}{78}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.2.1}Bandwidth and Gain}{78}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.21}{\ignorespaces The gain and bandwidth of Transient Measurement circuit. The $A_{amp}$ is 10 in \textbf  {(a)} and 100 in \textbf  {(b)}.\relax }}{78}}
\newlabel{fig:chip:bw}{{6.21}{78}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.2.2}Input Referred Noise}{79}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.22}{\ignorespaces Input referred noise of Transient Measurement circuit.\relax }}{79}}
\newlabel{fig:chip:noise}{{6.22}{79}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.2.3}Modulating biomolecule signals from the source terminal}{79}}
\newlabel{sec:ch6:Modulating}{{6.2.2.3}{79}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.23}{\ignorespaces The output signal of the measurement using source of nanowire as input. The $gm$ of nanowire in two figures are different by using testing solution with different pH values. The $gm$ of nanowire is $1\mu $ in \textbf  {(a)} and $1.8\mu $ in \textbf  {(b)}. \relax }}{80}}
\newlabel{fig:chip:sin}{{6.23}{80}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {6.2.2.4}Summary of Transient Measurement mode}{81}}
\@writefile{lot}{\contentsline {table}{\numberline {6.3}{\ignorespaces The comparison between the chip properties and the specification for Transient Measurement mode from chapter 3.\relax }}{81}}
\newlabel{tb:chip:cvmR}{{6.3}{81}}
\@writefile{toc}{\contentsline {section}{\numberline {6.3}Dealing with the Device Variability Problem}{81}}
\newlabel{sec:ch6:dvp}{{6.3}{81}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.24}{\ignorespaces The variability-resisting method.\relax }}{82}}
\newlabel{fig:chip:DeviceVar}{{6.24}{82}}
\citation{Juv2}
\citation{Jlockin}
\citation{Jlockin}
\citation{Juv2}
\citation{Juv2}
\citation{Jlockin}
\@writefile{toc}{\contentsline {section}{\numberline {6.4}Conclusion and Future Work}{83}}
\@writefile{lof}{\contentsline {figure}{\numberline {6.25}{\ignorespaces The layout of the Readout circuit\relax }}{84}}
\newlabel{fig:layout}{{6.25}{84}}
\@writefile{lot}{\contentsline {table}{\numberline {6.4}{\ignorespaces Specification Summary\relax }}{84}}
\newlabel{tb:ConcCompare}{{6.4}{84}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.4.1}Future Work}{84}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.1.0.1}Problems in the Circuit Design}{84}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.1.0.2}Introduce Filter and Better Experimental Process}{84}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {6.4.1.0.3}The $\Delta V$ Problem}{85}}
\bibstyle{unsrt}
\bibdata{data/thesis}
\bibcite{C2001}{1}
\bibcite{R1}{2}
\bibcite{C6}{3}
\bibcite{SF1}{4}
\bibcite{SF2}{5}
\bibcite{Drift}{6}
\bibcite{Juv1}{7}
\bibcite{Juv2}{8}
\bibcite{Jlockin}{9}
\bibcite{M4N}{10}
\bibcite{ElecChem}{11}
\bibcite{bookOfUltra}{12}
\bibcite{DN17}{13}
\bibcite{C5}{14}
\bibcite{C7}{15}
\bibcite{C8}{16}
\bibcite{Tsubtractor}{17}
