{
 "awd_id": "8419843",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "The Design and Analysis of High-Speed Logic Systems with    Distributed Error Correction",
 "cfda_num": null,
 "org_code": "05040101",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "name not available",
 "awd_eff_date": "1985-07-15",
 "awd_exp_date": "1988-06-30",
 "tot_intn_awd_amt": 98930.0,
 "awd_amount": 98930.0,
 "awd_min_amd_letter_date": "1985-07-10",
 "awd_max_amd_letter_date": "1985-07-10",
 "awd_abstract_narration": "This research seeks to develop system design methods which permit and           encourage designers to incorporate the necessary distributed error              correction throughout any digital system.  A new systematic distributed         design procedure, employing error-correcting codes and a well-defined           clustering technique, incorporates error correction directly in the             logic design.  System models describing internal soft errors and an             analysis procedure yielding the probability of error performance are            developed.  An incremental probability analysis is used to determine            the proper gates for sharing and when compromises between performance           and complexity are required.  The research efforts involve developing           automated design tools for a complete clustered design and refined              analysis techniques so that the best trade-offs between implementation          complexity and error protection can be quickly achieved.  In addition,          simplified analytical methods are required for guiding the design               process and estimating the performance of modified designs.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "MIP",
 "org_div_long_name": "Division of Microelectronic Information Processing Systems",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "G. Robert",
   "pi_last_name": "Redinbo",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "G. Robert Redinbo",
   "pi_email_addr": "redinbo@ece.ucdavis.edu",
   "nsf_id": "000286436",
   "pi_start_date": "1985-07-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of California-Davis",
  "inst_street_address": "1850 RESEARCH PARK DR STE 300",
  "inst_street_address_2": "",
  "inst_city_name": "DAVIS",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "5307547700",
  "inst_zip_code": "956186153",
  "inst_country_name": "United States",
  "cong_dist_code": "04",
  "st_cong_dist_code": "CA04",
  "org_lgl_bus_name": "UNIVERSITY OF CALIFORNIA, DAVIS",
  "org_prnt_uei_num": "",
  "org_uei_num": "TX2DAGQPENZ5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "911500",
   "pgm_ele_name": "AUTOMATION"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "1457",
   "pgm_ref_txt": "COMPUTER ENGINEERING (OTHER)"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1985,
   "fund_oblg_amt": 98930.0
  }
 ],
 "por": null
}