set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {clk_gen.vo clk_gen_v.sdo}}
	{{"Fast Model"} {clk_gen_fast.vo clk_gen_v_fast.sdo}}
}
