                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divulong
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __divulong_PARM_2
                             23 	.globl __divulong_PARM_1
                             24 	.globl __divulong
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
                             29 ;--------------------------------------------------------
                             30 ; overlayable items in ram
                             31 ;--------------------------------------------------------
                             32 ;--------------------------------------------------------
                             33 ; absolute ram data
                             34 ;--------------------------------------------------------
                             35 	.area IABS    (ABS)
                             36 	.area IABS    (ABS)
                             37 ;--------------------------------------------------------
                             38 ; absolute external ram data
                             39 ;--------------------------------------------------------
                             40 	.area XABS    (ABS)
                             41 ;--------------------------------------------------------
                             42 ; initialized external ram data
                             43 ;--------------------------------------------------------
                             44 	.area XISEG
                             45 ;--------------------------------------------------------
                             46 ; extended address mode data
                             47 ;--------------------------------------------------------
                             48 	.area XSEG
   0000                      49 __divulong_PARM_1:
   0000                      50 	.ds 4
   0004                      51 __divulong_PARM_2:
   0004                      52 	.ds 4
   0008                      53 __divulong_reste_65536_2:
   0008                      54 	.ds 4
   000C                      55 __divulong_c_65536_2:
   000C                      56 	.ds 1
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME    (CODE)
                             61 	.area GSINIT  (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT  (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME    (CODE)
                             68 	.area HOME    (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG    (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divulong'
                             75 ;------------------------------------------------------------
                             76 ;x                         Allocated with name '__divulong_PARM_1'
                             77 ;y                         Allocated with name '__divulong_PARM_2'
                             78 ;reste                     Allocated with name '__divulong_reste_65536_2'
                             79 ;count                     Allocated to registers 
                             80 ;c                         Allocated with name '__divulong_c_65536_2'
                             81 ;------------------------------------------------------------
                             82 ;../_divulong.c:337: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                             83 ;	-----------------------------------------
                             84 ;	 function _divulong
                             85 ;	-----------------------------------------
                             86 ;	Register assignment is optimal.
                             87 ;	Stack space usage: 0 bytes.
   0000                      88 __divulong:
                             89 ;../_divulong.c:339: unsigned long reste = 0L;
   0000 45r00r08      [ 3]   90 	ldhx	#__divulong_reste_65536_2
   0003 4F            [ 1]   91 	clra
   0004 F7            [ 2]   92 	sta	,x
   0005 E7 01         [ 3]   93 	sta	1,x
   0007 E7 02         [ 3]   94 	sta	2,x
   0009 E7 03         [ 3]   95 	sta	3,x
                             96 ;../_divulong.c:343: do
   000B AE 20         [ 2]   97 	ldx	#0x20
   000D                      98 00105$:
                             99 ;../_divulong.c:346: c = MSB_SET(x);
   000D C6r00r00      [ 4]  100 	lda	__divulong_PARM_1
   0010 49            [ 1]  101 	rola
   0011 4F            [ 1]  102 	clra
   0012 49            [ 1]  103 	rola
   0013 C7r00r0C      [ 4]  104 	sta	__divulong_c_65536_2
                            105 ;../_divulong.c:347: x <<= 1;
   0016 89            [ 2]  106 	pshx
   0017 C6r00r03      [ 4]  107 	lda	(__divulong_PARM_1 + 3)
   001A CEr00r02      [ 4]  108 	ldx	(__divulong_PARM_1 + 2)
   001D 48            [ 1]  109 	lsla
   001E 59            [ 1]  110 	rolx
   001F C7r00r03      [ 4]  111 	sta	(__divulong_PARM_1 + 3)
   0022 CFr00r02      [ 4]  112 	stx	(__divulong_PARM_1 + 2)
   0025 C6r00r01      [ 4]  113 	lda	(__divulong_PARM_1 + 1)
   0028 CEr00r00      [ 4]  114 	ldx	__divulong_PARM_1
   002B 49            [ 1]  115 	rola
   002C 59            [ 1]  116 	rolx
   002D C7r00r01      [ 4]  117 	sta	(__divulong_PARM_1 + 1)
   0030 CFr00r00      [ 4]  118 	stx	__divulong_PARM_1
   0033 88            [ 2]  119 	pulx
                            120 ;../_divulong.c:348: reste <<= 1;
   0034 89            [ 2]  121 	pshx
   0035 C6r00r0B      [ 4]  122 	lda	(__divulong_reste_65536_2 + 3)
   0038 CEr00r0A      [ 4]  123 	ldx	(__divulong_reste_65536_2 + 2)
   003B 48            [ 1]  124 	lsla
   003C 59            [ 1]  125 	rolx
   003D C7r00r0B      [ 4]  126 	sta	(__divulong_reste_65536_2 + 3)
   0040 CFr00r0A      [ 4]  127 	stx	(__divulong_reste_65536_2 + 2)
   0043 C6r00r09      [ 4]  128 	lda	(__divulong_reste_65536_2 + 1)
   0046 CEr00r08      [ 4]  129 	ldx	__divulong_reste_65536_2
   0049 49            [ 1]  130 	rola
   004A 59            [ 1]  131 	rolx
   004B C7r00r09      [ 4]  132 	sta	(__divulong_reste_65536_2 + 1)
   004E CFr00r08      [ 4]  133 	stx	__divulong_reste_65536_2
   0051 88            [ 2]  134 	pulx
                            135 ;../_divulong.c:349: if (c)
   0052 C6r00r0C      [ 4]  136 	lda	__divulong_c_65536_2
   0055 27 08         [ 3]  137 	beq	00102$
                            138 ;../_divulong.c:350: reste |= 1L;
   0057 C6r00r0B      [ 4]  139 	lda	(__divulong_reste_65536_2 + 3)
   005A AA 01         [ 2]  140 	ora	#0x01
   005C C7r00r0B      [ 4]  141 	sta	(__divulong_reste_65536_2 + 3)
   005F                     142 00102$:
                            143 ;../_divulong.c:352: if (reste >= y)
   005F C6r00r0B      [ 4]  144 	lda	(__divulong_reste_65536_2 + 3)
   0062 C0r00r07      [ 4]  145 	sub	(__divulong_PARM_2 + 3)
   0065 C6r00r0A      [ 4]  146 	lda	(__divulong_reste_65536_2 + 2)
   0068 C2r00r06      [ 4]  147 	sbc	(__divulong_PARM_2 + 2)
   006B C6r00r09      [ 4]  148 	lda	(__divulong_reste_65536_2 + 1)
   006E C2r00r05      [ 4]  149 	sbc	(__divulong_PARM_2 + 1)
   0071 C6r00r08      [ 4]  150 	lda	__divulong_reste_65536_2
   0074 C2r00r04      [ 4]  151 	sbc	__divulong_PARM_2
   0077 25 2C         [ 3]  152 	bcs	00106$
                            153 ;../_divulong.c:354: reste -= y;
   0079 C6r00r0B      [ 4]  154 	lda	(__divulong_reste_65536_2 + 3)
   007C C0r00r07      [ 4]  155 	sub	(__divulong_PARM_2 + 3)
   007F C7r00r0B      [ 4]  156 	sta	(__divulong_reste_65536_2 + 3)
   0082 C6r00r0A      [ 4]  157 	lda	(__divulong_reste_65536_2 + 2)
   0085 C2r00r06      [ 4]  158 	sbc	(__divulong_PARM_2 + 2)
   0088 C7r00r0A      [ 4]  159 	sta	(__divulong_reste_65536_2 + 2)
   008B C6r00r09      [ 4]  160 	lda	(__divulong_reste_65536_2 + 1)
   008E C2r00r05      [ 4]  161 	sbc	(__divulong_PARM_2 + 1)
   0091 C7r00r09      [ 4]  162 	sta	(__divulong_reste_65536_2 + 1)
   0094 C6r00r08      [ 4]  163 	lda	__divulong_reste_65536_2
   0097 C2r00r04      [ 4]  164 	sbc	__divulong_PARM_2
   009A C7r00r08      [ 4]  165 	sta	__divulong_reste_65536_2
                            166 ;../_divulong.c:356: x |= 1L;
   009D C6r00r03      [ 4]  167 	lda	(__divulong_PARM_1 + 3)
   00A0 AA 01         [ 2]  168 	ora	#0x01
   00A2 C7r00r03      [ 4]  169 	sta	(__divulong_PARM_1 + 3)
   00A5                     170 00106$:
                            171 ;../_divulong.c:359: while (--count);
   00A5 5A            [ 1]  172 	decx
   00A6 5D            [ 1]  173 	tstx
   00A7 27 03         [ 3]  174 	beq	00133$
   00A9 CCr00r0D      [ 3]  175 	jmp	00105$
   00AC                     176 00133$:
                            177 ;../_divulong.c:360: return x;
   00AC C6r00r00      [ 4]  178 	lda	__divulong_PARM_1
   00AF B7*00         [ 3]  179 	sta	*___SDCC_hc08_ret3
   00B1 C6r00r01      [ 4]  180 	lda	(__divulong_PARM_1 + 1)
   00B4 B7*00         [ 3]  181 	sta	*___SDCC_hc08_ret2
   00B6 CEr00r02      [ 4]  182 	ldx	(__divulong_PARM_1 + 2)
   00B9 C6r00r03      [ 4]  183 	lda	(__divulong_PARM_1 + 3)
                            184 ;../_divulong.c:361: }
   00BC 81            [ 4]  185 	rts
                            186 	.area CSEG    (CODE)
                            187 	.area CONST   (CODE)
                            188 	.area XINIT   (CODE)
                            189 	.area CABS    (ABS,CODE)
