
*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Sep  3 20:20:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: synth_design -top fpga -part xcku035-fbva676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103039
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2246.246 ; gain = 381.766 ; free physical = 8407 ; free virtual = 15107
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'VALID_ADDR_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:83]
WARNING: [Synth 8-11065] parameter 'WORD_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:84]
WARNING: [Synth 8-11065] parameter 'WORD_SIZE' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:85]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axis_arb_mux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-11065] parameter 'S_ID_WIDTH_INT' becomes localparam in 'axis_arb_mux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-11065] parameter 'PCIE_ADDR_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:122]
WARNING: [Synth 8-11065] parameter 'AXIL_DATA_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:124]
WARNING: [Synth 8-11065] parameter 'AXIL_STRB_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:125]
WARNING: [Synth 8-11065] parameter 'AXIL_ADDR_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:126]
WARNING: [Synth 8-11065] parameter 'AXI_DATA_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:128]
WARNING: [Synth 8-11065] parameter 'AXI_STRB_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:129]
WARNING: [Synth 8-11065] parameter 'AXI_ADDR_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:130]
WARNING: [Synth 8-11065] parameter 'AXI_ID_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:131]
WARNING: [Synth 8-11065] parameter 'DMA_TAG_WIDTH' becomes localparam in 'fpga_core' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:133]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:167]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:168]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:169]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:170]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:172]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_SIZE' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:173]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:175]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:176]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:178]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_1' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:179]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_1' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:180]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_2' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:181]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_2' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:182]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:184]
WARNING: [Synth 8-11065] parameter 'OP_TABLE_READ_COUNT_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:185]
WARNING: [Synth 8-11065] parameter 'OP_TABLE_WRITE_COUNT_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:186]
WARNING: [Synth 8-11065] parameter 'STATUS_FIFO_ADDR_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:188]
WARNING: [Synth 8-11065] parameter 'INIT_COUNT_WIDTH' becomes localparam in 'pcie_us_axi_dma_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:190]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:166]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:167]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:168]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:169]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:171]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_SIZE' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:172]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:174]
WARNING: [Synth 8-11065] parameter 'WORD_LEN_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:175]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:176]
WARNING: [Synth 8-11065] parameter 'SEQ_NUM_MASK' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:178]
WARNING: [Synth 8-11065] parameter 'SEQ_NUM_FLAG' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:179]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'pcie_us_axi_dma_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:181]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:113]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:114]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:115]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:116]
WARNING: [Synth 8-11065] parameter 'PAYLOAD_MAX' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:118]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_WIDTH' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:120]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_SIZE' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:121]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_us_axi_master_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:123]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_WIDTH' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:96]
WARNING: [Synth 8-11065] parameter 'AXI_WORD_SIZE' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:97]
WARNING: [Synth 8-11065] parameter 'AXI_BURST_SIZE' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:98]
WARNING: [Synth 8-11065] parameter 'AXI_MAX_BURST_SIZE' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:99]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_WIDTH' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:101]
WARNING: [Synth 8-11065] parameter 'AXIS_PCIE_WORD_SIZE' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:102]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'pcie_us_axi_master_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:104]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'pcie_us_axis_cq_demux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:86]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:48]
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga.v:34]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75998]
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75998]
INFO: [Synth 8-6157] synthesizing module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-103015-lampranthus/realtime/pcie3_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_ultrascale_0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/synth_1/.Xil/Vivado-103015-lampranthus/realtime/pcie3_ultrascale_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga.v:172]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie3_ultrascale_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga.v:193]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axis_cq_demux' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:34]
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axis_cq_demux' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axis_cq_demux.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:481]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:510]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:34]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 64 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000011000000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axil_master' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ENABLE_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axil_master' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_rd' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:655]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_rd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_master_wr' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master_wr' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_master' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:34]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axi_ram.v:34]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:814]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:833]
INFO: [Synth 8-6157] synthesizing module 'axis_register' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:34]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_dma' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_dma_rd' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 64 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter TX_FC_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:740]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:922]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_dma_rd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_axi_dma_wr' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 4 - type: integer 
	Parameter RQ_SEQ_NUM_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 8 - type: integer 
	Parameter TX_LIMIT bound to: 8 - type: integer 
	Parameter TX_FC_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:589]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:782]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_dma_wr' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_axi_dma' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma.v:34]
WARNING: [Synth 8-7071] port 's_axis_rq_seq_num_0' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 's_axis_rq_seq_num_valid_0' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 's_axis_rq_seq_num_1' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 's_axis_rq_seq_num_valid_1' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 'pcie_tx_fc_nph_av' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 'pcie_tx_fc_ph_av' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 'pcie_tx_fc_pd_av' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 'status_rd_busy' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7071] port 'status_wr_busy' of module 'pcie_us_axi_dma' is unconnected for instance 'pcie_us_axi_dma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-7023] instance 'pcie_us_axi_dma_inst' of module 'pcie_us_axi_dma' has 85 connections declared, but only 76 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:911]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:1036]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (16) of module 'axi_ram' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:1055]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_msi' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_msi.v:34]
	Parameter MSI_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/arbiter.v:34]
	Parameter PORTS bound to: 32 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_msi' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_msi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga.v:34]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:149]
WARNING: [Synth 8-6014] Unused sequential element s_axis_tdest_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:150]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:280]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:281]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:287]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/axis_arb_mux.v:288]
WARNING: [Synth 8-3936] Found unconnected internal register 'cfg_mgmt_read_data_reg_reg' and it is trimmed from '32' to '15' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_cfg.v:154]
WARNING: [Synth 8-6014] Unused sequential element dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:828]
WARNING: [Synth 8-6014] Unused sequential element last_be_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axil_master.v:836]
WARNING: [Synth 8-6014] Unused sequential element tlp_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1059]
WARNING: [Synth 8-6014] Unused sequential element last_tlp_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1072]
WARNING: [Synth 8-6014] Unused sequential element tlp_cmd_last_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_rd.v:1091]
WARNING: [Synth 8-6014] Unused sequential element tr_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:574]
WARNING: [Synth 8-6014] Unused sequential element type_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_master_wr.v:582]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:163]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:164]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tid_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:170]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/axis_register.v:171]
WARNING: [Synth 8-6014] Unused sequential element op_dword_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:1540]
WARNING: [Synth 8-6014] Unused sequential element have_credit_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:1572]
WARNING: [Synth 8-6014] Unused sequential element active_tx_count_av_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:1599]
WARNING: [Synth 8-6014] Unused sequential element active_tag_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:1612]
WARNING: [Synth 8-6014] Unused sequential element tr_count_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:1101]
WARNING: [Synth 8-6014] Unused sequential element have_credit_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:1137]
WARNING: [Synth 8-6014] Unused sequential element active_tx_count_av_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:1142]
WARNING: [Synth 8-6014] Unused sequential element op_table_tx_done_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:1160]
WARNING: [Synth 8-3936] Found unconnected internal register 'dword_count_reg' and it is trimmed from '11' to '10' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:493]
WARNING: [Synth 8-6014] Unused sequential element axil_ctrl_wready_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/rtl/fpga_core.v:419]
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[7] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[6] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[5] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[4] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[3] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[2] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[1] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_vf_enable[0] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[11] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[10] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[9] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[8] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[7] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[6] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[5] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[4] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mmenable[3] in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_interrupt_msi_mask_update in module pcie_us_msi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rq_tuser[27] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[7] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[6] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[5] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[4] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[3] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[2] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[1] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_ph_av[0] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[11] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[10] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[9] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[8] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[7] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[6] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[5] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[4] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[3] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[2] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[1] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_tx_fc_pd_av[0] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module pcie_us_axi_dma_wr is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[7] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[6] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[5] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[4] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[3] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[2] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[1] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[0] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[74] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[73] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[72] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[71] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[70] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[69] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[68] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[67] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[66] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[65] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[64] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[63] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[62] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[61] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[60] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[59] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[58] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[57] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[56] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[55] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[54] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[53] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[52] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[51] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[50] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[49] in module pcie_us_axi_dma_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[48] in module pcie_us_axi_dma_rd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2446.785 ; gain = 582.305 ; free physical = 8221 ; free virtual = 14924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2452.723 ; gain = 588.242 ; free physical = 8221 ; free virtual = 14924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2452.723 ; gain = 588.242 ; free physical = 8221 ; free virtual = 14924
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2458.660 ; gain = 0.000 ; free physical = 8230 ; free virtual = 14932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'pcie3_ultrascale_inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc:132]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.441 ; gain = 0.000 ; free physical = 8240 ; free virtual = 14942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2587.441 ; gain = 0.000 ; free physical = 8240 ; free virtual = 14942
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2587.441 ; gain = 722.961 ; free physical = 8239 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2595.445 ; gain = 730.965 ; free physical = 8239 ; free virtual = 14942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for pcie3_ultrascale_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2595.445 ; gain = 730.965 ; free physical = 8239 ; free virtual = 14942
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_us_axil_master'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg_reg' in module 'pcie_us_axi_master_rd'
INFO: [Synth 8-802] inferred FSM for state register 'tlp_state_reg_reg' in module 'pcie_us_axi_master_rd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_us_axi_master_wr'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg_reg' in module 'axi_ram'
WARNING: [Synth 8-3936] Found unconnected internal register 'lower_addr_reg_reg' and it is trimmed from '12' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_rd.v:1533]
WARNING: [Synth 8-3936] Found unconnected internal register 'tlp_len_reg_reg' and it is trimmed from '12' to '2' bits. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/pcie_us_axi_dma_wr.v:1106]
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg_reg' in module 'pcie_us_axi_dma_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
              STATE_READ |                              001 |                              010
          STATE_WAIT_END |                              010 |                              101
             STATE_CPL_1 |                              011 |                              110
           STATE_WRITE_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pcie_us_axil_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TLP_STATE_IDLE |                               00 |                              000
         TLP_STATE_CPL_1 |                               01 |                              100
      TLP_STATE_HEADER_1 |                               10 |                              001
      TLP_STATE_TRANSFER |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlp_state_reg_reg' using encoding 'sequential' in module 'pcie_us_axi_master_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          AXI_STATE_IDLE |                               00 |                               00
         AXI_STATE_START |                               01 |                               10
      AXI_STATE_WAIT_END |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg_reg' using encoding 'sequential' in module 'pcie_us_axi_master_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
          STATE_TRANSFER |                              010 |                               10
          STATE_WAIT_END |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'pcie_us_axi_master_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WRITE_STATE_IDLE |                               00 |                               00
       WRITE_STATE_BURST |                               01 |                               01
        WRITE_STATE_RESP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg_reg' using encoding 'sequential' in module 'axi_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          AXI_STATE_IDLE |                               00 |                               00
         AXI_STATE_START |                               01 |                               01
           AXI_STATE_REQ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg_reg' using encoding 'sequential' in module 'pcie_us_axi_dma_wr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2595.445 ; gain = 730.965 ; free physical = 8249 ; free virtual = 14954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 13    
	   2 Input   32 Bit       Adders := 9     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 6     
	   4 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 12    
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 10    
	   3 Input    4 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 2     
	   5 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 26    
	              128 Bit    Registers := 2     
	               85 Bit    Registers := 4     
	               75 Bit    Registers := 2     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               60 Bit    Registers := 4     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 26    
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 156   
+---RAMs : 
	             512K Bit	(2048 X 256 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 140   
	   6 Input  256 Bit        Muxes := 1     
	   4 Input  256 Bit        Muxes := 1     
	   3 Input  256 Bit        Muxes := 1     
	   5 Input  256 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   75 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 7     
	   5 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   6 Input   60 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 24    
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 7     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 11    
	   6 Input   13 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 10    
	   4 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   6 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 29    
	   6 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 15    
	   5 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 10    
	  11 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	  24 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 58    
	   6 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 285   
	   3 Input    1 Bit        Muxes := 65    
	   6 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_1_led[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sfp_2_led[0] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_led[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga has port sma_led[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_write_state_reg_reg[1]) is unused and will be removed from module axi_ram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2735.445 ; gain = 870.965 ; free physical = 8070 ; free virtual = 14802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi_ram:    | mem_reg    | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|axi_ram:    | mem_reg    | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+
|Module Name                                                 | RTL Object                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_active_a_reg     | User Attribute | 64 x 1               | RAM64M8 x 4   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_active_b_reg     | User Attribute | 64 x 1               | RAM64M8 x 4   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_fifo_2_mem_reg         | User Attribute | 32 x 6               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_fifo_1_mem_reg         | User Attribute | 32 x 5               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_op_tag_reg       | User Attribute | 64 x 6               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_count_finish_reg  | User Attribute | 64 x 7               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_commit_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_init_b_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_init_a_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_count_start_reg   | User Attribute | 64 x 7               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_axi_addr_reg     | User Attribute | 64 x 32              | RAM64M8 x 10  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_skip_reg            | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_b_reg            | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_a_reg            | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_code_reg         | User Attribute | 64 x 4               | RAM64X1S x 4  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_zero_len_reg     | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_finish_reg          | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_op_tag_reg          | User Attribute | 32 x 6               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_tag_fifo_mem_reg             | User Attribute | 64 x 6               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_tag_reg                | User Attribute | 64 x 8               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_error_reg           | User Attribute | 32 x 4               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_bubble_cycle_reg       | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_input_cycle_count_reg  | User Attribute | 8 x 8                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_output_cycle_count_reg | User Attribute | 8 x 8                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_dword_len_reg          | User Attribute | 8 x 10               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_last_reg               | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_pcie_addr_reg          | User Attribute | 8 x 64               | RAM32M16 x 5  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_offset_reg             | User Attribute | 8 x 5                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_zero_len_reg           | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_len_reg                | User Attribute | 8 x 2                | RAM16X1D x 2  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_tag_reg                | User Attribute | 8 x 8                | RAM32M16 x 1  | 
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2746.098 ; gain = 881.617 ; free physical = 8071 ; free virtual = 14804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "\core_inst/axi_ram_inst/mem_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "\core_inst/axi_dma_ram_inst/mem_reg " may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7904 ; free virtual = 14637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\core_inst/axi_ram_inst      | mem_reg    | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|\core_inst/axi_dma_ram_inst  | mem_reg    | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+
|Module Name                                                 | RTL Object                      | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_active_a_reg     | User Attribute | 64 x 1               | RAM64M8 x 4   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_active_b_reg     | User Attribute | 64 x 1               | RAM64M8 x 4   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_fifo_2_mem_reg         | User Attribute | 32 x 6               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_fifo_1_mem_reg         | User Attribute | 32 x 5               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_op_tag_reg       | User Attribute | 64 x 6               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_count_finish_reg  | User Attribute | 64 x 7               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_commit_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_init_b_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_init_a_reg        | User Attribute | 64 x 1               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_read_count_start_reg   | User Attribute | 64 x 7               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_axi_addr_reg     | User Attribute | 64 x 32              | RAM64M8 x 10  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_skip_reg            | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_b_reg            | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_a_reg            | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_error_code_reg         | User Attribute | 64 x 4               | RAM64X1S x 4  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | pcie_tag_table_zero_len_reg     | User Attribute | 64 x 1               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_finish_reg          | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_op_tag_reg          | User Attribute | 32 x 6               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_tag_fifo_mem_reg             | User Attribute | 64 x 6               | RAM64M8 x 1   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | op_table_tag_reg                | User Attribute | 64 x 8               | RAM64M8 x 2   | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_rd_inst  | status_fifo_error_reg           | User Attribute | 32 x 4               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_bubble_cycle_reg       | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_input_cycle_count_reg  | User Attribute | 8 x 8                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_output_cycle_count_reg | User Attribute | 8 x 8                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_dword_len_reg          | User Attribute | 8 x 10               | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_last_reg               | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_pcie_addr_reg          | User Attribute | 8 x 64               | RAM32M16 x 5  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_offset_reg             | User Attribute | 8 x 5                | RAM32M16 x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_zero_len_reg           | User Attribute | 8 x 1                | RAM16X1D x 1  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_len_reg                | User Attribute | 8 x 2                | RAM16X1D x 2  | 
|core_insti_1/\pcie_us_axi_dma_inst/pcie_us_axi_dma_wr_inst  | op_table_tag_reg                | User Attribute | 8 x 8                | RAM32M16 x 1  | 
+------------------------------------------------------------+---------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7920 ; free virtual = 14652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7938 ; free virtual = 14671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7938 ; free virtual = 14671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7941 ; free virtual = 14673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7941 ; free virtual = 14673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7943 ; free virtual = 14675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7943 ; free virtual = 14675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |pcie3_ultrascale_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |pcie3_ultrascale |     1|
|2     |CARRY8           |   117|
|3     |IBUFDS_GTE3      |     1|
|4     |LUT1             |    66|
|5     |LUT2             |   522|
|6     |LUT3             |  2250|
|7     |LUT4             |  1648|
|8     |LUT5             |  2117|
|9     |LUT6             |  4960|
|10    |MUXF7            |    19|
|11    |RAM16X1D         |     5|
|12    |RAM32M           |     2|
|13    |RAM32M16         |    10|
|14    |RAM32X1D         |     2|
|15    |RAM64M           |     1|
|16    |RAM64M8          |    14|
|17    |RAM64X1D         |    13|
|18    |RAM64X1S         |     4|
|19    |RAMB36E2         |    32|
|20    |FDRE             |  7776|
|21    |FDSE             |    16|
|22    |IBUF             |     1|
|23    |OBUF             |     6|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7943 ; free virtual = 14675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2914.926 ; gain = 915.727 ; free physical = 7944 ; free virtual = 14677
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2914.926 ; gain = 1050.445 ; free physical = 7944 ; free virtual = 14677
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2914.926 ; gain = 0.000 ; free physical = 8106 ; free virtual = 14838
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.301 ; gain = 0.000 ; free physical = 8114 ; free virtual = 14846
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

Synth Design complete | Checksum: e6dea61f
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:29 . Memory (MB): peak = 2960.301 ; gain = 1525.293 ; free physical = 8114 ; free virtual = 14846
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2328.995; main = 2110.246; forked = 268.256
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3831.930; main = 2960.305; forked = 917.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.312 ; gain = 0.000 ; free physical = 8113 ; free virtual = 14847
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 20:22:20 2025...
