

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s'
================================================================
* Date:           Mon Oct 21 14:06:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.991 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_data_V_5_14_load = load i16 %kernel_data_V_5_14" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 7 'load' 'kernel_data_V_5_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i16 %kernel_data_V_5_14_load"   --->   Operation 8 'sext' 'sext_ln1118_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (3.34ns)   --->   "%mul_ln1118_90 = mul i25 %sext_ln1118_118, i25 202"   --->   Operation 9 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [2/2] (3.34ns)   --->   "%mul_ln1118_91 = mul i25 %sext_ln1118_118, i25 33554253"   --->   Operation 10 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_data_V_5_5_load = load i16 %kernel_data_V_5_5" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 11 'load' 'kernel_data_V_5_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i16 %kernel_data_V_5_5_load"   --->   Operation 12 'sext' 'sext_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i16 %kernel_data_V_5_5_load"   --->   Operation 13 'sext' 'sext_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.34ns)   --->   "%mul_ln1118_77 = mul i24 %sext_ln1118_105, i24 110"   --->   Operation 14 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [2/2] (3.34ns)   --->   "%mul_ln1118_78 = mul i25 %sext_ln1118_104, i25 228"   --->   Operation 15 'mul' 'mul_ln1118_78' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_5_9_load = load i16 %kernel_data_V_5_9" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 16 'load' 'kernel_data_V_5_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i16 %kernel_data_V_5_9_load"   --->   Operation 17 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i16 %kernel_data_V_5_9_load"   --->   Operation 18 'sext' 'sext_ln1118_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1118_26 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %kernel_data_V_5_9_load, i2 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i18 %shl_ln1118_26"   --->   Operation 20 'sext' 'sext_ln1118_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_14 = sub i19 0, i19 %sext_ln1118_113"   --->   Operation 21 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 22 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%sub_ln1118_15 = sub i19 %sub_ln1118_14, i19 %sext_ln1118_112"   --->   Operation 22 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %sub_ln1118_15, i32 10, i32 18"   --->   Operation 23 'partselect' 'trunc_ln708_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.34ns)   --->   "%mul_ln1118_84 = mul i26 %sext_ln1118_111, i26 67108567"   --->   Operation 24 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_5_10_load = load i16 %kernel_data_V_5_10" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 25 'load' 'kernel_data_V_5_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln708_50 = sext i16 %kernel_data_V_5_10_load"   --->   Operation 26 'sext' 'sext_ln708_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i16 %kernel_data_V_5_10_load"   --->   Operation 27 'sext' 'sext_ln1118_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.34ns)   --->   "%mul_ln1118_85 = mul i24 %sext_ln1118_114, i24 16777113"   --->   Operation 28 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [2/2] (3.34ns)   --->   "%mul_ln708_44 = mul i26 %sext_ln708_50, i26 67108204"   --->   Operation 29 'mul' 'mul_ln708_44' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_5_11_load = load i16 %kernel_data_V_5_11" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 30 'load' 'kernel_data_V_5_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i16 %kernel_data_V_5_11_load"   --->   Operation 31 'sext' 'sext_ln1118_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i16 %kernel_data_V_5_11_load"   --->   Operation 32 'sext' 'sext_ln1118_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.34ns)   --->   "%mul_ln1118_86 = mul i24 %sext_ln1118_116, i24 16777105"   --->   Operation 33 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/2] (3.34ns)   --->   "%mul_ln1118_87 = mul i25 %sext_ln1118_115, i25 203"   --->   Operation 34 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_5_12_load = load i16 %kernel_data_V_5_12" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 35 'load' 'kernel_data_V_5_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i16 %kernel_data_V_5_12_load"   --->   Operation 36 'sext' 'sext_ln1118_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.34ns)   --->   "%mul_ln1118_88 = mul i25 %sext_ln1118_117, i25 146"   --->   Operation 37 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/2] (3.34ns)   --->   "%mul_ln1118_89 = mul i25 %sext_ln1118_117, i25 245"   --->   Operation 38 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (3.34ns)   --->   "%mul_ln1118_90 = mul i25 %sext_ln1118_118, i25 202"   --->   Operation 39 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_150 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_90, i32 10, i32 24"   --->   Operation 40 'partselect' 'trunc_ln708_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.34ns)   --->   "%mul_ln1118_91 = mul i25 %sext_ln1118_118, i25 33554253"   --->   Operation 41 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_151 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_91, i32 10, i32 24"   --->   Operation 42 'partselect' 'trunc_ln708_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_5_16_load = load i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 43 'load' 'kernel_data_V_5_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i16 %kernel_data_V_5_16_load"   --->   Operation 44 'sext' 'sext_ln1118_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1118_27 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %kernel_data_V_5_16_load, i5 0"   --->   Operation 45 'bitconcatenate' 'shl_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i21 %shl_ln1118_27"   --->   Operation 46 'sext' 'sext_ln1118_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %kernel_data_V_5_16_load, i1 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i17 %shl_ln1118_28"   --->   Operation 48 'sext' 'sext_ln1118_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.22ns)   --->   "%sub_ln1118_16 = sub i22 %sext_ln1118_120, i22 %sext_ln1118_121"   --->   Operation 49 'sub' 'sub_ln1118_16' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_154 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %sub_ln1118_16, i32 10, i32 21"   --->   Operation 50 'partselect' 'trunc_ln708_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.34ns)   --->   "%mul_ln1118_93 = mul i26 %sext_ln1118_119, i26 329"   --->   Operation 51 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_5_2_load = load i16 %kernel_data_V_5_2" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 52 'load' 'kernel_data_V_5_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln708_43 = sext i16 %kernel_data_V_5_2_load"   --->   Operation 53 'sext' 'sext_ln708_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln708_43, i26 519"   --->   Operation 54 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_5_3_load = load i16 %kernel_data_V_5_3" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 55 'load' 'kernel_data_V_5_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i16 %kernel_data_V_5_3_load"   --->   Operation 56 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1118_23 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %kernel_data_V_5_3_load, i5 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i21 %shl_ln1118_23"   --->   Operation 58 'sext' 'sext_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln1118_24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %kernel_data_V_5_3_load, i3 0"   --->   Operation 59 'bitconcatenate' 'shl_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i19 %shl_ln1118_24"   --->   Operation 60 'sext' 'sext_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.22ns)   --->   "%add_ln1118 = add i22 %sext_ln1118_101, i22 %sext_ln1118_102"   --->   Operation 61 'add' 'add_ln1118' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_131 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %add_ln1118, i32 10, i32 21"   --->   Operation 62 'partselect' 'trunc_ln708_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_100, i26 446"   --->   Operation 63 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_5_4_load = load i16 %kernel_data_V_5_4" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 64 'load' 'kernel_data_V_5_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln708_44 = sext i16 %kernel_data_V_5_4_load"   --->   Operation 65 'sext' 'sext_ln708_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1118_25 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %kernel_data_V_5_4_load, i4 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i20 %shl_ln1118_25"   --->   Operation 67 'sext' 'sext_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.19ns)   --->   "%sub_ln1118_13 = sub i21 0, i21 %sext_ln1118_103"   --->   Operation 68 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %sub_ln1118_13, i32 10, i32 20"   --->   Operation 69 'partselect' 'trunc_ln708_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.34ns)   --->   "%mul_ln708_43 = mul i26 %sext_ln708_44, i26 67108240"   --->   Operation 70 'mul' 'mul_ln708_43' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (3.34ns)   --->   "%mul_ln1118_77 = mul i24 %sext_ln1118_105, i24 110"   --->   Operation 71 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_135 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln1118_77, i32 10, i32 23"   --->   Operation 72 'partselect' 'trunc_ln708_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (3.34ns)   --->   "%mul_ln1118_78 = mul i25 %sext_ln1118_104, i25 228"   --->   Operation 73 'mul' 'mul_ln1118_78' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_78, i32 10, i32 24"   --->   Operation 74 'partselect' 'trunc_ln708_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_data_V_5_6_load = load i16 %kernel_data_V_5_6" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 75 'load' 'kernel_data_V_5_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %kernel_data_V_5_6_load"   --->   Operation 76 'sext' 'sext_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.34ns)   --->   "%mul_ln1118_79 = mul i25 %sext_ln1118_106, i25 222"   --->   Operation 77 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_5_7_load = load i16 %kernel_data_V_5_7" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 78 'load' 'kernel_data_V_5_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i16 %kernel_data_V_5_7_load"   --->   Operation 79 'sext' 'sext_ln1118_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i16 %kernel_data_V_5_7_load"   --->   Operation 80 'sext' 'sext_ln1118_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.34ns)   --->   "%mul_ln1118_80 = mul i25 %sext_ln1118_108, i25 33554256"   --->   Operation 81 'mul' 'mul_ln1118_80' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [2/2] (3.34ns)   --->   "%mul_ln1118_81 = mul i26 %sext_ln1118_107, i26 406"   --->   Operation 82 'mul' 'mul_ln1118_81' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_data_V_5_8_load = load i16 %kernel_data_V_5_8" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 83 'load' 'kernel_data_V_5_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i16 %kernel_data_V_5_8_load"   --->   Operation 84 'sext' 'sext_ln1118_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i16 %kernel_data_V_5_8_load"   --->   Operation 85 'sext' 'sext_ln1118_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (3.34ns)   --->   "%mul_ln1118_82 = mul i25 %sext_ln1118_110, i25 196"   --->   Operation 86 'mul' 'mul_ln1118_82' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [2/2] (3.34ns)   --->   "%mul_ln1118_83 = mul i26 %sext_ln1118_109, i26 390"   --->   Operation 87 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i9 %trunc_ln708_142"   --->   Operation 88 'sext' 'sext_ln1118_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (3.34ns)   --->   "%mul_ln1118_84 = mul i26 %sext_ln1118_111, i26 67108567"   --->   Operation 89 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118_84, i32 10, i32 25"   --->   Operation 90 'partselect' 'trunc_ln708_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (3.34ns)   --->   "%mul_ln1118_85 = mul i24 %sext_ln1118_114, i24 16777113"   --->   Operation 91 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln1118_85, i32 10, i32 23"   --->   Operation 92 'partselect' 'trunc_ln708_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (3.34ns)   --->   "%mul_ln708_44 = mul i26 %sext_ln708_50, i26 67108204"   --->   Operation 93 'mul' 'mul_ln708_44' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_44, i32 10, i32 25"   --->   Operation 94 'partselect' 'trunc_ln708_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (3.34ns)   --->   "%mul_ln1118_86 = mul i24 %sext_ln1118_116, i24 16777105"   --->   Operation 95 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_146 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln1118_86, i32 10, i32 23"   --->   Operation 96 'partselect' 'trunc_ln708_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (3.34ns)   --->   "%mul_ln1118_87 = mul i25 %sext_ln1118_115, i25 203"   --->   Operation 97 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_147 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_87, i32 10, i32 24"   --->   Operation 98 'partselect' 'trunc_ln708_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (3.34ns)   --->   "%mul_ln1118_88 = mul i25 %sext_ln1118_117, i25 146"   --->   Operation 99 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_148 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_88, i32 10, i32 24"   --->   Operation 100 'partselect' 'trunc_ln708_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] (3.34ns)   --->   "%mul_ln1118_89 = mul i25 %sext_ln1118_117, i25 245"   --->   Operation 101 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_149 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_89, i32 10, i32 24"   --->   Operation 102 'partselect' 'trunc_ln708_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln708_56 = sext i15 %trunc_ln708_151"   --->   Operation 103 'sext' 'sext_ln708_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%kernel_data_V_5_15_load = load i16 %kernel_data_V_5_15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 104 'load' 'kernel_data_V_5_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln708_57 = sext i16 %kernel_data_V_5_15_load"   --->   Operation 105 'sext' 'sext_ln708_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (3.34ns)   --->   "%mul_ln1118_92 = mul i26 %sext_ln708_57, i26 67108558"   --->   Operation 106 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [2/2] (3.34ns)   --->   "%mul_ln708_45 = mul i26 %sext_ln708_57, i26 67108254"   --->   Operation 107 'mul' 'mul_ln708_45' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (3.34ns)   --->   "%mul_ln1118_93 = mul i26 %sext_ln1118_119, i26 329"   --->   Operation 108 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln708_155 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118_93, i32 10, i32 25"   --->   Operation 109 'partselect' 'trunc_ln708_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln703_142 = add i10 %sext_ln1118_124, i10 761"   --->   Operation 110 'add' 'add_ln703_142' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.94ns)   --->   "%add_ln703_155 = add i16 %sext_ln708_56, i16 35"   --->   Operation 111 'add' 'add_ln703_155' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%kernel_data_V_5_0_load = load i16 %kernel_data_V_5_0" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 112 'load' 'kernel_data_V_5_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %kernel_data_V_5_0_load, i8 0"   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i24 %shl_ln"   --->   Operation 114 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1118_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %kernel_data_V_5_0_load, i1 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i17 %shl_ln1118_s"   --->   Operation 116 'sext' 'sext_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.31ns)   --->   "%sub_ln1118 = sub i25 %sext_ln1118, i25 %sext_ln1118_99"   --->   Operation 117 'sub' 'sub_ln1118' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln1118, i32 10, i32 24"   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln708_43, i26 519"   --->   Operation 119 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708, i32 10, i32 25"   --->   Operation 120 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i12 %trunc_ln708_131"   --->   Operation 121 'sext' 'sext_ln1118_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_100, i26 446"   --->   Operation 122 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118, i32 10, i32 25"   --->   Operation 123 'partselect' 'trunc_ln708_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln708_45 = sext i11 %trunc_ln708_133"   --->   Operation 124 'sext' 'sext_ln708_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (3.34ns)   --->   "%mul_ln708_43 = mul i26 %sext_ln708_44, i26 67108240"   --->   Operation 125 'mul' 'mul_ln708_43' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_43, i32 10, i32 25"   --->   Operation 126 'partselect' 'trunc_ln708_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i14 %trunc_ln708_135"   --->   Operation 127 'sext' 'sext_ln1118_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln708_46 = sext i15 %trunc_ln708_136"   --->   Operation 128 'sext' 'sext_ln708_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/2] (3.34ns)   --->   "%mul_ln1118_79 = mul i25 %sext_ln1118_106, i25 222"   --->   Operation 129 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_79, i32 10, i32 24"   --->   Operation 130 'partselect' 'trunc_ln708_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/2] (3.34ns)   --->   "%mul_ln1118_80 = mul i25 %sext_ln1118_108, i25 33554256"   --->   Operation 131 'mul' 'mul_ln1118_80' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_138 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_80, i32 10, i32 24"   --->   Operation 132 'partselect' 'trunc_ln708_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (3.34ns)   --->   "%mul_ln1118_81 = mul i26 %sext_ln1118_107, i26 406"   --->   Operation 133 'mul' 'mul_ln1118_81' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118_81, i32 10, i32 25"   --->   Operation 134 'partselect' 'trunc_ln708_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/2] (3.34ns)   --->   "%mul_ln1118_82 = mul i25 %sext_ln1118_110, i25 196"   --->   Operation 135 'mul' 'mul_ln1118_82' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708_140 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln1118_82, i32 10, i32 24"   --->   Operation 136 'partselect' 'trunc_ln708_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (3.34ns)   --->   "%mul_ln1118_83 = mul i26 %sext_ln1118_109, i26 390"   --->   Operation 137 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118_83, i32 10, i32 25"   --->   Operation 138 'partselect' 'trunc_ln708_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln708_51 = sext i14 %trunc_ln708_144"   --->   Operation 139 'sext' 'sext_ln708_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i14 %trunc_ln708_146"   --->   Operation 140 'sext' 'sext_ln1118_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln708_52 = sext i15 %trunc_ln708_147"   --->   Operation 141 'sext' 'sext_ln708_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln708_53 = sext i15 %trunc_ln708_148"   --->   Operation 142 'sext' 'sext_ln708_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln708_54 = sext i15 %trunc_ln708_149"   --->   Operation 143 'sext' 'sext_ln708_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln708_55 = sext i15 %trunc_ln708_150"   --->   Operation 144 'sext' 'sext_ln708_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/2] (3.34ns)   --->   "%mul_ln1118_92 = mul i26 %sext_ln708_57, i26 67108558"   --->   Operation 145 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln708_152 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1118_92, i32 10, i32 25"   --->   Operation 146 'partselect' 'trunc_ln708_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/2] (3.34ns)   --->   "%mul_ln708_45 = mul i26 %sext_ln708_57, i26 67108254"   --->   Operation 147 'mul' 'mul_ln708_45' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_153 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_45, i32 10, i32 25"   --->   Operation 148 'partselect' 'trunc_ln708_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i12 %trunc_ln708_154"   --->   Operation 149 'sext' 'sext_ln1118_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.94ns)   --->   "%add_ln703_135 = add i16 %sext_ln708_53, i16 %sext_ln708_55"   --->   Operation 150 'add' 'add_ln703_135' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.81ns)   --->   "%add_ln703_138 = add i15 %sext_ln1118_123, i15 %sext_ln708_51"   --->   Operation 151 'add' 'add_ln703_138' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (1.81ns)   --->   "%add_ln703_139 = add i15 %sext_ln1118_125, i15 %sext_ln1118_122"   --->   Operation 152 'add' 'add_ln703_139' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_141 = add i13 %sext_ln1118_126, i13 %sext_ln708_45"   --->   Operation 153 'add' 'add_ln703_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %add_ln703_142"   --->   Operation 154 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln703_143 = add i13 %zext_ln703, i13 %add_ln703_141"   --->   Operation 155 'add' 'add_ln703_143' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 156 [1/1] (2.07ns)   --->   "%add_ln703_149 = add i16 %trunc_ln708_143, i16 %trunc_ln708_145"   --->   Operation 156 'add' 'add_ln703_149' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (2.07ns)   --->   "%add_ln703_152 = add i16 %trunc_ln708_155, i16 %sext_ln708_46"   --->   Operation 157 'add' 'add_ln703_152' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_154 = add i16 %sext_ln708_52, i16 %sext_ln708_54"   --->   Operation 158 'add' 'add_ln703_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 159 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_156 = add i16 %add_ln703_155, i16 %add_ln703_154"   --->   Operation 159 'add' 'add_ln703_156' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln"   --->   Operation 160 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln708_47 = sext i15 %trunc_ln708_137"   --->   Operation 161 'sext' 'sext_ln708_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln708_48 = sext i15 %trunc_ln708_138"   --->   Operation 162 'sext' 'sext_ln708_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln708_49 = sext i15 %trunc_ln708_140"   --->   Operation 163 'sext' 'sext_ln708_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 %sext_ln708, i16 %sext_ln708_47"   --->   Operation 164 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 165 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_133 = add i16 %add_ln703, i16 %trunc_ln708_152"   --->   Operation 165 'add' 'add_ln703_133' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_134 = add i16 %sext_ln708_48, i16 %sext_ln708_49"   --->   Operation 166 'add' 'add_ln703_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 167 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_136 = add i16 %add_ln703_135, i16 %add_ln703_134"   --->   Operation 167 'add' 'add_ln703_136' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i15 %add_ln703_138"   --->   Operation 168 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i15 %add_ln703_139"   --->   Operation 169 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_140 = add i16 %sext_ln703_17, i16 %sext_ln703"   --->   Operation 170 'add' 'add_ln703_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i13 %add_ln703_143"   --->   Operation 171 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_144 = add i16 %sext_ln703_18, i16 %add_ln703_140"   --->   Operation 172 'add' 'add_ln703_144' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_146 = add i16 %trunc_ln708_132, i16 %trunc_ln708_134"   --->   Operation 173 'add' 'add_ln703_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_147 = add i16 %add_ln703_146, i16 %trunc_ln708_s"   --->   Operation 174 'add' 'add_ln703_147' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_148 = add i16 %trunc_ln708_139, i16 %trunc_ln708_141"   --->   Operation 175 'add' 'add_ln703_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 176 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_150 = add i16 %add_ln703_149, i16 %add_ln703_148"   --->   Operation 176 'add' 'add_ln703_150' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_153 = add i16 %add_ln703_152, i16 %trunc_ln708_153"   --->   Operation 177 'add' 'add_ln703_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 178 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_157 = add i16 %add_ln703_156, i16 %add_ln703_153"   --->   Operation 178 'add' 'add_ln703_157' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 27, void @empty_9, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 180 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_137 = add i16 %add_ln703_136, i16 %add_ln703_133"   --->   Operation 181 'add' 'add_ln703_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 182 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_145 = add i16 %add_ln703_144, i16 %add_ln703_137"   --->   Operation 182 'add' 'add_ln703_145' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_151 = add i16 %add_ln703_150, i16 %add_ln703_147"   --->   Operation 183 'add' 'add_ln703_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 184 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_158 = add i16 %add_ln703_157, i16 %add_ln703_151"   --->   Operation 184 'add' 'add_ln703_158' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i32 <undef>, i16 %add_ln703_145" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 185 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i32 %mrv_i, i16 %add_ln703_158" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 186 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1_i" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 187 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	'load' operation ('kernel_data_V_5_14_load', firmware/nnet_utils/nnet_dense_latency.h:38) on static variable 'kernel_data_V_5_14' [117]  (0 ns)
	'mul' operation ('mul_ln1118_90') [119]  (3.35 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'load' operation ('kernel_data_V_5_9_load', firmware/nnet_utils/nnet_dense_latency.h:38) on static variable 'kernel_data_V_5_9' [81]  (0 ns)
	'sub' operation ('sub_ln1118_14') [86]  (0 ns)
	'sub' operation ('sub_ln1118_15') [87]  (3.99 ns)

 <State 3>: 3.35ns
The critical path consists of the following:
	'load' operation ('kernel_data_V_5_2_load', firmware/nnet_utils/nnet_dense_latency.h:38) on static variable 'kernel_data_V_5_2' [27]  (0 ns)
	'mul' operation ('mul_ln708') [29]  (3.35 ns)

 <State 4>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_154') [168]  (0 ns)
	'add' operation ('add_ln703_156') [170]  (3.9 ns)

 <State 5>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703') [142]  (0 ns)
	'add' operation ('add_ln703_133') [143]  (3.9 ns)

 <State 6>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_137') [147]  (0 ns)
	'add' operation ('add_ln703_145') [159]  (3.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
