set_device -fam SmartFusion2
read_edif  \
    -file {D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn}
write_adl -file {D:\GitHub\FPGA\FPGA_SoC\designer\FPGA_SoC\FPGA_SoC.adl}
