#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Feb 28 14:26:13 2024
# Process ID: 26496
# Current directory: /home/mohr0901/Documents/PMC
# Command line: vivado
# Log file: /home/mohr0901/Documents/PMC/vivado.log
# Journal file: /home/mohr0901/Documents/PMC/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 2837.653 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
start_gui
open_project /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets axi_usb2_device_0_usb_irpt] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_usb2_device_0]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:RNI:1.0 [get_ips  design_1_RNI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RNI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_RNI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_RNI_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_xbar_0_synth_1 -jobs 4
wait_on_run design_1_RNI_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
wait_on_run design_1_xbar_0_synth_1
export_simulation -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/sim_scripts -ip_user_files_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files -ipstatic_source_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/modelsim} {questa=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/questa} {xcelium=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/xcelium} {vcs=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/vcs} {riviera=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets RNI_0_m_axi_gmem] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_ports usb_irpt_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {2 1217 111} [get_bd_cells processing_system7_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/FIXED_IO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/RNI_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins RNI_0/s_axi_control]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
set_property location {2 623 342} [get_bd_cells processing_system7_0]
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins RNI_0/ap_clk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_intf_net [get_bd_intf_pins RNI_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins RNI_0/ap_rst_n]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_1]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/ACLK] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] -boundary_type upper
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins RNI_0/s_axi_control]
set_property location {0.5 -224 274} [get_bd_cells processing_system7_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins axi_interconnect_1/S00_ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_1/S00_ACLK]
save_bd_design
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:RNI:1.0 [get_ips  design_1_RNI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RNI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_RNI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_RNI_0_0_synth_1 -jobs 4
wait_on_run design_1_RNI_0_0_synth_1
export_simulation -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/sim_scripts -ip_user_files_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files -ipstatic_source_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/modelsim} {questa=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/questa} {xcelium=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/xcelium} {vcs=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/vcs} {riviera=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:RNI:1.0 [get_ips  design_1_RNI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RNI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_RNI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_RNI_0_0_synth_1 -jobs 4
wait_on_run design_1_RNI_0_0_synth_1
export_simulation -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/sim_scripts -ip_user_files_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files -ipstatic_source_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/modelsim} {questa=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/questa} {xcelium=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/xcelium} {vcs=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/vcs} {riviera=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:RNI:1.0 [get_ips  design_1_RNI_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_RNI_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_RNI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_RNI_0_0_synth_1 -jobs 4
wait_on_run design_1_RNI_0_0_synth_1
export_simulation -of_objects [get_files /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/sim_scripts -ip_user_files_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files -ipstatic_source_dir /home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/modelsim} {questa=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/questa} {xcelium=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/xcelium} {vcs=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/vcs} {riviera=/home/mohr0901/Documents/PMC/C_RNI_VIVADO/C_RNI_VIVADO.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
