Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu May 22 02:40:53 2025
| Host         : DESKTOP-4904BLP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Project_top_module_timing_summary_routed.rpt -pb Project_top_module_timing_summary_routed.pb -rpx Project_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3084)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7172)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3084)
---------------------------
 There are 3084 register/latch pins with no clock driven by root clock pin: debouncer_0/debouncer_count[4].out_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7172)
---------------------------------------------------
 There are 7172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.047        0.000                      0                  802        0.035        0.000                      0                  802        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.047        0.000                      0                  802        0.035        0.000                      0                  802        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 0.642ns (8.429%)  route 6.975ns (91.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.379    12.129    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.253 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG[2]_i_1/O
                         net (fo=1, routed)           0.596    12.848    my_computer/datapath_inst/Uart_inst/uart_rx_inst/p_0_in[2]
    SLICE_X56Y73         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.490    14.913    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[2]/C
                         clock pessimism              0.187    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.895    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.642ns (8.505%)  route 6.906ns (91.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.378    12.127    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X56Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.251 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.529    12.780    my_computer/datapath_inst/Uart_inst/uart_rx_inst/p_0_in[6]
    SLICE_X54Y73         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.489    14.912    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[6]/C
                         clock pessimism              0.187    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.894    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[10]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[11]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[12]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[13]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[15]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.518ns (7.243%)  route 6.634ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.634    12.383    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.494    14.917    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[9]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.639    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.642ns (8.734%)  route 6.709ns (91.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.118    11.868    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.992 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG[0]_i_1/O
                         net (fo=1, routed)           0.591    12.583    my_computer/datapath_inst/Uart_inst/uart_rx_inst/p_0_in[0]
    SLICE_X57Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.491    14.914    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[0]/C
                         clock pessimism              0.187    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.860    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.518ns (7.386%)  route 6.495ns (92.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        6.495    12.245    my_computer/datapath_inst/Uart_inst/uart_rx_inst/buttons[0]
    SLICE_X59Y75         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.492    14.915    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[0]/C
                         clock pessimism              0.187    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X59Y75         FDRE (Setup_fdre_C_R)       -0.429    14.637    my_computer/datapath_inst/Uart_inst/uart_rx_inst/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  2.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.840%)  route 0.222ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.554     1.473    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[7]/Q
                         net (fo=1, routed)           0.222     1.836    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG[7]
    SLICE_X50Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[7]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.063     1.801    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/Q
                         net (fo=16, routed)          0.297     1.913    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[0]
    SLICE_X50Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.829     1.994    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][0]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.075     1.818    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.236%)  route 0.276ns (62.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/Q
                         net (fo=16, routed)          0.276     1.915    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[4]
    SLICE_X49Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.832     1.997    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[5][4]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.070     1.816    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.010%)  route 0.279ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/Q
                         net (fo=16, routed)          0.279     1.917    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[4]
    SLICE_X51Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.830     1.995    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[8][4]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.070     1.814    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.006%)  route 0.279ns (62.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[4]/Q
                         net (fo=16, routed)          0.279     1.917    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[4]
    SLICE_X51Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.993    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[15][4]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.070     1.812    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.658%)  route 0.291ns (67.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/Q
                         net (fo=16, routed)          0.291     1.906    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[2]
    SLICE_X50Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.829     1.994    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][2]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.052     1.795    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[14][2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.416%)  route 0.308ns (68.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[0]/Q
                         net (fo=16, routed)          0.308     1.923    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[0]
    SLICE_X46Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.831     1.996    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[3][0]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.059     1.804    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.229%)  route 0.311ns (68.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[6]/Q
                         net (fo=16, routed)          0.311     1.926    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[6]
    SLICE_X50Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.993    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[2][6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.063     1.805    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.113%)  route 0.303ns (64.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.554     1.473    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG_reg[5]/Q
                         net (fo=1, routed)           0.303     1.940    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_SHIFT_REG[5]
    SLICE_X50Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[5]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.052     1.790    my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.670%)  route 0.351ns (71.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  my_computer/datapath_inst/Uart_inst/uart_rx_inst/RX_OUT_reg[2]/Q
                         net (fo=16, routed)          0.351     1.966    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/Q[2]
    SLICE_X48Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.832     1.997    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[6][2]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.066     1.812    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/memory_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y71    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y75    debouncer_0/debouncer_count[0].count_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y75    debouncer_0/debouncer_count[0].count_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71    debouncer_0/debouncer_count[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71    debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y71    debouncer_0/debouncer_count[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y73    debouncer_0/debouncer_count[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y74    debouncer_0/debouncer_count[0].count_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6151 Endpoints
Min Delay          6151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[200][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.596ns  (logic 4.223ns (7.596%)  route 51.373ns (92.404%))
  Logic Levels:           22  (FDRE=1 LUT5=1 LUT6=14 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          6.118    55.472    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124    55.596 r  my_computer/datapath_inst/reg_PC/mem[200][5]_i_1/O
                         net (fo=1, routed)           0.000    55.596    my_computer/datapath_inst/mem_data/mem_reg[200][7]_1[5]
    SLICE_X35Y21         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[200][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[204][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.471ns  (logic 4.223ns (7.613%)  route 51.248ns (92.387%))
  Logic Levels:           22  (FDRE=1 LUT5=2 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.993    55.347    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124    55.471 r  my_computer/datapath_inst/reg_PC/mem[204][5]_i_1/O
                         net (fo=1, routed)           0.000    55.471    my_computer/datapath_inst/mem_data/mem_reg[204][7]_1[5]
    SLICE_X33Y20         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[204][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[132][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.345ns  (logic 4.223ns (7.630%)  route 51.122ns (92.370%))
  Logic Levels:           22  (FDRE=1 LUT5=1 LUT6=14 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.867    55.221    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    55.345 r  my_computer/datapath_inst/reg_PC/mem[132][5]_i_1/O
                         net (fo=1, routed)           0.000    55.345    my_computer/datapath_inst/mem_data/mem_reg[132][7]_1[5]
    SLICE_X47Y57         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[132][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[253][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.318ns  (logic 4.092ns (7.397%)  route 51.226ns (92.603%))
  Logic Levels:           21  (FDRE=1 LUT5=1 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       21.469    43.012    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X22Y32         LUT6 (Prop_lut6_I4_O)        0.316    43.328 r  my_computer/datapath_inst/mem_data/mem[255][3]_i_341/O
                         net (fo=1, routed)           0.000    43.328    my_computer/datapath_inst/mem_data/mem[255][3]_i_341_n_0
    SLICE_X22Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    43.540 r  my_computer/datapath_inst/mem_data/mem_reg[255][3]_i_177/O
                         net (fo=1, routed)           0.000    43.540    my_computer/datapath_inst/mem_data/mem_reg[255][3]_i_177_n_0
    SLICE_X22Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    43.634 r  my_computer/datapath_inst/mem_data/mem_reg[255][3]_i_95/O
                         net (fo=1, routed)           1.505    45.138    my_computer/datapath_inst/mem_data/mem_reg[255][3]_i_95_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.316    45.454 r  my_computer/datapath_inst/mem_data/mem[255][3]_i_34/O
                         net (fo=1, routed)           0.000    45.454    my_computer/datapath_inst/mem_data/mem[255][3]_i_34_n_0
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    45.692 r  my_computer/datapath_inst/mem_data/mem_reg[255][3]_i_12/O
                         net (fo=2, routed)           1.140    46.832    my_computer/datapath_inst/mux_store/mem_reg[53][3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.298    47.130 r  my_computer/datapath_inst/mux_store/mem[255][3]_i_4/O
                         net (fo=16, routed)          2.087    49.217    my_computer/datapath_inst/reg_PC/WriteData[3]
    SLICE_X43Y52         LUT6 (Prop_lut6_I2_O)        0.124    49.341 r  my_computer/datapath_inst/reg_PC/mem[253][3]_i_1/O
                         net (fo=32, routed)          5.977    55.318    my_computer/datapath_inst/mem_data/mem_reg[125][7]_0[3]
    SLICE_X30Y45         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[253][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[232][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.276ns  (logic 4.259ns (7.705%)  route 51.017ns (92.295%))
  Logic Levels:           22  (FDRE=1 LUT5=2 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       21.284    42.827    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X21Y30         LUT6 (Prop_lut6_I4_O)        0.316    43.143 r  my_computer/datapath_inst/mem_data/mem[255][2]_i_211/O
                         net (fo=1, routed)           0.000    43.143    my_computer/datapath_inst/mem_data/mem[255][2]_i_211_n_0
    SLICE_X21Y30         MUXF7 (Prop_muxf7_I1_O)      0.245    43.388 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_112/O
                         net (fo=1, routed)           0.000    43.388    my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_112_n_0
    SLICE_X21Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    43.492 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_47/O
                         net (fo=1, routed)           1.294    44.787    my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_47_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.316    45.103 r  my_computer/datapath_inst/mem_data/mem[255][2]_i_18/O
                         net (fo=1, routed)           0.000    45.103    my_computer/datapath_inst/mem_data/mem[255][2]_i_18_n_0
    SLICE_X36Y40         MUXF7 (Prop_muxf7_I0_O)      0.238    45.341 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_6/O
                         net (fo=2, routed)           0.586    45.927    my_computer/datapath_inst/mux_store/mem_reg[66][2]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.298    46.225 r  my_computer/datapath_inst/mux_store/mem[255][2]_i_2/O
                         net (fo=15, routed)          2.011    48.236    my_computer/datapath_inst/reg_PC/WriteData[10]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124    48.360 r  my_computer/datapath_inst/reg_PC/mem[252][2]_i_2/O
                         net (fo=64, routed)          6.792    55.152    my_computer/datapath_inst/reg_PC/mem[252][2]_i_2_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124    55.276 r  my_computer/datapath_inst/reg_PC/mem[232][2]_i_1/O
                         net (fo=1, routed)           0.000    55.276    my_computer/datapath_inst/mem_data/mem_reg[232][7]_1[2]
    SLICE_X28Y36         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[232][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[246][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.223ns  (logic 4.495ns (8.140%)  route 50.728ns (91.860%))
  Logic Levels:           22  (FDRE=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       21.081    42.624    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X21Y31         LUT6 (Prop_lut6_I4_O)        0.316    42.940 r  my_computer/datapath_inst/mem_data/mem[255][2]_i_339/O
                         net (fo=1, routed)           0.000    42.940    my_computer/datapath_inst/mem_data/mem[255][2]_i_339_n_0
    SLICE_X21Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    43.185 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_176/O
                         net (fo=1, routed)           0.000    43.185    my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_176_n_0
    SLICE_X21Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    43.289 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_95/O
                         net (fo=1, routed)           1.284    44.573    my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_95_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.316    44.889 r  my_computer/datapath_inst/mem_data/mem[255][2]_i_34/O
                         net (fo=1, routed)           0.000    44.889    my_computer/datapath_inst/mem_data/mem[255][2]_i_34_n_0
    SLICE_X41Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    45.127 r  my_computer/datapath_inst/mem_data/mem_reg[255][2]_i_12/O
                         net (fo=2, routed)           0.691    45.818    my_computer/datapath_inst/mux_store/mem_reg[53][2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.298    46.116 r  my_computer/datapath_inst/mux_store/mem[255][2]_i_4/O
                         net (fo=16, routed)          1.962    48.079    my_computer/datapath_inst/reg_PC/WriteData[2]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.152    48.231 r  my_computer/datapath_inst/reg_PC/mem[254][2]_i_2/O
                         net (fo=1, routed)           0.817    49.048    my_computer/datapath_inst/reg_PC/mem[254][2]_i_2_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.332    49.380 r  my_computer/datapath_inst/reg_PC/mem[254][2]_i_1/O
                         net (fo=32, routed)          5.843    55.223    my_computer/datapath_inst/mem_data/mem_reg[126][7]_0[2]
    SLICE_X29Y48         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[246][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[220][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.094ns  (logic 4.223ns (7.665%)  route 50.871ns (92.335%))
  Logic Levels:           22  (FDRE=1 LUT5=2 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.616    54.970    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I4_O)        0.124    55.094 r  my_computer/datapath_inst/reg_PC/mem[220][5]_i_1/O
                         net (fo=1, routed)           0.000    55.094    my_computer/datapath_inst/mem_data/mem_reg[220][7]_1[5]
    SLICE_X30Y26         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[220][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[192][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.093ns  (logic 4.223ns (7.665%)  route 50.870ns (92.335%))
  Logic Levels:           22  (FDRE=1 LUT5=1 LUT6=14 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.615    54.969    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124    55.093 r  my_computer/datapath_inst/reg_PC/mem[192][5]_i_1/O
                         net (fo=1, routed)           0.000    55.093    my_computer/datapath_inst/mem_data/mem_reg[192][7]_1[5]
    SLICE_X32Y25         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[192][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[188][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.070ns  (logic 4.223ns (7.668%)  route 50.847ns (92.332%))
  Logic Levels:           22  (FDRE=1 LUT5=2 LUT6=13 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.592    54.946    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X37Y26         LUT5 (Prop_lut5_I4_O)        0.124    55.070 r  my_computer/datapath_inst/reg_PC/mem[188][5]_i_1/O
                         net (fo=1, routed)           0.000    55.070    my_computer/datapath_inst/mem_data/mem_reg[188][7]_1[5]
    SLICE_X37Y26         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[188][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/mem_data/mem_reg[80][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.038ns  (logic 4.223ns (7.673%)  route 50.815ns (92.327%))
  Logic Levels:           22  (FDRE=1 LUT5=1 LUT6=14 MUXF7=4 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.645    14.381    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[31]_i_62
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.505 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT[29]_i_33/O
                         net (fo=1, routed)           0.000    14.505    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT[29]_i_12
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    14.719 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/DATA_OUT_reg[29]_i_23/O
                         net (fo=1, routed)           0.758    15.477    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[27]_i_23_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.297    15.774 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[29]_i_12/O
                         net (fo=18, routed)          2.503    18.277    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DI[1]
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.401 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111/O
                         net (fo=5, routed)           1.068    19.470    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_111_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.124    19.594 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80/O
                         net (fo=2, routed)           0.600    20.193    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_80_n_0
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.124    20.317 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_176/O
                         net (fo=1, routed)           0.753    21.070    my_computer/datapath_inst/reg_PC/data6[0]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.124    21.194 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_72/O
                         net (fo=1, routed)           0.000    21.194    my_computer/datapath_inst/reg_PC/mem[255][7]_i_72_n_0
    SLICE_X39Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    21.439 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_29/O
                         net (fo=1, routed)           0.000    21.439    my_computer/datapath_inst/reg_PC/alu/ASLUResult__0[0]
    SLICE_X39Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    21.543 r  my_computer/datapath_inst/reg_PC/mem_reg[255][7]_i_10/O
                         net (fo=2270, routed)       22.052    43.596    my_computer/datapath_inst/mem_data/MEMORY_ADDR[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.316    43.912 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_361/O
                         net (fo=1, routed)           0.000    43.912    my_computer/datapath_inst/mem_data/mem[255][5]_i_361_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    44.124 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187/O
                         net (fo=1, routed)           0.000    44.124    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_187_n_0
    SLICE_X27Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    44.218 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100/O
                         net (fo=1, routed)           1.253    45.470    my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_100_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.316    45.786 r  my_computer/datapath_inst/mem_data/mem[255][5]_i_35/O
                         net (fo=1, routed)           0.000    45.786    my_computer/datapath_inst/mem_data/mem[255][5]_i_35_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    46.031 r  my_computer/datapath_inst/mem_data/mem_reg[255][5]_i_12/O
                         net (fo=2, routed)           0.644    46.675    my_computer/datapath_inst/mux_store/mem_reg[53][5]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.298    46.973 r  my_computer/datapath_inst/mux_store/mem[255][5]_i_4/O
                         net (fo=16, routed)          2.257    49.230    my_computer/datapath_inst/reg_PC/WriteData[5]
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    49.354 r  my_computer/datapath_inst/reg_PC/mem[252][5]_i_2/O
                         net (fo=64, routed)          5.560    54.914    my_computer/datapath_inst/reg_PC/mem[252][5]_i_2_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.038 r  my_computer/datapath_inst/reg_PC/mem[80][5]_i_1/O
                         net (fo=1, routed)           0.000    55.038    my_computer/datapath_inst/mem_data/mem_reg[80][7]_1[5]
    SLICE_X24Y27         FDRE                                         r  my_computer/datapath_inst/mem_data/mem_reg[80][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/C
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/Q
                         net (fo=4, routed)           0.089     0.217    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.099     0.316 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[2]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/Q
                         net (fo=6, routed)           0.145     0.286    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[7]_i_2/O
                         net (fo=1, routed)           0.000     0.331    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[7]
    SLICE_X49Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/C
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I1_O)        0.042     0.379 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[1]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/C
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[0]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         0.199     0.363    my_computer/datapath_inst/mux_PC/Q[2]
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.408 r  my_computer/datapath_inst/mux_PC/DATA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    my_computer/datapath_inst/reg_PC/DATA_OUT_reg[31]_2[2]
    SLICE_X42Y68         FDRE                                         r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.227ns (55.042%)  route 0.185ns (44.958%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/Q
                         net (fo=5, routed)           0.185     0.313    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]
    SLICE_X49Y71         LUT4 (Prop_lut4_I2_O)        0.099     0.412 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.412    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[5]
    SLICE_X49Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.231ns (55.473%)  route 0.185ns (44.527%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/Q
                         net (fo=5, routed)           0.185     0.313    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]
    SLICE_X49Y71         LUT5 (Prop_lut5_I0_O)        0.103     0.416 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.416    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[6]
    SLICE_X49Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/Q
                         net (fo=6, routed)           0.231     0.372    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.417 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[3]
    SLICE_X49Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.187ns (44.786%)  route 0.231ns (55.214%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]/Q
                         net (fo=6, routed)           0.231     0.372    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[3]
    SLICE_X49Y71         LUT3 (Prop_lut3_I1_O)        0.046     0.418 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[4]
    SLICE_X49Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.445%)  route 0.232ns (55.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[0]/C
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[0]/Q
                         net (fo=132, routed)         0.232     0.373    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[0]
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.418 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[2]
    SLICE_X48Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2101 Endpoints
Min Delay          2101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[3].Reg_Inst/DATA_OUT_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.273ns  (logic 0.518ns (3.903%)  route 12.755ns (96.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.755    18.505    my_computer/datapath_inst/register_file/generate_Register[3].Reg_Inst/buttons[0]
    SLICE_X58Y89         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[3].Reg_Inst/DATA_OUT_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[7].Reg_Inst/DATA_OUT_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.273ns  (logic 0.518ns (3.903%)  route 12.755ns (96.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.755    18.505    my_computer/datapath_inst/register_file/generate_Register[7].Reg_Inst/buttons[0]
    SLICE_X59Y89         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[7].Reg_Inst/DATA_OUT_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/DATA_OUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.127ns  (logic 0.518ns (3.946%)  route 12.609ns (96.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.609    18.359    my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/buttons[0]
    SLICE_X58Y88         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/DATA_OUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/DATA_OUT_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.127ns  (logic 0.518ns (3.946%)  route 12.609ns (96.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.609    18.359    my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/buttons[0]
    SLICE_X58Y88         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[22].Reg_Inst/DATA_OUT_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[20].Reg_Inst/DATA_OUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.979ns  (logic 0.518ns (3.991%)  route 12.461ns (96.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.461    18.211    my_computer/datapath_inst/register_file/generate_Register[20].Reg_Inst/buttons[0]
    SLICE_X59Y87         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[20].Reg_Inst/DATA_OUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/DATA_OUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.979ns  (logic 0.518ns (3.991%)  route 12.461ns (96.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.461    18.211    my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/buttons[0]
    SLICE_X58Y87         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/DATA_OUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/DATA_OUT_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.852ns  (logic 0.518ns (4.031%)  route 12.334ns (95.969%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.334    18.083    my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/buttons[0]
    SLICE_X53Y73         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/DATA_OUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/DATA_OUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 0.518ns (4.040%)  route 12.305ns (95.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.305    18.055    my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/buttons[0]
    SLICE_X58Y86         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/DATA_OUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[28].Reg_Inst/DATA_OUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 0.518ns (4.040%)  route 12.305ns (95.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.305    18.055    my_computer/datapath_inst/register_file/generate_Register[28].Reg_Inst/buttons[0]
    SLICE_X59Y86         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[28].Reg_Inst/DATA_OUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[10].Reg_Inst/DATA_OUT_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 0.518ns (4.092%)  route 12.142ns (95.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.232    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)       12.142    17.891    my_computer/datapath_inst/register_file/generate_Register[10].Reg_Inst/buttons[0]
    SLICE_X54Y84         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[10].Reg_Inst/DATA_OUT_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.384ns (50.169%)  route 0.381ns (49.831%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/Q
                         net (fo=8, routed)           0.177     1.815    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3/O
                         net (fo=1, routed)           0.000     1.860    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry/O[1]
                         net (fo=32, routed)          0.205     2.130    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/O[1]
    SLICE_X48Y71         LUT5 (Prop_lut5_I3_O)        0.110     2.240 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.240    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[1]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[13].Reg_Inst/DATA_OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.164ns (19.068%)  route 0.696ns (80.932%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        0.696     2.344    my_computer/datapath_inst/register_file/generate_Register[13].Reg_Inst/buttons[0]
    SLICE_X29Y75         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[13].Reg_Inst/DATA_OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.164ns (18.972%)  route 0.700ns (81.028%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        0.700     2.349    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/buttons[0]
    SLICE_X28Y75         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.381ns (43.451%)  route 0.496ns (56.549%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/Q
                         net (fo=8, routed)           0.177     1.815    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3/O
                         net (fo=1, routed)           0.000     1.860    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry/O[1]
                         net (fo=32, routed)          0.319     2.244    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/O[1]
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.107     2.351 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.351    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[3]
    SLICE_X48Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.381ns (43.326%)  route 0.498ns (56.674%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/Q
                         net (fo=8, routed)           0.177     1.815    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3/O
                         net (fo=1, routed)           0.000     1.860    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_3_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry/O[1]
                         net (fo=32, routed)          0.322     2.247    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/O[1]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.107     2.354 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.354    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[2]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.386ns (43.556%)  route 0.500ns (56.444%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/Q
                         net (fo=9, routed)           0.205     1.843    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_4/O
                         net (fo=1, routed)           0.000     1.888    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.958 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry/O[0]
                         net (fo=26, routed)          0.296     2.254    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/O[0]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.107     2.361 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.361    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer[2]
    SLICE_X48Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.386ns (43.017%)  route 0.511ns (56.983%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.474    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/Q
                         net (fo=9, routed)           0.205     1.843    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_4/O
                         net (fo=1, routed)           0.000     1.888    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.958 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry/O[0]
                         net (fo=26, routed)          0.307     2.265    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/O[0]
    SLICE_X48Y71         LUT3 (Prop_lut3_I1_O)        0.107     2.372 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.372    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count[0]
    SLICE_X48Y71         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/DATA_OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.164ns (17.296%)  route 0.784ns (82.704%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        0.784     2.433    my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/buttons[0]
    SLICE_X29Y73         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[29].Reg_Inst/DATA_OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/DATA_OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.164ns (17.217%)  route 0.789ns (82.783%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        0.789     2.437    my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/buttons[0]
    SLICE_X28Y73         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[24].Reg_Inst/DATA_OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/debouncer_count[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/DATA_OUT_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.164ns (16.833%)  route 0.810ns (83.167%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.565     1.484    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  debouncer_0/debouncer_count[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  debouncer_0/debouncer_count[0].out_reg[0]/Q
                         net (fo=1295, routed)        0.810     2.459    my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/buttons[0]
    SLICE_X30Y74         FDRE                                         r  my_computer/datapath_inst/register_file/generate_Register[25].Reg_Inst/DATA_OUT_reg[9]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.743ns  (logic 3.346ns (11.641%)  route 25.397ns (88.359%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.974    28.743    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.514     4.937    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[1]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.743ns  (logic 3.346ns (11.641%)  route 25.397ns (88.359%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.974    28.743    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.514     4.937    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[2]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.743ns  (logic 3.346ns (11.641%)  route 25.397ns (88.359%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.974    28.743    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.514     4.937    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[3]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.743ns  (logic 3.346ns (11.641%)  route 25.397ns (88.359%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.974    28.743    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.514     4.937    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[4]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.743ns  (logic 3.346ns (11.641%)  route 25.397ns (88.359%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.974    28.743    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.514     4.937    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[5]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.643ns  (logic 3.346ns (11.682%)  route 25.297ns (88.318%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.874    28.643    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X30Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.513     4.936    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[0]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.598ns  (logic 3.346ns (11.700%)  route 25.252ns (88.300%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.829    28.598    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.511     4.934    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[10]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.598ns  (logic 3.346ns (11.700%)  route 25.252ns (88.300%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.829    28.598    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.511     4.934    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[11]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.598ns  (logic 3.346ns (11.700%)  route 25.252ns (88.300%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.829    28.598    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.511     4.934    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[12]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.598ns  (logic 3.346ns (11.700%)  route 25.252ns (88.300%))
  Logic Levels:           18  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE                         0.000     0.000 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/C
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_computer/datapath_inst/reg_PC/DATA_OUT_reg[2]/Q
                         net (fo=137, routed)         2.277     2.795    my_computer/datapath_inst/reg_PC/Q[2]
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.919 f  my_computer/datapath_inst/reg_PC/g1_b4/O
                         net (fo=2, routed)           0.669     3.588    my_computer/datapath_inst/mem_inst/DATA_OUT[31]_i_25
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     3.712 f  my_computer/datapath_inst/mem_inst/output_value_i_15/O
                         net (fo=17, routed)          1.291     5.004    my_computer/datapath_inst/reg_PC/instruction[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.128 f  my_computer/datapath_inst/reg_PC/mem[255][7]_i_219/O
                         net (fo=5, routed)           1.484     6.612    my_computer/datapath_inst/reg_PC/aluSrcA
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.736 r  my_computer/datapath_inst/reg_PC/mem[255][7]_i_345/O
                         net (fo=256, routed)         7.410    14.146    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[31]_i_60_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.270 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29/O
                         net (fo=1, routed)           0.000    14.270    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_29_n_0
    SLICE_X34Y100        MUXF7 (Prop_muxf7_I0_O)      0.209    14.479 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22/O
                         net (fo=1, routed)           0.796    15.275    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[26]_i_22_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.297    15.572 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT[26]_i_13/O
                         net (fo=15, routed)          2.032    17.604    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[27]_i_34[2]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.756 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238/O
                         net (fo=3, routed)           0.684    18.440    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_238_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I4_O)        0.332    18.772 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126/O
                         net (fo=4, routed)           1.021    19.793    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[255][7]_i_126_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    19.917 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15/O
                         net (fo=2, routed)           0.786    20.704    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_15_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124    20.828 f  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem[194][7]_i_9/O
                         net (fo=1, routed)           1.265    22.092    my_computer/datapath_inst/reg_PC/mem_reg[0][7]_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.124    22.216 f  my_computer/datapath_inst/reg_PC/mem[194][7]_i_4/O
                         net (fo=124, routed)         1.350    23.567    my_computer/datapath_inst/reg_PC/DATA_OUT[31]_i_9__0_0[6]
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118    23.685 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_17/O
                         net (fo=2, routed)           0.888    24.573    my_computer/datapath_inst/reg_PC/read_count[7]_i_17_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.326    24.899 f  my_computer/datapath_inst/reg_PC/read_count[7]_i_9/O
                         net (fo=2, routed)           0.433    25.332    my_computer/datapath_inst/reg_PC/read_count[7]_i_9_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I1_O)        0.124    25.456 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11/O
                         net (fo=2, routed)           1.199    26.654    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    26.778 f  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_4/O
                         net (fo=5, routed)           0.836    27.615    my_computer/datapath_inst/reg_PC/baud_counter[13]_i_11_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I3_O)        0.154    27.769 r  my_computer/datapath_inst/reg_PC/baud_counter[13]_i_1/O
                         net (fo=19, routed)          0.829    28.598    my_computer/datapath_inst/Uart_inst/uart_tx_inst/SR[0]
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.511     4.934    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/baud_counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.400ns (43.297%)  route 0.524ns (56.703%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.082     0.924    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.987    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[0]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.400ns (43.297%)  route 0.524ns (56.703%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.082     0.924    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.987    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[1]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.400ns (43.297%)  route 0.524ns (56.703%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.082     0.924    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.987    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[2]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.401ns (40.857%)  route 0.580ns (59.143%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE                         0.000     0.000 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[5]/C
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg[5]/Q
                         net (fo=3, routed)           0.165     0.306    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/DATA_OUT_reg_n_0_[5]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG[6]_i_7/O
                         net (fo=1, routed)           0.000     0.351    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG[6]_i_7_n_0
    SLICE_X33Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     0.413 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG_reg[6]_i_3/O
                         net (fo=1, routed)           0.152     0.564    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG_reg[6]_i_3_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.108     0.672 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG[6]_i_2/O
                         net (fo=97, routed)          0.264     0.936    my_computer/datapath_inst/Uart_inst/uart_tx_inst/RD2[5]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.981 r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     0.981    my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG[6]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.832     1.997    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.400ns (38.257%)  route 0.646ns (61.743%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.203     1.046    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[3]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.400ns (38.257%)  route 0.646ns (61.743%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.203     1.046    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[4]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.400ns (38.257%)  route 0.646ns (61.743%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.203     1.046    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[5]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.400ns (38.257%)  route 0.646ns (61.743%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.203     1.046    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[6]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.400ns (38.257%)  route 0.646ns (61.743%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE                         0.000     0.000 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]/Q
                         net (fo=3, routed)           0.252     0.380    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/read_count_reg[6]
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.098     0.478 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.478    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.544 f  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0/O[2]
                         net (fo=4, routed)           0.190     0.734    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/count_carry__0_n_5
    SLICE_X50Y72         LUT5 (Prop_lut5_I4_O)        0.108     0.842 r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count[7]_i_1/O
                         net (fo=28, routed)          0.203     1.046    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_pointer0
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.989    my_computer/datapath_inst/Uart_inst/uart_fifo_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_fifo_inst/write_count_reg[7]/C

Slack:                    inf
  Source:                 my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.427ns (38.054%)  route 0.695ns (61.946%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE                         0.000     0.000 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[1]/C
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg[1]/Q
                         net (fo=3, routed)           0.094     0.258    my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/DATA_OUT_reg_n_0_[1]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  my_computer/datapath_inst/register_file/generate_Register[15].Reg_Inst/TX_SHIFT_REG[2]_i_12/O
                         net (fo=1, routed)           0.000     0.303    my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/TX_SHIFT_REG[2]_i_2
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.065     0.368 r  my_computer/datapath_inst/register_file/generate_Register[11].Reg_Inst/TX_SHIFT_REG_reg[2]_i_5/O
                         net (fo=2, routed)           0.188     0.556    my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/mem_reg[64][1]_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I3_O)        0.108     0.664 r  my_computer/datapath_inst/register_file/generate_Register[27].Reg_Inst/TX_SHIFT_REG[2]_i_2/O
                         net (fo=96, routed)          0.413     1.077    my_computer/datapath_inst/Uart_inst/uart_tx_inst/RD2[1]
    SLICE_X36Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.122 r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.122    my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG[2]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.832     1.997    my_computer/datapath_inst/Uart_inst/uart_tx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  my_computer/datapath_inst/Uart_inst/uart_tx_inst/TX_SHIFT_REG_reg[2]/C





