// Seed: 265011243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output logic id_2,
    output logic id_3,
    input  tri1  id_4
);
  genvar id_6;
  parameter id_7 = 1;
  logic id_8;
  for (id_9 = 1; -1'b0; id_3 = -1'h0) begin : LABEL_0
    initial id_2 <= id_4;
  end
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7
  );
  wire [1 : 1] id_10, id_11;
endmodule
