
*** Running vivado
    with args -log SignExtender.vds -m64 -mode batch -messageDb vivado.pb -notrace -source SignExtender.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SignExtender.tcl -notrace
Command: synth_design -top SignExtender -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 264.012 ; gain = 92.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SignExtender' [C:/Users/Justin/Desktop/DataPath/SignExtender/SignExtender.srcs/sources_1/new/SignExtender.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SignExtender' (1#1) [C:/Users/Justin/Desktop/DataPath/SignExtender/SignExtender.srcs/sources_1/new/SignExtender.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 301.180 ; gain = 129.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 301.180 ; gain = 129.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 301.180 ; gain = 129.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "extended" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'extended_reg' [C:/Users/Justin/Desktop/DataPath/SignExtender/SignExtender.srcs/sources_1/new/SignExtender.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 308.574 ; gain = 137.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SignExtender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 426.281 ; gain = 254.711
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design SignExtender has port extended[63] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[62] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[61] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[60] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[59] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[58] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[57] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[56] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[55] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[54] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[53] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[52] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[51] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[50] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[49] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[48] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[47] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[46] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[45] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[44] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[43] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[42] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[41] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[40] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[39] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[38] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[37] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[36] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[35] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[34] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[33] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[32] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[31] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[30] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[29] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[28] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[27] driven by constant 0
WARNING: [Synth 8-3917] design SignExtender has port extended[26] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 427.500 ; gain = 255.930
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 427.500 ; gain = 255.930

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |     1|
|3     |LUT4 |    10|
|4     |LUT5 |    12|
|5     |LUT6 |    19|
|6     |LD   |    26|
|7     |IBUF |    32|
|8     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   172|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 447.344 ; gain = 256.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 447.344 ; gain = 275.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 508.207 ; gain = 320.793
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 508.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 22:11:40 2018...
