$date
	Thu Jan 15 22:56:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_test $end
$var wire 4 ! y [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # x [3:0] $end
$scope module dut $end
$var wire 1 " c_out $end
$var wire 4 $ x [3:0] $end
$var wire 4 % y [3:0] $end
$var wire 1 & c3 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$var wire 1 ) c0 $end
$scope module ha0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 ) c_out $end
$var wire 1 , s $end
$upscope $end
$scope module ha1 $end
$var wire 1 - a $end
$var wire 1 ) b $end
$var wire 1 ( c_out $end
$var wire 1 . s $end
$upscope $end
$scope module ha2 $end
$var wire 1 / a $end
$var wire 1 ( b $end
$var wire 1 ' c_out $end
$var wire 1 0 s $end
$upscope $end
$scope module ha3 $end
$var wire 1 1 a $end
$var wire 1 ' b $end
$var wire 1 & c_out $end
$var wire 1 2 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
02
01
00
0/
0.
0-
1,
1+
0*
0)
0(
0'
0&
b1 %
b0 $
b0 #
0"
b1 !
$end
#10
b101 !
b101 %
10
1/
b100 #
b100 $
#11
12
00
1'
1(
0,
1)
b1000 !
b1000 %
0.
1*
1-
b111 #
b111 $
#12
b0 !
b0 %
02
1"
1&
11
b1111 #
b1111 $
#13
1,
0)
0.
0(
00
0'
b1 !
b1 %
02
0"
0&
0*
0-
0/
01
b0 #
b0 $
#14
