Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.176 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:32:47 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.21 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command       create_platform done; 2.437 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 2.514 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 521.656 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.307 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.377 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.05 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.373 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.288 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.851 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.404 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.309 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.103 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.295 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.308 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.857 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:25:34)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:20:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:55:37)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:50:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 73.072 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 74.295 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:14; Allocated memory: 20.336 MB.
Command   ap_source done; error code: 1; 77.131 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.205 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:38:31 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.53 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.621 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.859 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.128 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 582.980 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.333 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.345 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.825 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.328 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.292 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.897 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.322 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.379 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.05 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.355 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.313 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.859 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:12:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:12:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:13:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:13:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:13:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:13:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:14:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:14:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:14:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:14:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:15:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:15:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:15:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:15:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:16:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:16:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:21:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:22:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:23:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:24:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:25:43)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:25:49)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:20:29)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:26:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:26:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:27:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:27:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:27:69)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:29:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:29:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:30:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:30:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:30:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:30:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:32:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:32:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:32:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:32:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:33:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:34:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:35:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:35:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:35:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:35:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:37:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:37:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:37:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:37:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:38:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:39:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:40:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:41:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:42:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:43:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:44:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:45:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:45:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:45:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:45:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:46:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:46:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:51:46)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:52:46)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:53:46)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:54:46)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:28)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:31)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:34)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:37)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:40)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:43)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:55:46)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:55:53)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:50:32)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:56:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:56:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:57:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:57:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:57:71)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:59:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:59:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:60:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:60:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:60:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:60:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:62:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:62:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:62:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:62:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:63:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:64:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:65:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:65:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:65:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:65:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:67:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:67:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:67:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:67:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:68:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:69:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:70:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:71:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:72:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:73:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:74:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:74:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:74:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:74:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:75:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:75:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:80:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:81:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:82:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:19)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:22)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:83:25)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:92:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:92:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:93:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:93:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:94:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:94:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:96:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:96:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:97:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:97:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:98:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:98:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:99:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:99:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:100:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:100:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:101:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:101:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:102:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:102:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:103:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:103:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:104:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:104:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:105:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:105:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:107:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:107:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:107:71)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:108:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:108:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:108:72)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:109:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:109:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:109:66)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:110:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:110:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:110:71)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:111:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:111:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:111:66)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:112:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:112:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:112:71)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:113:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:113:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:113:66)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:114:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:114:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:114:63)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:115:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:115:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:115:64)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:117:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:117:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:118:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:118:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:119:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:119:4)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:119:74)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:121:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:121:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:122:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:122:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:122:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:122:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:123:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:123:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:123:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:123:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:124:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:124:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:126:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:126:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:127:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:127:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:128:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:128:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:128:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:128:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:129:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:129:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:129:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:129:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:131:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:131:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:131:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:131:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:132:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:132:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:132:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:132:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:133:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:133:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:133:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:133:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:134:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:134:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:134:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:134:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:135:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:135:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:135:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:135:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:136:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:136:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:136:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:136:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:137:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:137:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:137:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:137:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:138:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:138:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:138:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:138:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:140:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:140:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:140:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:140:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:141:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:141:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:141:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:141:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:143:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:143:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:143:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:143:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:144:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:144:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:144:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:144:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:145:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:145:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:145:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:145:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:146:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:146:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:146:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:146:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:147:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:147:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:147:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:147:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:149:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:149:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:149:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:149:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:150:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:150:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:150:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:150:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:151:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:151:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:151:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:151:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:153:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:153:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:153:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:153:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:154:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:154:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:154:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:154:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:155:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:155:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:155:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:155:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:156:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:156:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:156:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:156:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:158:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:158:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:158:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:158:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:159:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:160:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:161:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:161:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:161:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:161:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:162:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:162:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:162:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:162:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:163:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:164:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:165:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:165:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:165:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:165:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:167:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:167:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:167:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:167:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:168:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:168:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:168:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:168:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:169:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:169:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:169:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:169:10)
WARNING: [HLS 207-5571] unexpected pragma argument '768', expects identifier (kernel_MHSA.cpp:169:71)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:171:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:171:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:171:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:171:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:172:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:172:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:172:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:172:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:174:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:174:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:174:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:174:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:176:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:176:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:176:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:176:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:177:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:177:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:177:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:177:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:178:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:178:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:178:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:178:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:179:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:179:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:179:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:179:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:181:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:181:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:181:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:181:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:182:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:182:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:182:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:182:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:183:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:184:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:185:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:185:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:185:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:185:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:187:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:187:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:187:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:187:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:188:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:188:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:188:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:188:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:189:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:190:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:191:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:191:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:191:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:191:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:193:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:193:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:193:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:193:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:194:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:194:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:194:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:194:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:195:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:195:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:195:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:195:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:197:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:197:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:197:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:197:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:198:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:198:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:198:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:198:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:199:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:199:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:199:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:199:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:201:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:201:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:201:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:201:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:202:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:202:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:202:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:202:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:204:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:204:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:204:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:204:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:205:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:205:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:205:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:205:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:206:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:13)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:207:16)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:208:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:208:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:208:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:208:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:209:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:209:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:211:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:211:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:212:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:212:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:213:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:213:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:213:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:213:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:214:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:214:4)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:214:7)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:214:10)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:215:1)
WARNING: [HLS 207-919] treating Unicode character as whitespace (kernel_MHSA.cpp:215:4)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 91.191 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 92.511 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:32; Allocated memory: 28.320 MB.
Command   ap_source done; error code: 1; 95.651 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.198 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:41:19 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.549 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.639 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.861 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.127 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.198 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 584.105 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.361 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.301 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.786 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.289 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.278 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.766 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.279 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.381 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.921 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.459 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.323 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.789 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:18:34)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:13:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:48:37)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:43:32)
ERROR: [HLS 207-3801] unknown type name 'f' (kernel_MHSA.cpp:133:1)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 72.351 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 73.566 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:13; Allocated memory: 17.695 MB.
Command   ap_source done; error code: 1; 76.682 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.182 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:44:54 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.421 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.498 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.703 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.147 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.234 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.212 seconds; current allocated memory: 583.621 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.332 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.323 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.852 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.306 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.345 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.069 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.415 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.404 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.936 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.316 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.885 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:13:128)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:13:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:38:125)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:38:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 73.811 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 75.019 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:15; Allocated memory: 17.492 MB.
Command   ap_source done; error code: 1; 78.012 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.178 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:50:33 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.445 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.732 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.14 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.219 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 582.840 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.499 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.468 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.125 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.488 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.487 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.091 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.538 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.492 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.191 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.511 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.508 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.027 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:22:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:16:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:53:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:47:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 76.415 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 77.605 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:17; Allocated memory: 17.414 MB.
Command   ap_source done; error code: 1; 80.622 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.18 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:56:32 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.557 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.639 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.843 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.14 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.219 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 583.531 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.641 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.625 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.172 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.538 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.483 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.139 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.49 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.17 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.542 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.492 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.007 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:22:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:16:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:53:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:47:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 76.08 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 77.284 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:17; Allocated memory: 17.359 MB.
Command   ap_source done; error code: 1; 80.401 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.181 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:58:13 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.432 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.515 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.719 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.139 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.215 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 583.828 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.523 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.529 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.005 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.495 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.014 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.613 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.582 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.241 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.554 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.477 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.087 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:22:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:16:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:53:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:47:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 76.028 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 77.211 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:17; Allocated memory: 17.793 MB.
Command   ap_source done; error code: 1; 80.198 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.177 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Wed Oct 01 23:59:39 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.466 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.552 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.752 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.149 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.223 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.209 seconds; current allocated memory: 582.461 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.502 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.485 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.148 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.585 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.501 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.056 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.494 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.123 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.578 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.495 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.049 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:22:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:16:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:53:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:47:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 75.784 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 76.99 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:16; Allocated memory: 18.035 MB.
Command   ap_source done; error code: 1; 80.022 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.184 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Thu Oct 02 00:01:20 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.553 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.641 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.849 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.146 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 583.316 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.552 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.504 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 5.077 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.559 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.505 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.127 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.512 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.598 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.15 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:121:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.482 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.527 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.152 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:22:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:16:29)
ERROR: [HLS 207-7] expected ')' (kernel_MHSA.cpp:53:9)
INFO: [HLS 207-66] to match this '(' (kernel_MHSA.cpp:47:32)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 76.414 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 77.673 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:17; Allocated memory: 17.578 MB.
Command   ap_source done; error code: 1; 80.814 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.172 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Thu Oct 02 21:20:28 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.558 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.697 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.928 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.143 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 583.320 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.404 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.519 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.911 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.551 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.417 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.891 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.344 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.304 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.98 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.264 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.266 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.833 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:58:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:59:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:63:19)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:64:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:78:33)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:80:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:85:54)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:125:33)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:127:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_SEQ_LEN' (kernel_MHSA.cpp:132:56)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 73.799 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 75.18 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:15; Allocated memory: 17.449 MB.
Command   ap_source done; error code: 1; 78.454 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.177 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1 opened at Thu Oct 02 21:22:44 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.582 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.658 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.858 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.143 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.216 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 582.551 MB.
Execute         set_directive_top kernel_mhsa -name=kernel_mhsa 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.49 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.365 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.863 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.375 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.003 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.371 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.951 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.499 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.457 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.15 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.368 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.054 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 89.484 seconds; current allocated memory: 604.043 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Softmax.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MatMul.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_Rope.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_MHSA.g.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.119 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.89 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -reflow-float-conversion -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.015 sec.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.196 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.206 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_mhsa -mllvm -hls-db-dir -mllvm C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 60,208 Compile/Link (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 60,208 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,755 Unroll/Inline (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,755 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,518 Unroll/Inline (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,518 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,764 Unroll/Inline (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,764 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,708 Unroll/Inline (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,708 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,721 Array/Struct (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,721 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,476 Array/Struct (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,476 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,476 Array/Struct (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,476 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,477 Array/Struct (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,477 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,729 Array/Struct (step 5) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,729 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,666 Performance (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,666 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,345 Performance (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,345 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,281 Performance (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,281 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,281 Performance (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,281 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,630 HW Transforms (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,630 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
Command         send_msg_by_id done; 0.598 sec.
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,203 HW Transforms (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:45:9)
INFO: [HLS 214-291] Loop 'DOT_COMPUTE' is marked as complete unroll implied by the pipeline pragma (kernel_MHSA.cpp:99:30)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_5' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:65:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:15:19)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:123:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:123:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:111:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:111:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:76:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:76:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'ACCUM_ZERO' (kernel_MHSA.cpp:137:25) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'VALUE_MAC' (kernel_MHSA.cpp:145:28) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'ACCUM_WRITEBACK' (kernel_MHSA.cpp:154:30) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'DOT_COMPUTE' (kernel_MHSA.cpp:99:30) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'find_max' (kernel_Softmax.cpp:16:13) in function 'kernel_softmax' partially with a factor of 2 (kernel_Softmax.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_MatMul.cpp:57:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_5' (kernel_MatMul.cpp:65:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_6' (kernel_MatMul.cpp:75:26) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (kernel_MatMul.cpp:28:19) in function 'load_mat_burst' completely with a factor of 16 (kernel_MatMul.cpp:22:0)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:45:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-366] Duplicating function 'load_vec(float*, hls::stream<float, 0>&, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MatMul.cpp:105:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.84.93.121.131)' into 'fp_struct<float>::to_float() const (.81.90.118.128)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.81.90.118.128)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(float, float)' into 'hls::powf(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void hotbm_::value_list<float>::sincos_approximation<29, 29>(ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'hls::hotbm::sincos(float, float*, float*)' into 'hls::sincosf(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'hls::powf(float, float)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sincosf(float, float*, float*)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'current_token'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wq'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wk'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wv'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wo'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_MatMul.cpp:85:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec'. (kernel_MatMul.cpp:85:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:45:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:43:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:137:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E10swap_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:135:0)
INFO: [HLS 214-248] Applying array_partition to 'vec_local': Cyclic partitioning with factor 16 on dimension 1. (kernel_MatMul.cpp:44:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195:8)
INFO: [HLS 214-248] Applying array_partition to 'out_q': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:24:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:25:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:27:11)
INFO: [HLS 214-248] Applying array_partition to 'out_v': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'xb': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:29:11)
INFO: [HLS 214-248] Applying array_partition to 'xb2': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:30:11)
INFO: [HLS 214-248] Applying array_partition to 'att': Complete partitioning on dimension 1. (kernel_MHSA.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'q_head_local': Complete partitioning on dimension 1. (kernel_MHSA.cpp:78:8)
INFO: [HLS 214-248] Applying array_partition to 'k_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:79:19)
INFO: [HLS 214-248] Applying array_partition to 'local_accum': Complete partitioning on dimension 1. (kernel_MHSA.cpp:125:8)
INFO: [HLS 214-248] Applying array_partition to 'v_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:126:19)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:55:18) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:55:18) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_84_2'(kernel_MHSA.cpp:84:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:84:34)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_131_3'(kernel_MHSA.cpp:131:35) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:131:35)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'OUTPUT_WRITE'(kernel_MHSA.cpp:166:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:166:19)
INFO: [HLS 214-455] Changing loop 'Loop_CACHE_STORE_proc' (kernel_MHSA.cpp:55:18) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-455] Changing loop 'Loop_ATT_INIT_proc' (kernel_MHSA.cpp:68:19) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:68:19)
INFO: [HLS 214-455] Changing loop 'Loop_HEAD_COMPUTE_proc' (kernel_MHSA.cpp:76:23) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:76:23)
INFO: [HLS 214-455] Changing loop 'Loop_SOFTMAX_HEADS_proc' (kernel_MHSA.cpp:111:20) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:111:20)
INFO: [HLS 214-455] Changing loop 'Loop_XB_INIT_proc' (kernel_MHSA.cpp:117:14) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:117:14)
INFO: [HLS 214-455] Changing loop 'Loop_HEAD_STREAM_proc' (kernel_MHSA.cpp:123:22) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:123:22)
INFO: [HLS 214-455] Changing loop 'Loop_OUTPUT_WRITE_proc' (kernel_MHSA.cpp:166:19) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:166:19)
INFO: [HLS 214-455] Changing loop 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.218.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.219.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.1' (kernel_MatMul.cpp:113:23)
WARNING: [HLS 214-475] Merging processes 'Loop_XB_INIT_proc' and 'Loop_HEAD_STREAM_proc' in function 'kernel_mhsa' due to writes on 'xb_0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-475] Merging processes 'Loop_ATT_INIT_proc', 'Loop_SOFTMAX_HEADS_proc' and 'Loop_HEAD_COMPUTE_proc' in function 'kernel_mhsa' due to writes on 'att_0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-475] Merging processes 'matmul.216.219.1', 'matmul.216.1' and 'matmul.216.218.1' in function 'kernel_mhsa' due to reads on 'gmem0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_15_2' (kernel_MatMul.cpp:15:19) in function 'load_vec' as it has a variable trip count (kernel_MatMul.cpp:15:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.709 seconds; current allocated memory: 612.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 612.691 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_mhsa -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.0.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.445 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 625.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
Command           transform done; 0.537 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 635.871 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.g.1.bc to C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem1' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem5' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem6' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_mat_burst'
	 'compute_vec_mat'
	 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.2'
	 'load_mat_burst.3'
	 'compute_vec_mat.4'
	 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.5'
	 'load_mat_burst.6'
	 'compute_vec_mat.7'
	 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.8'
	 'load_mat_burst.9'
	 'compute_vec_mat.10'
	 'matmul.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mhsa' (kernel_MHSA.cpp:7), detected/extracted 10 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem0_rd_proc'
	 'RoPE'
	 'RoPE.1'
	 'Block_entry_proc'
	 'Loop_CACHE_STORE_proc'
	 'Block_entry_att_0_wr_proc'
	 'Block_entry_xb_0_wr_proc'
	 'matmul.1'
	 'Loop_OUTPUT_WRITE_proc'.
Command           transform done; 1.129 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291:27) to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE.1'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE'... converting 11 basic blocks.
Command           transform done; 0.502 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.635 seconds; current allocated memory: 667.723 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.2.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_V_CACHE'(kernel_MHSA.cpp:130:16) and 'VITIS_LOOP_131_3'(kernel_MHSA.cpp:131:35) in function 'Block_entry_xb_0_wr_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TOKEN_STREAM'(kernel_MHSA.cpp:142:27) and 'VALUE_MAC'(kernel_MHSA.cpp:145:28) in function 'Block_entry_xb_0_wr_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_K_CACHE'(kernel_MHSA.cpp:83:16) and 'VITIS_LOOP_84_2'(kernel_MHSA.cpp:84:34) in function 'Block_entry_att_0_wr_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_V_CACHE' (kernel_MHSA.cpp:130:16) in function 'Block_entry_xb_0_wr_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'TOKEN_STREAM' (kernel_MHSA.cpp:142:27) in function 'Block_entry_xb_0_wr_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'ATT_INIT' (kernel_MHSA.cpp:68:19) in function 'Block_entry_att_0_wr_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_K_CACHE' (kernel_MHSA.cpp:83:16) in function 'Block_entry_att_0_wr_proc'.
WARNING: [HLS 200-1990] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [HLS 200-954] Cannot Rewind function kernel_softmax because there are multiple loops inside the region (kernel_Softmax.cpp:6:1)
Execute             auto_get_db
Command           transform done; 3.987 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
WARNING: [HLS 200-1450] Process Loop_CACHE_STORE_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process Block_entry_att_0_wr_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Block_entry_xb_0_wr_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process matmul.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.505 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.493 seconds; current allocated memory: 1.101 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 7.2 sec.
Command       elaborate done; 112.407 sec.
Execute       ap_eval exec zip -j C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.177 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_mhsa' ...
Execute         ap_set_top_model kernel_mhsa 
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.218.1.1' to 'matmul_216_218_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.2' to 'load_vec_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.3' to 'load_mat_burst_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4' to 'compute_vec_mat_4'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.219.1' to 'matmul_216_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.5' to 'load_vec_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.6' to 'load_mat_burst_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7' to 'compute_vec_mat_7'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.1' to 'matmul_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1_Pipeline_VITIS_LOOP_16_1' to 'RoPE_1_Pipeline_VITIS_LOOP_16_1'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1' to 'RoPE_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.8' to 'load_vec_8'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.9' to 'load_mat_burst_9'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10' to 'compute_vec_mat_10'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1' to 'matmul_1'.
Command         ap_set_top_model done; 0.572 sec.
Execute         get_model_list kernel_mhsa -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_mhsa 
Execute         preproc_iomode -model Loop_OUTPUT_WRITE_proc 
Execute         preproc_iomode -model matmul.1 
Execute         preproc_iomode -model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         preproc_iomode -model compute_vec_mat.10 
Execute         preproc_iomode -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         preproc_iomode -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.9 
Execute         preproc_iomode -model load_vec.8 
Execute         preproc_iomode -model Block_entry_xb_0_wr_proc 
Execute         preproc_iomode -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         preproc_iomode -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         preproc_iomode -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         preproc_iomode -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         preproc_iomode -model Block_entry_att_0_wr_proc 
Execute         preproc_iomode -model kernel_softmax 
Execute         preproc_iomode -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         preproc_iomode -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         preproc_iomode -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         preproc_iomode -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         preproc_iomode -model Loop_CACHE_STORE_proc 
Execute         preproc_iomode -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         preproc_iomode -model Block_entry_proc 
Execute         preproc_iomode -model RoPE.1 
Execute         preproc_iomode -model RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         preproc_iomode -model RoPE 
Execute         preproc_iomode -model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         preproc_iomode -model pow_generic<float> 
Execute         preproc_iomode -model Block_entry_gmem0_rd_proc 
Execute         preproc_iomode -model matmul.216.1 
Execute         preproc_iomode -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         preproc_iomode -model compute_vec_mat.7 
Execute         preproc_iomode -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         preproc_iomode -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.6 
Execute         preproc_iomode -model load_vec.5 
Execute         preproc_iomode -model matmul.216.219.1 
Execute         preproc_iomode -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         preproc_iomode -model compute_vec_mat.4 
Execute         preproc_iomode -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         preproc_iomode -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.3 
Execute         preproc_iomode -model load_vec.2 
Execute         preproc_iomode -model matmul.216.218.1.1 
Execute         preproc_iomode -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         preproc_iomode -model compute_vec_mat 
Execute         preproc_iomode -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         preproc_iomode -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst 
Execute         preproc_iomode -model load_vec 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list kernel_mhsa -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc matmul.216.218.1.1 load_vec.2 load_mat_burst.3 compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.4 matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc matmul.216.219.1 load_vec.5 load_mat_burst.6 compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.7 matmul.216.1_Loop_VITIS_LOOP_113_1_proc matmul.216.1 Block_entry_gmem0_rd_proc pow_generic<float> RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE.1_Pipeline_VITIS_LOOP_16_1 RoPE.1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec.8 load_mat_burst.9 compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.10 matmul.1_Loop_VITIS_LOOP_113_1_proc matmul.1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_vec ...
Execute         set_default_model load_vec 
Execute         apply_spec_resource_limit load_vec 
INFO-FLOW: Configuring Module : load_mat_burst ...
Execute         set_default_model load_mat_burst 
Execute         apply_spec_resource_limit load_mat_burst 
INFO-FLOW: Configuring Module : compute_vec_mat_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         apply_spec_resource_limit compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : compute_vec_mat ...
Execute         set_default_model compute_vec_mat 
Execute         apply_spec_resource_limit compute_vec_mat 
INFO-FLOW: Configuring Module : matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         apply_spec_resource_limit matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Configuring Module : matmul.216.218.1.1 ...
Execute         set_default_model matmul.216.218.1.1 
Execute         apply_spec_resource_limit matmul.216.218.1.1 
INFO-FLOW: Configuring Module : load_vec.2 ...
Execute         set_default_model load_vec.2 
Execute         apply_spec_resource_limit load_vec.2 
INFO-FLOW: Configuring Module : load_mat_burst.3 ...
Execute         set_default_model load_mat_burst.3 
Execute         apply_spec_resource_limit load_mat_burst.3 
INFO-FLOW: Configuring Module : compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         apply_spec_resource_limit compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : compute_vec_mat.4 ...
Execute         set_default_model compute_vec_mat.4 
Execute         apply_spec_resource_limit compute_vec_mat.4 
INFO-FLOW: Configuring Module : matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         apply_spec_resource_limit matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Configuring Module : matmul.216.219.1 ...
Execute         set_default_model matmul.216.219.1 
Execute         apply_spec_resource_limit matmul.216.219.1 
INFO-FLOW: Configuring Module : load_vec.5 ...
Execute         set_default_model load_vec.5 
Execute         apply_spec_resource_limit load_vec.5 
INFO-FLOW: Configuring Module : load_mat_burst.6 ...
Execute         set_default_model load_mat_burst.6 
Execute         apply_spec_resource_limit load_mat_burst.6 
INFO-FLOW: Configuring Module : compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         apply_spec_resource_limit compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : compute_vec_mat.7 ...
Execute         set_default_model compute_vec_mat.7 
Execute         apply_spec_resource_limit compute_vec_mat.7 
INFO-FLOW: Configuring Module : matmul.216.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         apply_spec_resource_limit matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Configuring Module : matmul.216.1 ...
Execute         set_default_model matmul.216.1 
Execute         apply_spec_resource_limit matmul.216.1 
INFO-FLOW: Configuring Module : Block_entry_gmem0_rd_proc ...
Execute         set_default_model Block_entry_gmem0_rd_proc 
Execute         apply_spec_resource_limit Block_entry_gmem0_rd_proc 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : RoPE_Pipeline_VITIS_LOOP_16_1 ...
Execute         set_default_model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         apply_spec_resource_limit RoPE_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Configuring Module : RoPE ...
Execute         set_default_model RoPE 
Execute         apply_spec_resource_limit RoPE 
INFO-FLOW: Configuring Module : RoPE.1_Pipeline_VITIS_LOOP_16_1 ...
Execute         set_default_model RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         apply_spec_resource_limit RoPE.1_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Configuring Module : RoPE.1 ...
Execute         set_default_model RoPE.1 
Execute         apply_spec_resource_limit RoPE.1 
INFO-FLOW: Configuring Module : Block_entry_proc ...
Execute         set_default_model Block_entry_proc 
Execute         apply_spec_resource_limit Block_entry_proc 
INFO-FLOW: Configuring Module : Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE ...
Execute         set_default_model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         apply_spec_resource_limit Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
INFO-FLOW: Configuring Module : Loop_CACHE_STORE_proc ...
Execute         set_default_model Loop_CACHE_STORE_proc 
Execute         apply_spec_resource_limit Loop_CACHE_STORE_proc 
INFO-FLOW: Configuring Module : Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         apply_spec_resource_limit Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Configuring Module : Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         apply_spec_resource_limit Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
INFO-FLOW: Configuring Module : Block_entry_att_0_wr_proc_Pipeline_Q_LOAD ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         apply_spec_resource_limit Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
INFO-FLOW: Configuring Module : Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         apply_spec_resource_limit Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Configuring Module : kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         apply_spec_resource_limit kernel_softmax 
INFO-FLOW: Configuring Module : Block_entry_att_0_wr_proc ...
Execute         set_default_model Block_entry_att_0_wr_proc 
Execute         apply_spec_resource_limit Block_entry_att_0_wr_proc 
INFO-FLOW: Configuring Module : Block_entry_xb_0_wr_proc_Pipeline_XB_INIT ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         apply_spec_resource_limit Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
INFO-FLOW: Configuring Module : Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         apply_spec_resource_limit Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
INFO-FLOW: Configuring Module : Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         apply_spec_resource_limit Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Configuring Module : Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         apply_spec_resource_limit Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Configuring Module : Block_entry_xb_0_wr_proc ...
Execute         set_default_model Block_entry_xb_0_wr_proc 
Execute         apply_spec_resource_limit Block_entry_xb_0_wr_proc 
INFO-FLOW: Configuring Module : load_vec.8 ...
Execute         set_default_model load_vec.8 
Execute         apply_spec_resource_limit load_vec.8 
INFO-FLOW: Configuring Module : load_mat_burst.9 ...
Execute         set_default_model load_mat_burst.9 
Execute         apply_spec_resource_limit load_mat_burst.9 
INFO-FLOW: Configuring Module : compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         apply_spec_resource_limit compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : compute_vec_mat.10 ...
Execute         set_default_model compute_vec_mat.10 
Execute         apply_spec_resource_limit compute_vec_mat.10 
INFO-FLOW: Configuring Module : matmul.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         apply_spec_resource_limit matmul.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Configuring Module : matmul.1 ...
Execute         set_default_model matmul.1 
Execute         apply_spec_resource_limit matmul.1 
INFO-FLOW: Configuring Module : Loop_OUTPUT_WRITE_proc ...
Execute         set_default_model Loop_OUTPUT_WRITE_proc 
Execute         apply_spec_resource_limit Loop_OUTPUT_WRITE_proc 
INFO-FLOW: Configuring Module : kernel_mhsa ...
Execute         set_default_model kernel_mhsa 
Execute         apply_spec_resource_limit kernel_mhsa 
INFO-FLOW: Model list for preprocess: entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc matmul.216.218.1.1 load_vec.2 load_mat_burst.3 compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.4 matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc matmul.216.219.1 load_vec.5 load_mat_burst.6 compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.7 matmul.216.1_Loop_VITIS_LOOP_113_1_proc matmul.216.1 Block_entry_gmem0_rd_proc pow_generic<float> RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE.1_Pipeline_VITIS_LOOP_16_1 RoPE.1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec.8 load_mat_burst.9 compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.10 matmul.1_Loop_VITIS_LOOP_113_1_proc matmul.1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_vec ...
Execute         set_default_model load_vec 
Execute         cdfg_preprocess -model load_vec 
Execute         rtl_gen_preprocess load_vec 
INFO-FLOW: Preprocessing Module: load_mat_burst ...
Execute         set_default_model load_mat_burst 
Execute         cdfg_preprocess -model load_mat_burst 
Execute         rtl_gen_preprocess load_mat_burst 
INFO-FLOW: Preprocessing Module: compute_vec_mat_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         cdfg_preprocess -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat ...
Execute         set_default_model compute_vec_mat 
Execute         cdfg_preprocess -model compute_vec_mat 
Execute         rtl_gen_preprocess compute_vec_mat 
INFO-FLOW: Preprocessing Module: matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         cdfg_preprocess -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Preprocessing Module: matmul.216.218.1.1 ...
Execute         set_default_model matmul.216.218.1.1 
Execute         cdfg_preprocess -model matmul.216.218.1.1 
Execute         rtl_gen_preprocess matmul.216.218.1.1 
INFO-FLOW: Preprocessing Module: load_vec.2 ...
Execute         set_default_model load_vec.2 
Execute         cdfg_preprocess -model load_vec.2 
Execute         rtl_gen_preprocess load_vec.2 
INFO-FLOW: Preprocessing Module: load_mat_burst.3 ...
Execute         set_default_model load_mat_burst.3 
Execute         cdfg_preprocess -model load_mat_burst.3 
Execute         rtl_gen_preprocess load_mat_burst.3 
INFO-FLOW: Preprocessing Module: compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         cdfg_preprocess -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.4 ...
Execute         set_default_model compute_vec_mat.4 
Execute         cdfg_preprocess -model compute_vec_mat.4 
Execute         rtl_gen_preprocess compute_vec_mat.4 
INFO-FLOW: Preprocessing Module: matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         cdfg_preprocess -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Preprocessing Module: matmul.216.219.1 ...
Execute         set_default_model matmul.216.219.1 
Execute         cdfg_preprocess -model matmul.216.219.1 
Execute         rtl_gen_preprocess matmul.216.219.1 
INFO-FLOW: Preprocessing Module: load_vec.5 ...
Execute         set_default_model load_vec.5 
Execute         cdfg_preprocess -model load_vec.5 
Execute         rtl_gen_preprocess load_vec.5 
INFO-FLOW: Preprocessing Module: load_mat_burst.6 ...
Execute         set_default_model load_mat_burst.6 
Execute         cdfg_preprocess -model load_mat_burst.6 
Execute         rtl_gen_preprocess load_mat_burst.6 
INFO-FLOW: Preprocessing Module: compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         cdfg_preprocess -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.7 ...
Execute         set_default_model compute_vec_mat.7 
Execute         cdfg_preprocess -model compute_vec_mat.7 
Execute         rtl_gen_preprocess compute_vec_mat.7 
INFO-FLOW: Preprocessing Module: matmul.216.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         cdfg_preprocess -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Preprocessing Module: matmul.216.1 ...
Execute         set_default_model matmul.216.1 
Execute         cdfg_preprocess -model matmul.216.1 
Execute         rtl_gen_preprocess matmul.216.1 
INFO-FLOW: Preprocessing Module: Block_entry_gmem0_rd_proc ...
Execute         set_default_model Block_entry_gmem0_rd_proc 
Execute         cdfg_preprocess -model Block_entry_gmem0_rd_proc 
Execute         rtl_gen_preprocess Block_entry_gmem0_rd_proc 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         cdfg_preprocess -model pow_generic<float> 
Execute         rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: RoPE_Pipeline_VITIS_LOOP_16_1 ...
Execute         set_default_model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         cdfg_preprocess -model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         rtl_gen_preprocess RoPE_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Preprocessing Module: RoPE ...
Execute         set_default_model RoPE 
Execute         cdfg_preprocess -model RoPE 
Execute         rtl_gen_preprocess RoPE 
INFO-FLOW: Preprocessing Module: RoPE.1_Pipeline_VITIS_LOOP_16_1 ...
Execute         set_default_model RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         cdfg_preprocess -model RoPE.1_Pipeline_VITIS_LOOP_16_1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'ref_4oPi_table_100' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K2' does not exist or is optimized away.
Command         cdfg_preprocess done; 1.826 sec.
Execute         rtl_gen_preprocess RoPE.1_Pipeline_VITIS_LOOP_16_1 
INFO-FLOW: Preprocessing Module: RoPE.1 ...
Execute         set_default_model RoPE.1 
Execute         cdfg_preprocess -model RoPE.1 
Command         cdfg_preprocess done; 0.107 sec.
Execute         rtl_gen_preprocess RoPE.1 
INFO-FLOW: Preprocessing Module: Block_entry_proc ...
Execute         set_default_model Block_entry_proc 
Execute         cdfg_preprocess -model Block_entry_proc 
Execute         rtl_gen_preprocess Block_entry_proc 
INFO-FLOW: Preprocessing Module: Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE ...
Execute         set_default_model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         cdfg_preprocess -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
INFO-FLOW: Preprocessing Module: Loop_CACHE_STORE_proc ...
Execute         set_default_model Loop_CACHE_STORE_proc 
Execute         cdfg_preprocess -model Loop_CACHE_STORE_proc 
Execute         rtl_gen_preprocess Loop_CACHE_STORE_proc 
INFO-FLOW: Preprocessing Module: Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         cdfg_preprocess -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Preprocessing Module: Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         cdfg_preprocess -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
INFO-FLOW: Preprocessing Module: Block_entry_att_0_wr_proc_Pipeline_Q_LOAD ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         cdfg_preprocess -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
INFO-FLOW: Preprocessing Module: Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         cdfg_preprocess -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Preprocessing Module: kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         cdfg_preprocess -model kernel_softmax 
Execute         rtl_gen_preprocess kernel_softmax 
INFO-FLOW: Preprocessing Module: Block_entry_att_0_wr_proc ...
Execute         set_default_model Block_entry_att_0_wr_proc 
Execute         cdfg_preprocess -model Block_entry_att_0_wr_proc 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc 
INFO-FLOW: Preprocessing Module: Block_entry_xb_0_wr_proc_Pipeline_XB_INIT ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         cdfg_preprocess -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
INFO-FLOW: Preprocessing Module: Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         cdfg_preprocess -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
INFO-FLOW: Preprocessing Module: Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         cdfg_preprocess -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Preprocessing Module: Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         cdfg_preprocess -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Preprocessing Module: Block_entry_xb_0_wr_proc ...
Execute         set_default_model Block_entry_xb_0_wr_proc 
Execute         cdfg_preprocess -model Block_entry_xb_0_wr_proc 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc 
INFO-FLOW: Preprocessing Module: load_vec.8 ...
Execute         set_default_model load_vec.8 
Execute         cdfg_preprocess -model load_vec.8 
Execute         rtl_gen_preprocess load_vec.8 
INFO-FLOW: Preprocessing Module: load_mat_burst.9 ...
Execute         set_default_model load_mat_burst.9 
Execute         cdfg_preprocess -model load_mat_burst.9 
Execute         rtl_gen_preprocess load_mat_burst.9 
INFO-FLOW: Preprocessing Module: compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 ...
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         cdfg_preprocess -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.10 ...
Execute         set_default_model compute_vec_mat.10 
Execute         cdfg_preprocess -model compute_vec_mat.10 
Execute         rtl_gen_preprocess compute_vec_mat.10 
INFO-FLOW: Preprocessing Module: matmul.1_Loop_VITIS_LOOP_113_1_proc ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         cdfg_preprocess -model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_113_1_proc 
INFO-FLOW: Preprocessing Module: matmul.1 ...
Execute         set_default_model matmul.1 
Execute         cdfg_preprocess -model matmul.1 
Execute         rtl_gen_preprocess matmul.1 
INFO-FLOW: Preprocessing Module: Loop_OUTPUT_WRITE_proc ...
Execute         set_default_model Loop_OUTPUT_WRITE_proc 
Execute         cdfg_preprocess -model Loop_OUTPUT_WRITE_proc 
Execute         rtl_gen_preprocess Loop_OUTPUT_WRITE_proc 
INFO-FLOW: Preprocessing Module: kernel_mhsa ...
Execute         set_default_model kernel_mhsa 
Execute         cdfg_preprocess -model kernel_mhsa 
Execute         rtl_gen_preprocess kernel_mhsa 
INFO-FLOW: Model list for synthesis: entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc matmul.216.218.1.1 load_vec.2 load_mat_burst.3 compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.4 matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc matmul.216.219.1 load_vec.5 load_mat_burst.6 compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.7 matmul.216.1_Loop_VITIS_LOOP_113_1_proc matmul.216.1 Block_entry_gmem0_rd_proc pow_generic<float> RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE.1_Pipeline_VITIS_LOOP_16_1 RoPE.1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec.8 load_mat_burst.9 compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.10 matmul.1_Loop_VITIS_LOOP_113_1_proc matmul.1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.105 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.106 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec 
Execute         schedule -model load_vec 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.107 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.374 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.
Execute         set_default_model load_vec 
Execute         bind -model load_vec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.108 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.381 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.bind.adb -f 
INFO-FLOW: Finish binding load_vec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst 
Execute         schedule -model load_mat_burst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem1_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem1_addr_read', kernel_MatMul.cpp:30) on port 'gmem1' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.349 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.743 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.989 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.
Execute         set_default_model load_mat_burst 
Execute         bind -model load_mat_burst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.131 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.073 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.273 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.396 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.112 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         schedule -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_2', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_3', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_4', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_11', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_15', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.976 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         bind -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.179 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.115 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat 
Execute         schedule -model compute_vec_mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.
Execute         set_default_model compute_vec_mat 
Execute         bind -model compute_vec_mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         schedule -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc.
Execute         set_default_model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         bind -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_218_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.218.1.1 
Execute         schedule -model matmul.216.218.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.218.1.1.
Execute         set_default_model matmul.216.218.1.1 
Execute         bind -model matmul.216.218.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.749 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.218.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.2 
Execute         schedule -model load_vec.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.458 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.395 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.2.
Execute         set_default_model load_vec.2 
Execute         bind -model load_vec.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.359 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.bind.adb -f 
INFO-FLOW: Finish binding load_vec.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.3 
Execute         schedule -model load_mat_burst.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_3' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem5_addr_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.75 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.122 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.937 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.3.
Execute         set_default_model load_mat_burst.3 
Execute         bind -model load_mat_burst.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.064 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.354 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         schedule -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_32', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_33', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_34', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_41', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_45', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.681 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
Execute         set_default_model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         bind -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.4 
Execute         schedule -model compute_vec_mat.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.4.
Execute         set_default_model compute_vec_mat.4 
Execute         bind -model compute_vec_mat.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.122 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         schedule -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc.
Execute         set_default_model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         bind -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.219.1 
Execute         schedule -model matmul.216.219.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.219.1.
Execute         set_default_model matmul.216.219.1 
Execute         bind -model matmul.216.219.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.059 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.219.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.5 
Execute         schedule -model load_vec.5 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.335 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.5.
Execute         set_default_model load_vec.5 
Execute         bind -model load_vec.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.123 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.335 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.bind.adb -f 
INFO-FLOW: Finish binding load_vec.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.6 
Execute         schedule -model load_mat_burst.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_6' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem6_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem6_addr_read', kernel_MatMul.cpp:30) on port 'gmem6' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.693 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.038 seconds; current allocated memory: 1.126 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.241 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.6.
Execute         set_default_model load_mat_burst.6 
Execute         bind -model load_mat_burst.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.279 seconds; current allocated memory: 1.126 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.989 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.303 seconds; current allocated memory: 1.127 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.127 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         schedule -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_17', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_18', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_19', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_26', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_30', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.130 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
Execute         set_default_model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         bind -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.130 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.7 
Execute         schedule -model compute_vec_mat.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.130 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.7.
Execute         set_default_model compute_vec_mat.7 
Execute         bind -model compute_vec_mat.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.130 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         schedule -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.276 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.130 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.1_Loop_VITIS_LOOP_113_1_proc.
Execute         set_default_model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         bind -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.1_Loop_VITIS_LOOP_113_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.216.1 
Execute         schedule -model matmul.216.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.216.1.
Execute         set_default_model matmul.216.1 
Execute         bind -model matmul.216.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.933 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.216.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem0_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_gmem0_rd_proc 
Execute         schedule -model Block_entry_gmem0_rd_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_gmem0_rd_proc.
Execute         set_default_model Block_entry_gmem0_rd_proc 
Execute         bind -model Block_entry_gmem0_rd_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_gmem0_rd_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<float> 
Execute         schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.132 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute         set_default_model pow_generic<float> 
Execute         bind -model pow_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.664 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.132 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         schedule -model RoPE_Pipeline_VITIS_LOOP_16_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.455 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.501 seconds; current allocated memory: 1.135 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE_Pipeline_VITIS_LOOP_16_1.
Execute         set_default_model RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         bind -model RoPE_Pipeline_VITIS_LOOP_16_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.563 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.135 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.bind.adb -f 
INFO-FLOW: Finish binding RoPE_Pipeline_VITIS_LOOP_16_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE 
Execute         schedule -model RoPE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.
Execute         set_default_model RoPE 
Execute         bind -model RoPE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.136 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.bind.adb -f 
INFO-FLOW: Finish binding RoPE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         schedule -model RoPE.1_Pipeline_VITIS_LOOP_16_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.666 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.1_Pipeline_VITIS_LOOP_16_1.
Execute         set_default_model RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         bind -model RoPE.1_Pipeline_VITIS_LOOP_16_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.139 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.bind.adb -f 
INFO-FLOW: Finish binding RoPE.1_Pipeline_VITIS_LOOP_16_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE.1 
Execute         schedule -model RoPE.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.191 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.139 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.1.
Execute         set_default_model RoPE.1 
Execute         bind -model RoPE.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.139 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.bind.adb -f 
INFO-FLOW: Finish binding RoPE.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_proc 
Execute         schedule -model Block_entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.139 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_proc.
Execute         set_default_model Block_entry_proc 
Execute         bind -model Block_entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.139 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         schedule -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CACHE_STORE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.958 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.140 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.
Execute         set_default_model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         bind -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.140 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.bind.adb -f 
INFO-FLOW: Finish binding Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CACHE_STORE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_CACHE_STORE_proc 
Execute         schedule -model Loop_CACHE_STORE_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.803 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_CACHE_STORE_proc.
Execute         set_default_model Loop_CACHE_STORE_proc 
Execute         bind -model Loop_CACHE_STORE_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.758 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_CACHE_STORE_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         schedule -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.276 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.142 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         bind -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.142 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         schedule -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_K_CACHE_VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_K_CACHE_VITIS_LOOP_84_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.809 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.142 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.372 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         bind -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.143 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.403 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         schedule -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Q_LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Q_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         bind -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         schedule -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_COMPUTE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 136, loop 'TOKEN_COMPUTE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.154 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.
Execute         set_default_model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         bind -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.624 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.154 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_softmax 
Execute         schedule -model kernel_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) to 'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') (combination delay: 3.696 ns) to honor II or Latency constraint in region 'compute'.
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'find_max'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'compute'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
WARNING: [HLS 200-871] Estimated clock period (3.696 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_softmax' consists of the following:
	'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) [119]  (1.925 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.421 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') [117]  (1.350 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.154 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_softmax.
Execute         set_default_model kernel_softmax 
Execute         bind -model kernel_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.154 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.bind.adb -f 
INFO-FLOW: Finish binding kernel_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_att_0_wr_proc 
Execute         schedule -model Block_entry_att_0_wr_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.155 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_att_0_wr_proc.
Execute         set_default_model Block_entry_att_0_wr_proc 
Execute         bind -model Block_entry_att_0_wr_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.446 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.155 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_att_0_wr_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         schedule -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XB_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'XB_INIT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.289 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.156 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         bind -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.156 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         schedule -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_V_CACHE_VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_V_CACHE_VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.369 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         bind -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.157 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.371 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         schedule -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'TOKEN_STREAM_VALUE_MAC'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.857 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         bind -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         schedule -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_WRITEBACK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ACCUM_WRITEBACK'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.
Execute         set_default_model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         bind -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.162 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry_xb_0_wr_proc 
Execute         schedule -model Block_entry_xb_0_wr_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.276 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.163 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_xb_0_wr_proc.
Execute         set_default_model Block_entry_xb_0_wr_proc 
Execute         bind -model Block_entry_xb_0_wr_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.164 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_xb_0_wr_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.8 
Execute         schedule -model load_vec.8 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.306 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.164 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.8.
Execute         set_default_model load_vec.8 
Execute         bind -model load_vec.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.164 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.bind.adb -f 
INFO-FLOW: Finish binding load_vec.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.9 
Execute         schedule -model load_mat_burst.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_9' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_read') [47]  (0.655 ns)
	bus read operation ('gmem7_addr_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [48]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [49]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [50]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.076 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.117 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
INFO: [#UNDEF] Rewind delay = 14 for the pipelined loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' due to a write-after-read dependence on variable 'indvar_flatten47'.
Command         syn_report done; 3.166 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.9.
Execute         set_default_model load_mat_burst.9 
Execute         bind -model load_mat_burst.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.213 seconds; current allocated memory: 1.167 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.125 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.294 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.461 seconds; current allocated memory: 1.168 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.168 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         schedule -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_47', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_48', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_49', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_56', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_60', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.524 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.170 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
Execute         set_default_model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         bind -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.170 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.10 
Execute         schedule -model compute_vec_mat.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.170 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.10.
Execute         set_default_model compute_vec_mat.10 
Execute         bind -model compute_vec_mat.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         schedule -model matmul.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.283 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1_Loop_VITIS_LOOP_113_1_proc.
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         bind -model matmul.1_Loop_VITIS_LOOP_113_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.171 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.1_Loop_VITIS_LOOP_113_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1 
Execute         schedule -model matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.276 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1.
Execute         set_default_model matmul.1 
Execute         bind -model matmul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_OUTPUT_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_OUTPUT_WRITE_proc 
Execute         schedule -model Loop_OUTPUT_WRITE_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'OUTPUT_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.993 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.395 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_OUTPUT_WRITE_proc.
Execute         set_default_model Loop_OUTPUT_WRITE_proc 
Execute         bind -model Loop_OUTPUT_WRITE_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.172 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.384 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_OUTPUT_WRITE_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa 
Execute         schedule -model kernel_mhsa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_1 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_2 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_3 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_4 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_5 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_6 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_7 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_8 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_9 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_10 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_11 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_12 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_13 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_14 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_15 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO current_token_c_channel (from Block_entry_gmem0_rd_proc_U0 to Loop_OUTPUT_WRITE_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_1 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_2 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_3 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_4 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_5 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_6 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_7 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO position_c3_channel (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc_channel (from Block_entry_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc105_channel (from Block_entry_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add126_loc_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc106_c1_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul7_loc_c2_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.867 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.269 seconds; current allocated memory: 1.173 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.
Execute         set_default_model kernel_mhsa 
Execute         bind -model kernel_mhsa 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 1.174 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.74 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.
Execute         get_model_list kernel_mhsa -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess load_vec 
Execute         rtl_gen_preprocess load_mat_burst 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat 
Execute         rtl_gen_preprocess matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.218.1.1 
Execute         rtl_gen_preprocess load_vec.2 
Execute         rtl_gen_preprocess load_mat_burst.3 
Execute         rtl_gen_preprocess compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.4 
Execute         rtl_gen_preprocess matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.219.1 
Execute         rtl_gen_preprocess load_vec.5 
Execute         rtl_gen_preprocess load_mat_burst.6 
Execute         rtl_gen_preprocess compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.7 
Execute         rtl_gen_preprocess matmul.216.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.216.1 
Execute         rtl_gen_preprocess Block_entry_gmem0_rd_proc 
Execute         rtl_gen_preprocess pow_generic<float> 
Execute         rtl_gen_preprocess RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         rtl_gen_preprocess RoPE 
Execute         rtl_gen_preprocess RoPE.1_Pipeline_VITIS_LOOP_16_1 
Execute         rtl_gen_preprocess RoPE.1 
Execute         rtl_gen_preprocess Block_entry_proc 
Execute         rtl_gen_preprocess Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess Loop_CACHE_STORE_proc 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         rtl_gen_preprocess kernel_softmax 
Execute         rtl_gen_preprocess Block_entry_att_0_wr_proc 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess Block_entry_xb_0_wr_proc 
Execute         rtl_gen_preprocess load_vec.8 
Execute         rtl_gen_preprocess load_mat_burst.9 
Execute         rtl_gen_preprocess compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         rtl_gen_preprocess compute_vec_mat.10 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_113_1_proc 
Execute         rtl_gen_preprocess matmul.1 
Execute         rtl_gen_preprocess Loop_OUTPUT_WRITE_proc 
Execute         rtl_gen_preprocess kernel_mhsa 
INFO-FLOW: Model list for RTL generation: entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc matmul.216.218.1.1 load_vec.2 load_mat_burst.3 compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.4 matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc matmul.216.219.1 load_vec.5 load_mat_burst.6 compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.7 matmul.216.1_Loop_VITIS_LOOP_113_1_proc matmul.216.1 Block_entry_gmem0_rd_proc pow_generic<float> RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE.1_Pipeline_VITIS_LOOP_16_1 RoPE.1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec.8 load_mat_burst.9 compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.10 matmul.1_Loop_VITIS_LOOP_113_1_proc matmul.1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.175 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_entry_proc 
Execute         syn_report -csynth -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model entry_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.176 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_vec 
Execute         gen_rtl load_vec -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_vec 
Execute         syn_report -csynth -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.122 sec.
Execute         syn_report -rtlxml -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.366 sec.
Execute         db_write -model load_vec -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.adb 
Execute         db_write -model load_vec -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst'.
Command         create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.181 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat_burst 
Execute         gen_rtl load_mat_burst -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat_burst 
Execute         syn_report -csynth -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.231 sec.
Execute         syn_report -rtlxml -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.438 sec.
Execute         db_write -model load_mat_burst -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.adb 
Execute         db_write -model load_mat_burst -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.995 seconds; current allocated memory: 1.187 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
Command         create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.189 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         syn_report -csynth -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.adb 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.195 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat 
Execute         gen_rtl compute_vec_mat -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat 
Execute         syn_report -csynth -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.231 sec.
Execute         syn_report -rtlxml -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.adb 
Execute         db_write -model compute_vec_mat -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.196 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc 
Execute         gen_rtl matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc 
Execute         syn_report -csynth -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.adb 
Execute         db_write -model matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_218_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.218.1.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_218_1_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_U0_U(kernel_mhsa_start_for_compute_vec_mat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 1.468 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.198 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.218.1.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_218_1_1 
Execute         gen_rtl matmul.216.218.1.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_218_1_1 
Execute         syn_report -csynth -model matmul.216.218.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_218_1_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.218.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_218_1_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.218.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.218.1.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.adb 
Execute         db_write -model matmul.216.218.1.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.218.1.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.2 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.200 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_vec_2 
Execute         gen_rtl load_vec.2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_vec_2 
Execute         syn_report -csynth -model load_vec.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.373 sec.
Execute         db_write -model load_vec.2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.adb 
Execute         db_write -model load_vec.2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.3 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_3' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_3'.
Command         create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.204 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat_burst_3 
Execute         gen_rtl load_mat_burst.3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat_burst_3 
Execute         syn_report -csynth -model load_mat_burst.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.246 sec.
Execute         db_write -model load_mat_burst.3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.adb 
Execute         db_write -model load_mat_burst.3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.582 seconds; current allocated memory: 1.210 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.212 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         gen_rtl compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         syn_report -csynth -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.adb 
Execute         db_write -model compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.4 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.218 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_4 
Execute         gen_rtl compute_vec_mat.4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_4 
Execute         syn_report -csynth -model compute_vec_mat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.adb 
Execute         db_write -model compute_vec_mat.4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.219 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc 
Execute         gen_rtl matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc 
Execute         syn_report -csynth -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.adb 
Execute         db_write -model matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.219.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_219_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_4_U0_U(kernel_mhsa_start_for_compute_vec_mat_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 0.632 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.221 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.219.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_219_1 
Execute         gen_rtl matmul.216.219.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_219_1 
Execute         syn_report -csynth -model matmul.216.219.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_219_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.219.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_219_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.219.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.219.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.adb 
Execute         db_write -model matmul.216.219.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.219.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.5 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.224 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.5 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_vec_5 
Execute         gen_rtl load_vec.5 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_vec_5 
Execute         syn_report -csynth -model load_vec.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_5_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_5_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.376 sec.
Execute         db_write -model load_vec.5 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.adb 
Execute         db_write -model load_vec.5 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.5 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.6 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_6' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_6'.
Command         create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.227 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.6 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat_burst_6 
Execute         gen_rtl load_mat_burst.6 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat_burst_6 
Execute         syn_report -csynth -model load_mat_burst.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_6_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_6_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.175 sec.
Execute         db_write -model load_mat_burst.6 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.adb 
Execute         db_write -model load_mat_burst.6 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.6 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 1.233 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.235 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         gen_rtl compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         syn_report -csynth -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.adb 
Execute         db_write -model compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.7 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.241 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.7 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_7 
Execute         gen_rtl compute_vec_mat.7 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_7 
Execute         syn_report -csynth -model compute_vec_mat.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.144 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_7_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.7 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.adb 
Execute         db_write -model compute_vec_mat.7 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.7 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.243 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_1_Loop_VITIS_LOOP_113_1_proc 
Execute         gen_rtl matmul.216.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_1_Loop_VITIS_LOOP_113_1_proc 
Execute         syn_report -csynth -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_1_Loop_VITIS_LOOP_113_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_1_Loop_VITIS_LOOP_113_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.adb 
Execute         db_write -model matmul.216.1_Loop_VITIS_LOOP_113_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.1_Loop_VITIS_LOOP_113_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.216.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_7_U0_U(kernel_mhsa_start_for_compute_vec_mat_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 0.763 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.245 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.216.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_216_1 
Execute         gen_rtl matmul.216.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_216_1 
Execute         syn_report -csynth -model matmul.216.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.216.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_216_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.216.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.216.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.adb 
Execute         db_write -model matmul.216.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.216.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem0_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_gmem0_rd_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem0_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.249 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_gmem0_rd_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_gmem0_rd_proc 
Execute         gen_rtl Block_entry_gmem0_rd_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_gmem0_rd_proc 
Execute         syn_report -csynth -model Block_entry_gmem0_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_gmem0_rd_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.529 sec.
Execute         syn_report -rtlxml -model Block_entry_gmem0_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_gmem0_rd_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_gmem0_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_gmem0_rd_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.adb 
Execute         db_write -model Block_entry_gmem0_rd_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_gmem0_rd_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pow_generic<float> -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_18ns_44ns_44_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_39ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' using auto ROMs.
Command         create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.252 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_pow_generic_float_s 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_pow_generic_float_s 
Execute         syn_report -csynth -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/pow_generic_float_s_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.358 sec.
Execute         syn_report -rtlxml -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/pow_generic_float_s_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.151 sec.
Execute         syn_report -verbosereport -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.156 sec.
Execute         db_write -model pow_generic<float> -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.adb 
Command         db_write done; 0.165 sec.
Execute         db_write -model pow_generic<float> -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<float> -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE_Pipeline_VITIS_LOOP_16_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoPE_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_Pipeline_VITIS_LOOP_16_1'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
Command         create_rtl_model done; 0.332 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 1.258 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         gen_rtl RoPE_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1 
Execute         syn_report -csynth -model RoPE_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_Pipeline_VITIS_LOOP_16_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.583 sec.
Execute         syn_report -rtlxml -model RoPE_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_Pipeline_VITIS_LOOP_16_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.251 sec.
Execute         syn_report -verbosereport -model RoPE_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.261 sec.
Execute         db_write -model RoPE_Pipeline_VITIS_LOOP_16_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.adb 
Command         db_write done; 0.285 sec.
Execute         db_write -model RoPE_Pipeline_VITIS_LOOP_16_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE_Pipeline_VITIS_LOOP_16_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.752 seconds; current allocated memory: 1.268 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_RoPE 
Execute         gen_rtl RoPE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_RoPE 
Execute         syn_report -csynth -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model RoPE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.adb 
Execute         db_write -model RoPE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE.1_Pipeline_VITIS_LOOP_16_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1_Pipeline_VITIS_LOOP_16_1'.
Command         create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.269 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE.1_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1 
Execute         gen_rtl RoPE.1_Pipeline_VITIS_LOOP_16_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1 
Execute         syn_report -csynth -model RoPE.1_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_1_Pipeline_VITIS_LOOP_16_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.523 sec.
Execute         syn_report -rtlxml -model RoPE.1_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_1_Pipeline_VITIS_LOOP_16_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.214 sec.
Execute         syn_report -verbosereport -model RoPE.1_Pipeline_VITIS_LOOP_16_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.235 sec.
Execute         db_write -model RoPE.1_Pipeline_VITIS_LOOP_16_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.adb 
Command         db_write done; 0.267 sec.
Execute         db_write -model RoPE.1_Pipeline_VITIS_LOOP_16_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE.1_Pipeline_VITIS_LOOP_16_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 1.279 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_RoPE_1 
Execute         gen_rtl RoPE.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_RoPE_1 
Execute         syn_report -csynth -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/RoPE_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model RoPE.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.adb 
Execute         db_write -model RoPE.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.280 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_proc 
Execute         gen_rtl Block_entry_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_proc 
Execute         syn_report -csynth -model Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.adb 
Execute         db_write -model Block_entry_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' pipeline 'CACHE_STORE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE'.
Command         create_rtl_model done; 1.821 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.281 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         gen_rtl Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
Execute         syn_report -csynth -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.adb 
Execute         db_write -model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CACHE_STORE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_CACHE_STORE_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CACHE_STORE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.284 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_CACHE_STORE_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Loop_CACHE_STORE_proc 
Execute         gen_rtl Loop_CACHE_STORE_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Loop_CACHE_STORE_proc 
Execute         syn_report -csynth -model Loop_CACHE_STORE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_CACHE_STORE_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.337 sec.
Execute         syn_report -rtlxml -model Loop_CACHE_STORE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_CACHE_STORE_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Loop_CACHE_STORE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.66 sec.
Execute         db_write -model Loop_CACHE_STORE_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.adb 
Execute         db_write -model Loop_CACHE_STORE_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_CACHE_STORE_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 1.287 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
Execute         syn_report -csynth -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.adb 
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' pipeline 'LOAD_K_CACHE_VITIS_LOOP_84_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.289 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
Execute         syn_report -csynth -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.105 sec.
Execute         syn_report -rtlxml -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.376 sec.
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.adb 
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' pipeline 'Q_LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.291 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
Execute         syn_report -csynth -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.adb 
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_att_0_wr_proc_Pipeline_Q_LOAD -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' pipeline 'TOKEN_COMPUTE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fadd_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE'.
Command         create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.301 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         gen_rtl Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
Execute         syn_report -csynth -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.867 sec.
Execute         syn_report -rtlxml -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.789 sec.
Execute         syn_report -verbosereport -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.808 sec.
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.adb 
Command         db_write done; 0.851 sec.
Execute         db_write -model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_softmax -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_softmax'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.877 seconds; current allocated memory: 1.315 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_kernel_softmax 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_kernel_softmax 
Execute         syn_report -csynth -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_softmax_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.51 sec.
Execute         syn_report -rtlxml -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_softmax_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_softmax -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.adb 
Execute         db_write -model kernel_softmax -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_softmax -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_att_0_wr_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.318 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_att_0_wr_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_att_0_wr_proc 
Execute         gen_rtl Block_entry_att_0_wr_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_att_0_wr_proc 
Execute         syn_report -csynth -model Block_entry_att_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.271 sec.
Execute         syn_report -rtlxml -model Block_entry_att_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_att_0_wr_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_att_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_att_0_wr_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.adb 
Execute         db_write -model Block_entry_att_0_wr_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_att_0_wr_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.325 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
Execute         syn_report -csynth -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.adb 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_xb_0_wr_proc_Pipeline_XB_INIT -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' pipeline 'LOAD_V_CACHE_VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.327 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
Execute         syn_report -csynth -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.384 sec.
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.adb 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' pipeline 'TOKEN_STREAM_VALUE_MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
Command         create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.332 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         syn_report -csynth -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.adb 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.344 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         gen_rtl Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
Execute         syn_report -csynth -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.adb 
Execute         db_write -model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry_xb_0_wr_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.346 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry_xb_0_wr_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Block_entry_xb_0_wr_proc 
Execute         gen_rtl Block_entry_xb_0_wr_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Block_entry_xb_0_wr_proc 
Execute         syn_report -csynth -model Block_entry_xb_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.234 sec.
Execute         syn_report -rtlxml -model Block_entry_xb_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Block_entry_xb_0_wr_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Block_entry_xb_0_wr_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Block_entry_xb_0_wr_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.adb 
Execute         db_write -model Block_entry_xb_0_wr_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry_xb_0_wr_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.8 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.354 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.8 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_vec_8 
Execute         gen_rtl load_vec.8 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_vec_8 
Execute         syn_report -csynth -model load_vec.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_8_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_vec_8_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec.8 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.adb 
Execute         db_write -model load_vec.8 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.8 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.9 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_9' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.357 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.9 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_load_mat_burst_9 
Execute         gen_rtl load_mat_burst.9 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_load_mat_burst_9 
Execute         syn_report -csynth -model load_mat_burst.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_9_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/load_mat_burst_9_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.913 sec.
Execute         db_write -model load_mat_burst.9 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.adb 
Execute         db_write -model load_mat_burst.9 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.9 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.241 seconds; current allocated memory: 1.364 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.367 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         gen_rtl compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
Execute         syn_report -csynth -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.adb 
Execute         db_write -model compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.10 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.373 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.10 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_compute_vec_mat_10 
Execute         gen_rtl compute_vec_mat.10 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_compute_vec_mat_10 
Execute         syn_report -csynth -model compute_vec_mat.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.127 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/compute_vec_mat_10_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.10 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.adb 
Execute         db_write -model compute_vec_mat.10 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.10 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1_Loop_VITIS_LOOP_113_1_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.375 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_1_Loop_VITIS_LOOP_113_1_proc 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_113_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_1_Loop_VITIS_LOOP_113_1_proc 
Execute         syn_report -csynth -model matmul.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_113_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_113_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1_Loop_VITIS_LOOP_113_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_113_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.adb 
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_113_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1_Loop_VITIS_LOOP_113_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1 -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_10_U0_U(kernel_mhsa_start_for_compute_vec_mat_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.377 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_matmul_1 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_matmul_1 
Execute         syn_report -csynth -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/matmul_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.adb 
Execute         db_write -model matmul.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_OUTPUT_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_OUTPUT_WRITE_proc -top_prefix kernel_mhsa_ -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_OUTPUT_WRITE_proc' pipeline 'OUTPUT_WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_OUTPUT_WRITE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.380 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_OUTPUT_WRITE_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa_Loop_OUTPUT_WRITE_proc 
Execute         gen_rtl Loop_OUTPUT_WRITE_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa_Loop_OUTPUT_WRITE_proc 
Execute         syn_report -csynth -model Loop_OUTPUT_WRITE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_OUTPUT_WRITE_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Loop_OUTPUT_WRITE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/Loop_OUTPUT_WRITE_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Loop_OUTPUT_WRITE_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.378 sec.
Execute         db_write -model Loop_OUTPUT_WRITE_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.adb 
Execute         db_write -model Loop_OUTPUT_WRITE_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_OUTPUT_WRITE_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa -top_prefix  -sub_prefix kernel_mhsa_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/current_token' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/position' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/key_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/value_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/layer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_mhsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'current_token', 'position', 'wq', 'wk', 'wv', 'wo', 'key_cache', 'value_cache', 'layer' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa'.
INFO: [HLS 200-740] Implementing PIPO kernel_mhsa_out_q_RAM_2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_mhsa_out_q_rope_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_mhsa_att_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_att_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'position_c4_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c5_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'current_token_c_channel_U(kernel_mhsa_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c3_channel_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_cache_c6_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'value_cache_c7_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc105_channel_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add126_loc_channel_U(kernel_mhsa_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc106_c1_channel_U(kernel_mhsa_fifo_w33_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_c2_channel_U(kernel_mhsa_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_cache_c_U(kernel_mhsa_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'value_cache_c_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc106_c_channel_U(kernel_mhsa_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_c_channel_U(kernel_mhsa_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c_channel_U(kernel_mhsa_fifo_w32_d2_S)' using Shift Registers.
Command         create_rtl_model done; 1.592 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.178 seconds; current allocated memory: 1.393 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa -istop -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/vhdl/kernel_mhsa 
Command         gen_rtl done; 2.987 sec.
Execute         gen_rtl kernel_mhsa -istop -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/verilog/kernel_mhsa 
Command         gen_rtl done; 1.113 sec.
Execute         syn_report -csynth -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.063 sec.
Execute         syn_report -rtlxml -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/kernel_mhsa_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.124 sec.
Execute         syn_report -verbosereport -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.833 sec.
Execute         db_write -model kernel_mhsa -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.adb 
Command         db_write done; 1.125 sec.
Execute         db_write -model kernel_mhsa -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.333 sec.
Execute         gen_tb_info kernel_mhsa -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa 
Execute         export_constraint_db -f -tool general -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.constraint.tcl 
Execute         syn_report -designview -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.design.xml 
Command         syn_report done; 6.012 sec.
Execute         syn_report -csynthDesign -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth.rpt -MHOut C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -wcfg -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_mhsa -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.protoinst 
Execute         sc_get_clocks kernel_mhsa 
Execute         sc_get_portdomain kernel_mhsa 
INFO-FLOW: Model list for RTL component generation: entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc matmul.216.218.1.1 load_vec.2 load_mat_burst.3 compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.4 matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc matmul.216.219.1 load_vec.5 load_mat_burst.6 compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.7 matmul.216.1_Loop_VITIS_LOOP_113_1_proc matmul.216.1 Block_entry_gmem0_rd_proc pow_generic<float> RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE.1_Pipeline_VITIS_LOOP_16_1 RoPE.1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec.8 load_mat_burst.9 compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat.10 matmul.1_Loop_VITIS_LOOP_113_1_proc matmul.1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_vec] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_216_218_1_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d128_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d128_A
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d256_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d256_A
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: Found component kernel_mhsa_start_for_compute_vec_mat_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_compute_vec_mat_U0
INFO-FLOW: Found component kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: Handling components in module [load_vec_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_216_219_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d128_A_x.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d128_A_x
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d256_A_x.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d256_A_x
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A_x.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A_x
INFO-FLOW: Found component kernel_mhsa_start_for_compute_vec_mat_4_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_compute_vec_mat_4_U0
INFO-FLOW: Found component kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: Handling components in module [load_vec_5] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_6] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_7] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_216_1_Loop_VITIS_LOOP_113_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_216_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d128_A_x0.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d128_A_x0
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d256_A_x0.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d256_A_x0
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A_x0.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A_x0
INFO-FLOW: Found component kernel_mhsa_start_for_compute_vec_mat_7_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_compute_vec_mat_7_U0
INFO-FLOW: Found component kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: Handling components in module [Block_entry_gmem0_rd_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.compgen.tcl 
INFO-FLOW: Handling components in module [pow_generic_float_s] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_mul_10s_36s_36_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_10s_36s_36_1_1
INFO-FLOW: Found component kernel_mhsa_mul_25s_39ns_63_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_25s_39ns_63_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_11_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_11_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.
INFO-FLOW: Append model kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: Found component kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.
INFO-FLOW: Append model kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: Found component kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.
INFO-FLOW: Append model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
INFO-FLOW: Found component kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.
INFO-FLOW: Append model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
INFO-FLOW: Handling components in module [RoPE_Pipeline_VITIS_LOOP_16_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_mul_29ns_28ns_57_2_1.
INFO-FLOW: Append model kernel_mhsa_mul_29ns_28ns_57_2_1
INFO-FLOW: Found component kernel_mhsa_mul_80s_24ns_80_2_1.
INFO-FLOW: Append model kernel_mhsa_mul_80s_24ns_80_2_1
INFO-FLOW: Found component kernel_mhsa_ctlz_30_30_1_1.
INFO-FLOW: Append model kernel_mhsa_ctlz_30_30_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_15ns_30_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_15ns_30_1_1
INFO-FLOW: Found component kernel_mhsa_mul_22ns_22ns_44_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_22ns_22ns_44_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_14ns_29_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_14ns_29_1_1
INFO-FLOW: Found component kernel_mhsa_mul_22ns_21s_43_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_22ns_21s_43_1_1
INFO-FLOW: Found component kernel_mhsa_mul_15ns_13s_28_1_1.
INFO-FLOW: Append model kernel_mhsa_mul_15ns_13s_28_1_1
INFO-FLOW: Found component kernel_mhsa_ctlz_32_32_1_1.
INFO-FLOW: Append model kernel_mhsa_ctlz_32_32_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_17_3_1_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_17_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_17_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoPE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO-FLOW: Handling components in module [RoPE_1_Pipeline_VITIS_LOOP_16_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RoPE_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_17_3_32_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_CACHE_STORE_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_att_0_wr_proc_Pipeline_Q_LOAD] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_softmax] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.
INFO-FLOW: Append model kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: Found component kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Block_entry_att_0_wr_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [Block_entry_xb_0_wr_proc_Pipeline_XB_INIT] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_sparsemux_25_4_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_25_4_32_1_1
INFO-FLOW: Found component kernel_mhsa_sparsemux_33_6_32_1_1.
INFO-FLOW: Append model kernel_mhsa_sparsemux_33_6_32_1_1
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Block_entry_xb_0_wr_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_vec_8] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_9] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_10] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_1_Loop_VITIS_LOOP_113_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d128_A_x1.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d128_A_x1
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d256_A_x1.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d256_A_x1
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d64_A_x1.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d64_A_x1
INFO-FLOW: Found component kernel_mhsa_start_for_compute_vec_mat_10_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_compute_vec_mat_10_U0
INFO-FLOW: Found component kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0.
INFO-FLOW: Append model kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: Handling components in module [Loop_OUTPUT_WRITE_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_flow_control_loop_pipe.
INFO-FLOW: Append model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: Handling components in module [kernel_mhsa] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
INFO-FLOW: Found component kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore.
INFO-FLOW: Append model kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore
INFO-FLOW: Found component kernel_mhsa_out_q_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model kernel_mhsa_out_q_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component kernel_mhsa_out_q_rope_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_out_q_rope_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_mhsa_att_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model kernel_mhsa_att_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component kernel_mhsa_att_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_mhsa_att_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d7_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d7_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d4_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d4_S
INFO-FLOW: Found component kernel_mhsa_fifo_w33_d4_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w33_d4_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d4_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d4_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d2_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d2_S
INFO-FLOW: Found component kernel_mhsa_fifo_w64_d3_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: Found component kernel_mhsa_fifo_w33_d2_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w33_d2_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d2_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d2_S
INFO-FLOW: Found component kernel_mhsa_fifo_w32_d2_S.
INFO-FLOW: Append model kernel_mhsa_fifo_w32_d2_S
INFO-FLOW: Found component kernel_mhsa_gmem0_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem0_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem1_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem1_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem5_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem5_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem6_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem6_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem7_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem7_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem2_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem2_m_axi
INFO-FLOW: Found component kernel_mhsa_gmem3_m_axi.
INFO-FLOW: Append model kernel_mhsa_gmem3_m_axi
INFO-FLOW: Found component kernel_mhsa_control_s_axi.
INFO-FLOW: Append model kernel_mhsa_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_vec
INFO-FLOW: Append model load_mat_burst
INFO-FLOW: Append model compute_vec_mat_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: Append model compute_vec_mat
INFO-FLOW: Append model matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: Append model matmul_216_218_1_1
INFO-FLOW: Append model load_vec_2
INFO-FLOW: Append model load_mat_burst_3
INFO-FLOW: Append model compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: Append model compute_vec_mat_4
INFO-FLOW: Append model matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: Append model matmul_216_219_1
INFO-FLOW: Append model load_vec_5
INFO-FLOW: Append model load_mat_burst_6
INFO-FLOW: Append model compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: Append model compute_vec_mat_7
INFO-FLOW: Append model matmul_216_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: Append model matmul_216_1
INFO-FLOW: Append model Block_entry_gmem0_rd_proc
INFO-FLOW: Append model pow_generic_float_s
INFO-FLOW: Append model RoPE_Pipeline_VITIS_LOOP_16_1
INFO-FLOW: Append model RoPE
INFO-FLOW: Append model RoPE_1_Pipeline_VITIS_LOOP_16_1
INFO-FLOW: Append model RoPE_1
INFO-FLOW: Append model Block_entry_proc
INFO-FLOW: Append model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE
INFO-FLOW: Append model Loop_CACHE_STORE_proc
INFO-FLOW: Append model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: Append model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2
INFO-FLOW: Append model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD
INFO-FLOW: Append model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE
INFO-FLOW: Append model kernel_softmax
INFO-FLOW: Append model Block_entry_att_0_wr_proc
INFO-FLOW: Append model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT
INFO-FLOW: Append model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3
INFO-FLOW: Append model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: Append model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: Append model Block_entry_xb_0_wr_proc
INFO-FLOW: Append model load_vec_8
INFO-FLOW: Append model load_mat_burst_9
INFO-FLOW: Append model compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: Append model compute_vec_mat_10
INFO-FLOW: Append model matmul_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: Append model matmul_1
INFO-FLOW: Append model Loop_OUTPUT_WRITE_proc
INFO-FLOW: Append model kernel_mhsa
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_mhsa_flow_control_loop_pipe kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W kernel_mhsa_flow_control_loop_pipe kernel_mhsa_fifo_w32_d128_A kernel_mhsa_fifo_w32_d256_A kernel_mhsa_fifo_w32_d64_A kernel_mhsa_start_for_compute_vec_mat_U0 kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0 kernel_mhsa_flow_control_loop_pipe kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe kernel_mhsa_fifo_w32_d128_A_x kernel_mhsa_fifo_w32_d256_A_x kernel_mhsa_fifo_w32_d64_A_x kernel_mhsa_start_for_compute_vec_mat_4_U0 kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0 kernel_mhsa_flow_control_loop_pipe kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe kernel_mhsa_fifo_w32_d128_A_x0 kernel_mhsa_fifo_w32_d256_A_x0 kernel_mhsa_fifo_w32_d64_A_x0 kernel_mhsa_start_for_compute_vec_mat_7_U0 kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0 kernel_mhsa_mul_10s_36s_36_1_1 kernel_mhsa_mul_25s_39ns_63_1_1 kernel_mhsa_sparsemux_11_4_32_1_1 kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1 kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1 kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_sitofp_32ns_32_3_no_dsp_1 kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 kernel_mhsa_mul_29ns_28ns_57_2_1 kernel_mhsa_mul_80s_24ns_80_2_1 kernel_mhsa_ctlz_30_30_1_1 kernel_mhsa_mul_15ns_15ns_30_1_1 kernel_mhsa_mul_22ns_22ns_44_1_1 kernel_mhsa_mul_15ns_14ns_29_1_1 kernel_mhsa_mul_22ns_21s_43_1_1 kernel_mhsa_mul_15ns_13s_28_1_1 kernel_mhsa_ctlz_32_32_1_1 kernel_mhsa_sparsemux_33_4_1_1_1 kernel_mhsa_sparsemux_33_4_1_1_1 kernel_mhsa_sparsemux_17_3_1_1_1 kernel_mhsa_sparsemux_17_4_32_1_1 kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_sparsemux_17_3_32_1_1 kernel_mhsa_sparsemux_33_4_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1 kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1 kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1 kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1 kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_sparsemux_25_4_32_1_1 kernel_mhsa_sparsemux_33_6_32_1_1 kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W kernel_mhsa_flow_control_loop_pipe kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe_sequential_init kernel_mhsa_flow_control_loop_pipe kernel_mhsa_fifo_w32_d128_A_x1 kernel_mhsa_fifo_w32_d256_A_x1 kernel_mhsa_fifo_w32_d64_A_x1 kernel_mhsa_start_for_compute_vec_mat_10_U0 kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0 kernel_mhsa_flow_control_loop_pipe kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore kernel_mhsa_out_q_RAM_2P_BRAM_1R1W kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore kernel_mhsa_out_q_rope_RAM_AUTO_1R1W kernel_mhsa_att_RAM_AUTO_1R1W_memcore kernel_mhsa_att_RAM_AUTO_1R1W kernel_mhsa_fifo_w32_d3_S kernel_mhsa_fifo_w32_d3_S kernel_mhsa_fifo_w64_d7_S kernel_mhsa_fifo_w32_d3_S kernel_mhsa_fifo_w64_d3_S kernel_mhsa_fifo_w64_d3_S kernel_mhsa_fifo_w64_d3_S kernel_mhsa_fifo_w64_d3_S kernel_mhsa_fifo_w32_d4_S kernel_mhsa_fifo_w33_d4_S kernel_mhsa_fifo_w32_d4_S kernel_mhsa_fifo_w64_d2_S kernel_mhsa_fifo_w64_d3_S kernel_mhsa_fifo_w33_d2_S kernel_mhsa_fifo_w32_d2_S kernel_mhsa_fifo_w32_d2_S kernel_mhsa_gmem0_m_axi kernel_mhsa_gmem1_m_axi kernel_mhsa_gmem5_m_axi kernel_mhsa_gmem6_m_axi kernel_mhsa_gmem7_m_axi kernel_mhsa_gmem2_m_axi kernel_mhsa_gmem3_m_axi kernel_mhsa_control_s_axi entry_proc load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc matmul_216_218_1_1 load_vec_2 load_mat_burst_3 compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat_4 matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc matmul_216_219_1 load_vec_5 load_mat_burst_6 compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat_7 matmul_216_1_Loop_VITIS_LOOP_113_1_proc matmul_216_1 Block_entry_gmem0_rd_proc pow_generic_float_s RoPE_Pipeline_VITIS_LOOP_16_1 RoPE RoPE_1_Pipeline_VITIS_LOOP_16_1 RoPE_1 Block_entry_proc Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Loop_CACHE_STORE_proc Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE kernel_softmax Block_entry_att_0_wr_proc Block_entry_xb_0_wr_proc_Pipeline_XB_INIT Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK Block_entry_xb_0_wr_proc load_vec_8 load_mat_burst_9 compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 compute_vec_mat_10 matmul_1_Loop_VITIS_LOOP_113_1_proc matmul_1 Loop_OUTPUT_WRITE_proc kernel_mhsa
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d128_A
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d256_A
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A
INFO-FLOW: To file: write model kernel_mhsa_start_for_compute_vec_mat_U0
INFO-FLOW: To file: write model kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d128_A_x
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d256_A_x
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A_x
INFO-FLOW: To file: write model kernel_mhsa_start_for_compute_vec_mat_4_U0
INFO-FLOW: To file: write model kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d128_A_x0
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d256_A_x0
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A_x0
INFO-FLOW: To file: write model kernel_mhsa_start_for_compute_vec_mat_7_U0
INFO-FLOW: To file: write model kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: To file: write model kernel_mhsa_mul_10s_36s_36_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_25s_39ns_63_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_11_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: To file: write model kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: To file: write model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
INFO-FLOW: To file: write model kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_mul_29ns_28ns_57_2_1
INFO-FLOW: To file: write model kernel_mhsa_mul_80s_24ns_80_2_1
INFO-FLOW: To file: write model kernel_mhsa_ctlz_30_30_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_15ns_30_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_22ns_22ns_44_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_14ns_29_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_22ns_21s_43_1_1
INFO-FLOW: To file: write model kernel_mhsa_mul_15ns_13s_28_1_1
INFO-FLOW: To file: write model kernel_mhsa_ctlz_32_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_17_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: To file: write model kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_25_4_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_sparsemux_33_6_32_1_1
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d128_A_x1
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d256_A_x1
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d64_A_x1
INFO-FLOW: To file: write model kernel_mhsa_start_for_compute_vec_mat_10_U0
INFO-FLOW: To file: write model kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0
INFO-FLOW: To file: write model kernel_mhsa_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model kernel_mhsa_out_q_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model kernel_mhsa_out_q_rope_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_att_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model kernel_mhsa_att_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d7_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d4_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w33_d4_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d4_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w64_d3_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w33_d2_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel_mhsa_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel_mhsa_gmem0_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem1_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem5_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem6_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem7_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem2_m_axi
INFO-FLOW: To file: write model kernel_mhsa_gmem3_m_axi
INFO-FLOW: To file: write model kernel_mhsa_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_vec
INFO-FLOW: To file: write model load_mat_burst
INFO-FLOW: To file: write model compute_vec_mat_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: To file: write model compute_vec_mat
INFO-FLOW: To file: write model matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: To file: write model matmul_216_218_1_1
INFO-FLOW: To file: write model load_vec_2
INFO-FLOW: To file: write model load_mat_burst_3
INFO-FLOW: To file: write model compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: To file: write model compute_vec_mat_4
INFO-FLOW: To file: write model matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: To file: write model matmul_216_219_1
INFO-FLOW: To file: write model load_vec_5
INFO-FLOW: To file: write model load_mat_burst_6
INFO-FLOW: To file: write model compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: To file: write model compute_vec_mat_7
INFO-FLOW: To file: write model matmul_216_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: To file: write model matmul_216_1
INFO-FLOW: To file: write model Block_entry_gmem0_rd_proc
INFO-FLOW: To file: write model pow_generic_float_s
INFO-FLOW: To file: write model RoPE_Pipeline_VITIS_LOOP_16_1
INFO-FLOW: To file: write model RoPE
INFO-FLOW: To file: write model RoPE_1_Pipeline_VITIS_LOOP_16_1
INFO-FLOW: To file: write model RoPE_1
INFO-FLOW: To file: write model Block_entry_proc
INFO-FLOW: To file: write model Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE
INFO-FLOW: To file: write model Loop_CACHE_STORE_proc
INFO-FLOW: To file: write model Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: To file: write model Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2
INFO-FLOW: To file: write model Block_entry_att_0_wr_proc_Pipeline_Q_LOAD
INFO-FLOW: To file: write model Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE
INFO-FLOW: To file: write model kernel_softmax
INFO-FLOW: To file: write model Block_entry_att_0_wr_proc
INFO-FLOW: To file: write model Block_entry_xb_0_wr_proc_Pipeline_XB_INIT
INFO-FLOW: To file: write model Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3
INFO-FLOW: To file: write model Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: To file: write model Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: To file: write model Block_entry_xb_0_wr_proc
INFO-FLOW: To file: write model load_vec_8
INFO-FLOW: To file: write model load_mat_burst_9
INFO-FLOW: To file: write model compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
INFO-FLOW: To file: write model compute_vec_mat_10
INFO-FLOW: To file: write model matmul_1_Loop_VITIS_LOOP_113_1_proc
INFO-FLOW: To file: write model matmul_1
INFO-FLOW: To file: write model Loop_OUTPUT_WRITE_proc
INFO-FLOW: To file: write model kernel_mhsa
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/vlog' tclDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db' modelList='kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A
kernel_mhsa_fifo_w32_d256_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_start_for_compute_vec_mat_U0
kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x
kernel_mhsa_fifo_w32_d256_A_x
kernel_mhsa_fifo_w32_d64_A_x
kernel_mhsa_start_for_compute_vec_mat_4_U0
kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x0
kernel_mhsa_fifo_w32_d256_A_x0
kernel_mhsa_fifo_w32_d64_A_x0
kernel_mhsa_start_for_compute_vec_mat_7_U0
kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_mul_10s_36s_36_1_1
kernel_mhsa_mul_25s_39ns_63_1_1
kernel_mhsa_sparsemux_11_4_32_1_1
kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_mul_29ns_28ns_57_2_1
kernel_mhsa_mul_80s_24ns_80_2_1
kernel_mhsa_ctlz_30_30_1_1
kernel_mhsa_mul_15ns_15ns_30_1_1
kernel_mhsa_mul_22ns_22ns_44_1_1
kernel_mhsa_mul_15ns_14ns_29_1_1
kernel_mhsa_mul_22ns_21s_43_1_1
kernel_mhsa_mul_15ns_13s_28_1_1
kernel_mhsa_ctlz_32_32_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_17_3_1_1_1
kernel_mhsa_sparsemux_17_4_32_1_1
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_17_3_32_1_1
kernel_mhsa_sparsemux_33_4_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_25_4_32_1_1
kernel_mhsa_sparsemux_33_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x1
kernel_mhsa_fifo_w32_d256_A_x1
kernel_mhsa_fifo_w32_d64_A_x1
kernel_mhsa_start_for_compute_vec_mat_10_U0
kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore
kernel_mhsa_out_q_RAM_2P_BRAM_1R1W
kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore
kernel_mhsa_out_q_rope_RAM_AUTO_1R1W
kernel_mhsa_att_RAM_AUTO_1R1W_memcore
kernel_mhsa_att_RAM_AUTO_1R1W
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w64_d7_S
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w32_d4_S
kernel_mhsa_fifo_w33_d4_S
kernel_mhsa_fifo_w32_d4_S
kernel_mhsa_fifo_w64_d2_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w33_d2_S
kernel_mhsa_fifo_w32_d2_S
kernel_mhsa_fifo_w32_d2_S
kernel_mhsa_gmem0_m_axi
kernel_mhsa_gmem1_m_axi
kernel_mhsa_gmem5_m_axi
kernel_mhsa_gmem6_m_axi
kernel_mhsa_gmem7_m_axi
kernel_mhsa_gmem2_m_axi
kernel_mhsa_gmem3_m_axi
kernel_mhsa_control_s_axi
entry_proc
load_vec
load_mat_burst
compute_vec_mat_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat
matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_218_1_1
load_vec_2
load_mat_burst_3
compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_4
matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_219_1
load_vec_5
load_mat_burst_6
compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_7
matmul_216_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_1
Block_entry_gmem0_rd_proc
pow_generic_float_s
RoPE_Pipeline_VITIS_LOOP_16_1
RoPE
RoPE_1_Pipeline_VITIS_LOOP_16_1
RoPE_1
Block_entry_proc
Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE
Loop_CACHE_STORE_proc
Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1
Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2
Block_entry_att_0_wr_proc_Pipeline_Q_LOAD
Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE
kernel_softmax
Block_entry_att_0_wr_proc
Block_entry_xb_0_wr_proc_Pipeline_XB_INIT
Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3
Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK
Block_entry_xb_0_wr_proc
load_vec_8
load_mat_burst_9
compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_10
matmul_1_Loop_VITIS_LOOP_113_1_proc
matmul_1
Loop_OUTPUT_WRITE_proc
kernel_mhsa
' expOnly='0'
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 20.976 seconds; current allocated memory: 1.415 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_mhsa_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name Block_entry_gmem0_rd_proc
INFO-FLOW: No bind nodes found for module_name Loop_CACHE_STORE_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A
kernel_mhsa_fifo_w32_d256_A
kernel_mhsa_fifo_w32_d64_A
kernel_mhsa_start_for_compute_vec_mat_U0
kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x
kernel_mhsa_fifo_w32_d256_A_x
kernel_mhsa_fifo_w32_d64_A_x
kernel_mhsa_start_for_compute_vec_mat_4_U0
kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x0
kernel_mhsa_fifo_w32_d256_A_x0
kernel_mhsa_fifo_w32_d64_A_x0
kernel_mhsa_start_for_compute_vec_mat_7_U0
kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_mul_10s_36s_36_1_1
kernel_mhsa_mul_25s_39ns_63_1_1
kernel_mhsa_sparsemux_11_4_32_1_1
kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1
kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_sitofp_32ns_32_3_no_dsp_1
kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
kernel_mhsa_mul_29ns_28ns_57_2_1
kernel_mhsa_mul_80s_24ns_80_2_1
kernel_mhsa_ctlz_30_30_1_1
kernel_mhsa_mul_15ns_15ns_30_1_1
kernel_mhsa_mul_22ns_22ns_44_1_1
kernel_mhsa_mul_15ns_14ns_29_1_1
kernel_mhsa_mul_22ns_21s_43_1_1
kernel_mhsa_mul_15ns_13s_28_1_1
kernel_mhsa_ctlz_32_32_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_33_4_1_1_1
kernel_mhsa_sparsemux_17_3_1_1_1
kernel_mhsa_sparsemux_17_4_32_1_1
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_17_3_32_1_1
kernel_mhsa_sparsemux_33_4_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x
kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1
kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1
kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1
kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W
kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_sparsemux_25_4_32_1_1
kernel_mhsa_sparsemux_33_6_32_1_1
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe_sequential_init
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_fifo_w32_d128_A_x1
kernel_mhsa_fifo_w32_d256_A_x1
kernel_mhsa_fifo_w32_d64_A_x1
kernel_mhsa_start_for_compute_vec_mat_10_U0
kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0
kernel_mhsa_flow_control_loop_pipe
kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore
kernel_mhsa_out_q_RAM_2P_BRAM_1R1W
kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore
kernel_mhsa_out_q_rope_RAM_AUTO_1R1W
kernel_mhsa_att_RAM_AUTO_1R1W_memcore
kernel_mhsa_att_RAM_AUTO_1R1W
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w64_d7_S
kernel_mhsa_fifo_w32_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w32_d4_S
kernel_mhsa_fifo_w33_d4_S
kernel_mhsa_fifo_w32_d4_S
kernel_mhsa_fifo_w64_d2_S
kernel_mhsa_fifo_w64_d3_S
kernel_mhsa_fifo_w33_d2_S
kernel_mhsa_fifo_w32_d2_S
kernel_mhsa_fifo_w32_d2_S
kernel_mhsa_gmem0_m_axi
kernel_mhsa_gmem1_m_axi
kernel_mhsa_gmem5_m_axi
kernel_mhsa_gmem6_m_axi
kernel_mhsa_gmem7_m_axi
kernel_mhsa_gmem2_m_axi
kernel_mhsa_gmem3_m_axi
kernel_mhsa_control_s_axi
entry_proc
load_vec
load_mat_burst
compute_vec_mat_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat
matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_218_1_1
load_vec_2
load_mat_burst_3
compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_4
matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_219_1
load_vec_5
load_mat_burst_6
compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_7
matmul_216_1_Loop_VITIS_LOOP_113_1_proc
matmul_216_1
Block_entry_gmem0_rd_proc
pow_generic_float_s
RoPE_Pipeline_VITIS_LOOP_16_1
RoPE
RoPE_1_Pipeline_VITIS_LOOP_16_1
RoPE_1
Block_entry_proc
Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE
Loop_CACHE_STORE_proc
Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1
Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2
Block_entry_att_0_wr_proc_Pipeline_Q_LOAD
Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE
kernel_softmax
Block_entry_att_0_wr_proc
Block_entry_xb_0_wr_proc_Pipeline_XB_INIT
Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3
Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK
Block_entry_xb_0_wr_proc
load_vec_8
load_mat_burst_9
compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4
compute_vec_mat_10
matmul_1_Loop_VITIS_LOOP_113_1_proc
matmul_1
Loop_OUTPUT_WRITE_proc
kernel_mhsa
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.rtl_wrap.cfg.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_218_1_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_219_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_5.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_6.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_7.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1_Loop_VITIS_LOOP_113_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_216_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_gmem0_rd_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/pow_generic_float_s.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_Pipeline_VITIS_LOOP_16_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1_Pipeline_VITIS_LOOP_16_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/RoPE_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_CACHE_STORE_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_softmax.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_att_0_wr_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Block_entry_xb_0_wr_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_vec_8.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/load_mat_burst_9.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/compute_vec_mat_10.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_113_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/matmul_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/Loop_OUTPUT_WRITE_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/kernel_mhsa.constraint.tcl 
Execute         sc_get_clocks kernel_mhsa 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/impl/misc/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem7_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem7 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST kernel_mhsa MODULE2INSTS {kernel_mhsa kernel_mhsa entry_proc entry_proc_U0 Block_entry_gmem0_rd_proc Block_entry_gmem0_rd_proc_U0 matmul_216_218_1_1 grp_matmul_216_218_1_1_fu_176 load_vec load_vec_U0 load_mat_burst load_mat_burst_U0 compute_vec_mat compute_vec_mat_U0 compute_vec_mat_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_216_219_1 grp_matmul_216_219_1_fu_220 load_vec_2 load_vec_2_U0 load_mat_burst_3 load_mat_burst_3_U0 compute_vec_mat_4 compute_vec_mat_4_U0 compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_216_1 grp_matmul_216_1_fu_263 load_vec_5 load_vec_5_U0 load_mat_burst_6 load_mat_burst_6_U0 compute_vec_mat_7 compute_vec_mat_7_U0 compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 matmul_216_1_Loop_VITIS_LOOP_113_1_proc matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0 Block_entry_proc Block_entry_proc_U0 RoPE RoPE_U0 RoPE_Pipeline_VITIS_LOOP_16_1 grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102 pow_generic_float_s {grp_pow_generic_float_s_fu_749 grp_pow_generic_float_s_fu_763} RoPE_1 RoPE_1_U0 RoPE_1_Pipeline_VITIS_LOOP_16_1 grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104 Loop_CACHE_STORE_proc Loop_CACHE_STORE_proc_U0 Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182 Block_entry_att_0_wr_proc Block_entry_att_0_wr_proc_U0 Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563 Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648 kernel_softmax grp_kernel_softmax_fu_750 Block_entry_xb_0_wr_proc Block_entry_xb_0_wr_proc_U0 Block_entry_xb_0_wr_proc_Pipeline_XB_INIT grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236 Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289 Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391 matmul_1 matmul_1_U0 load_vec_8 load_vec_8_U0 load_mat_burst_9 load_mat_burst_9_U0 compute_vec_mat_10 compute_vec_mat_10_U0 compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 matmul_1_Loop_VITIS_LOOP_113_1_proc matmul_1_Loop_VITIS_LOOP_113_1_proc_U0 Loop_OUTPUT_WRITE_proc Loop_OUTPUT_WRITE_proc_U0} INST2MODULE {kernel_mhsa kernel_mhsa entry_proc_U0 entry_proc Block_entry_gmem0_rd_proc_U0 Block_entry_gmem0_rd_proc grp_matmul_216_218_1_1_fu_176 matmul_216_218_1_1 load_vec_U0 load_vec load_mat_burst_U0 load_mat_burst compute_vec_mat_U0 compute_vec_mat grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc grp_matmul_216_219_1_fu_220 matmul_216_219_1 load_vec_2_U0 load_vec_2 load_mat_burst_3_U0 load_mat_burst_3 compute_vec_mat_4_U0 compute_vec_mat_4 grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc grp_matmul_216_1_fu_263 matmul_216_1 load_vec_5_U0 load_vec_5 load_mat_burst_6_U0 load_mat_burst_6 compute_vec_mat_7_U0 compute_vec_mat_7 grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_216_1_Loop_VITIS_LOOP_113_1_proc Block_entry_proc_U0 Block_entry_proc RoPE_U0 RoPE grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102 RoPE_Pipeline_VITIS_LOOP_16_1 grp_pow_generic_float_s_fu_749 pow_generic_float_s RoPE_1_U0 RoPE_1 grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104 RoPE_1_Pipeline_VITIS_LOOP_16_1 grp_pow_generic_float_s_fu_763 pow_generic_float_s Loop_CACHE_STORE_proc_U0 Loop_CACHE_STORE_proc grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182 Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE Block_entry_att_0_wr_proc_U0 Block_entry_att_0_wr_proc grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516 Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546 Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563 Block_entry_att_0_wr_proc_Pipeline_Q_LOAD grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648 Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE grp_kernel_softmax_fu_750 kernel_softmax Block_entry_xb_0_wr_proc_U0 Block_entry_xb_0_wr_proc grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236 Block_entry_xb_0_wr_proc_Pipeline_XB_INIT grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272 Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289 Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391 Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK matmul_1_U0 matmul_1 load_vec_8_U0 load_vec_8 load_mat_burst_9_U0 load_mat_burst_9 compute_vec_mat_10_U0 compute_vec_mat_10 grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 matmul_1_Loop_VITIS_LOOP_113_1_proc_U0 matmul_1_Loop_VITIS_LOOP_113_1_proc Loop_OUTPUT_WRITE_proc_U0 Loop_OUTPUT_WRITE_proc} INSTDATA {kernel_mhsa {DEPTH 1 CHILDREN {entry_proc_U0 Block_entry_gmem0_rd_proc_U0 Block_entry_proc_U0 RoPE_U0 RoPE_1_U0 Loop_CACHE_STORE_proc_U0 Block_entry_att_0_wr_proc_U0 Block_entry_xb_0_wr_proc_U0 matmul_1_U0 Loop_OUTPUT_WRITE_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry_gmem0_rd_proc_U0 {DEPTH 2 CHILDREN {grp_matmul_216_218_1_1_fu_176 grp_matmul_216_219_1_fu_220 grp_matmul_216_1_fu_263}} grp_matmul_216_218_1_1_fu_176 {DEPTH 3 CHILDREN {load_vec_U0 load_mat_burst_U0 compute_vec_mat_U0 matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0}} load_vec_U0 {DEPTH 4 CHILDREN {}} load_mat_burst_U0 {DEPTH 4 CHILDREN {}} compute_vec_mat_U0 {DEPTH 4 CHILDREN {grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134}} grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 5 CHILDREN {}} grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 {DEPTH 5 CHILDREN {}} matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0 {DEPTH 4 CHILDREN {}} grp_matmul_216_219_1_fu_220 {DEPTH 3 CHILDREN {load_vec_2_U0 load_mat_burst_3_U0 compute_vec_mat_4_U0 matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0}} load_vec_2_U0 {DEPTH 4 CHILDREN {}} load_mat_burst_3_U0 {DEPTH 4 CHILDREN {}} compute_vec_mat_4_U0 {DEPTH 4 CHILDREN {grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134}} grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 5 CHILDREN {}} grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 {DEPTH 5 CHILDREN {}} matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0 {DEPTH 4 CHILDREN {}} grp_matmul_216_1_fu_263 {DEPTH 3 CHILDREN {load_vec_5_U0 load_mat_burst_6_U0 compute_vec_mat_7_U0 matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0}} load_vec_5_U0 {DEPTH 4 CHILDREN {}} load_mat_burst_6_U0 {DEPTH 4 CHILDREN {}} compute_vec_mat_7_U0 {DEPTH 4 CHILDREN {grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134}} grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 5 CHILDREN {}} grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 {DEPTH 5 CHILDREN {}} matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0 {DEPTH 4 CHILDREN {}} Block_entry_proc_U0 {DEPTH 2 CHILDREN {}} RoPE_U0 {DEPTH 2 CHILDREN grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102} grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102 {DEPTH 3 CHILDREN grp_pow_generic_float_s_fu_749} grp_pow_generic_float_s_fu_749 {DEPTH 4 CHILDREN {}} RoPE_1_U0 {DEPTH 2 CHILDREN grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104} grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104 {DEPTH 3 CHILDREN grp_pow_generic_float_s_fu_763} grp_pow_generic_float_s_fu_763 {DEPTH 4 CHILDREN {}} Loop_CACHE_STORE_proc_U0 {DEPTH 2 CHILDREN grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182} grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182 {DEPTH 3 CHILDREN {}} Block_entry_att_0_wr_proc_U0 {DEPTH 2 CHILDREN {grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516 grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546 grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563 grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648 grp_kernel_softmax_fu_750}} grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516 {DEPTH 3 CHILDREN {}} grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546 {DEPTH 3 CHILDREN {}} grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563 {DEPTH 3 CHILDREN {}} grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648 {DEPTH 3 CHILDREN {}} grp_kernel_softmax_fu_750 {DEPTH 3 CHILDREN {}} Block_entry_xb_0_wr_proc_U0 {DEPTH 2 CHILDREN {grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236 grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272 grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289 grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391}} grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236 {DEPTH 3 CHILDREN {}} grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272 {DEPTH 3 CHILDREN {}} grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289 {DEPTH 3 CHILDREN {}} grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391 {DEPTH 3 CHILDREN {}} matmul_1_U0 {DEPTH 2 CHILDREN {load_vec_8_U0 load_mat_burst_9_U0 compute_vec_mat_10_U0 matmul_1_Loop_VITIS_LOOP_113_1_proc_U0}} load_vec_8_U0 {DEPTH 3 CHILDREN {}} load_mat_burst_9_U0 {DEPTH 3 CHILDREN {}} compute_vec_mat_10_U0 {DEPTH 3 CHILDREN {grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134}} grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 4 CHILDREN {}} grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134 {DEPTH 4 CHILDREN {}} matmul_1_Loop_VITIS_LOOP_113_1_proc_U0 {DEPTH 3 CHILDREN {}} Loop_OUTPUT_WRITE_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {load_vec {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_138_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_156_p2 SOURCE kernel_MatMul.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_200_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_4_fu_214_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_219_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_225_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_204_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_210_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_4_fu_218_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_4_fu_224_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_252_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_314_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_115_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_115 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_116_fu_371_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_116 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_117_fu_401_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_117 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_118_fu_411_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_118 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_119_fu_430_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_119 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_120_fu_460_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_120 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_121_fu_470_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_121 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_122_fu_486_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_122 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_123_fu_516_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_123 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_124_fu_525_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_124 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_125_fu_541_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_125 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_126_fu_578_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_126 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_127_fu_594_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_127 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_128_fu_624_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_128 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_129_fu_639_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_129 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_130_fu_669_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_130 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_131_fu_684_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_131 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_132_fu_714_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_132 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_133_fu_729_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_133 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_134_fu_774_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_134 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_135_fu_793_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_135 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_136_fu_823_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_136 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_137_fu_833_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_137 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_138_fu_849_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_138 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_139_fu_879_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_139 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_140_fu_888_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_140 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_141_fu_904_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_141 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_142_fu_934_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_142 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_143_fu_943_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_143 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_144_fu_962_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_144 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_145_fu_1007_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_145 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_146_fu_1056_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_146 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_147_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_147 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_148_fu_1025_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_148 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_149_fu_1097_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_149 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_150_fu_1030_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_150 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_151_fu_1040_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_151 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_152_fu_1133_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_152 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_278_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_fu_528_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_2_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_3_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_4_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_5_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_6_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_7_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_8_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_9_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_10_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_11_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_12_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_13_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_14_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_15_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_16_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_636_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_1_fu_642_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U27 SOURCE kernel_MatMul.cpp:77 VARIABLE result_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_403_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_409_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_216_218_1_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:98 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} load_vec_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_138_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_156_p2 SOURCE kernel_MatMul.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_200_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_3_fu_214_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_219_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_225_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_204_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_210_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_218_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_3_fu_224_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_252_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_314_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_77_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_77 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_78_fu_371_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_78 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_79_fu_401_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_79 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_80_fu_411_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_80 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_81_fu_430_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_81 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_82_fu_460_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_82 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_83_fu_470_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_83 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_84_fu_486_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_84 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_85_fu_516_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_85 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_86_fu_525_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_86 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_87_fu_541_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_87 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_88_fu_578_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_88 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_89_fu_594_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_89 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_90_fu_624_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_90 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_91_fu_639_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_91 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_92_fu_669_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_92 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_93_fu_684_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_93 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_94_fu_714_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_94 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_95_fu_729_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_95 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_96_fu_774_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_96 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_97_fu_793_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_97 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_98_fu_823_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_98 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_99_fu_833_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_99 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_100_fu_849_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_100 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_101_fu_879_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_101 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_102_fu_888_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_102 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_103_fu_904_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_103 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_104_fu_934_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_104 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_105_fu_943_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_105 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_106_fu_962_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_106 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_107_fu_1007_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_107 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_108_fu_1056_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_108 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_109_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_109 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_110_fu_1025_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_110 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_111_fu_1097_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_111 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_112_fu_1030_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_112 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_113_fu_1040_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_113 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_114_fu_1133_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_114 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_278_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_fu_528_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_17_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_18_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_19_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_20_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_21_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_22_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_22 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_23_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_23 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_24_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_24 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_25_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_25 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_26_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_26 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_27_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_27 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_28_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_28 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_29_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_29 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_30_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_30 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_31_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_32_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_29 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_30 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_636_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_2_fu_642_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U118 SOURCE kernel_MatMul.cpp:77 VARIABLE result_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_4 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_403_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_409_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_216_219_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:98 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} load_vec_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_138_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_156_p2 SOURCE kernel_MatMul.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_200_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_214_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_219_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_225_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_204_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_210_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_218_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_2_fu_224_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_252_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_314_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_39_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_39 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_40_fu_371_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_40 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_41_fu_401_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_41 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_42_fu_411_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_42 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_43_fu_430_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_43 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_44_fu_460_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_44 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_45_fu_470_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_45 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_46_fu_486_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_46 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_47_fu_516_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_47 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_48_fu_525_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_48 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_49_fu_541_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_49 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_50_fu_578_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_50 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_51_fu_594_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_51 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_52_fu_624_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_52 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_53_fu_639_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_53 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_54_fu_669_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_54 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_55_fu_684_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_55 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_56_fu_714_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_56 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_57_fu_729_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_57 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_58_fu_774_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_58 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_59_fu_793_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_59 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_60_fu_823_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_60 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_61_fu_833_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_61 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_62_fu_849_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_62 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_879_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_64_fu_888_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_64 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_65_fu_904_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_65 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_66_fu_934_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_66 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_67_fu_943_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_67 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_68_fu_962_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_68 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_69_fu_1007_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_69 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_70_fu_1056_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_70 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_71_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_71 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_72_fu_1025_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_72 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_73_fu_1097_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_73 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_74_fu_1030_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_74 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_75_fu_1040_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_75 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_76_fu_1133_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_76 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_278_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_fu_528_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_2_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_3_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_4_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_5_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_6_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_7_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_8_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_9_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_10_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_11_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_12_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_13_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_14_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_15_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_16_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_22 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_23 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_24 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_25 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_26 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_27 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_28 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_636_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_1_fu_642_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U206 SOURCE kernel_MatMul.cpp:77 VARIABLE result_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_7 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_216_1_Loop_VITIS_LOOP_113_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_403_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_409_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_216_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:98 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} pow_generic_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_277_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_287_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_292_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_236_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_297_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_242_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_302_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_307_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE select_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln413_fu_731_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE xor_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_736_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_260_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_266_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_39ns_63_1_1_U328 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_333_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_360_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_374_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_380_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_394_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_508_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_513_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_518_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_404_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_410_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_423_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_429_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_435_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_2_fu_442_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U330 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U330 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_561_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_567_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_573_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_581_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_36s_36_1_1_U327 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_611_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_664_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160} VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_706_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U331 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U331 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE zext_ln616_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U331 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_719_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_747_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_fu_497_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_1_fu_525_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_753_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_2_fu_767_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_773_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p6 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE select_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_804_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_816_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln378_fu_838_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE xor_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_843_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_849_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_854_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_859_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_864_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_870_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_876_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_882_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_888_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln645_fu_894_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_900_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_906_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_32_1_1_U329 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE UnifiedRetVal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {27 512 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 6 BRAM 1 URAM 0}} RoPE_Pipeline_VITIS_LOOP_16_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U345 SOURCE kernel_Rope.cpp:19 VARIABLE conv1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U340 SOURCE kernel_Rope.cpp:19 VARIABLE mul LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U341 SOURCE kernel_Rope.cpp:19 VARIABLE y_assign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U342 SOURCE kernel_Rope.cpp:19 VARIABLE val LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_940_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_1088_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_1093_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_946_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_952_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_986_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_80s_24ns_80_2_1_U349 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468} VARIABLE h LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_fu_1055_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_1066_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_3_fu_1072_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_30_30_1_1_U350 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE Mx_zeros LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_1119_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_1128_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_1157_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_1162_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1175_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1181_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_1_fu_1187_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U351 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69} VARIABLE mul_ln69 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_22ns_44_1_1_U352 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73} VARIABLE mul_ln73 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_14ns_29_1_1_U353 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74} VARIABLE mul_ln74 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cos_result_fu_1479_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75} VARIABLE cos_result LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U354 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78} VARIABLE mul_ln78 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_13s_28_1_1_U355 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79} VARIABLE mul_ln79 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1445_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_1455_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_29ns_28ns_57_2_1_U348 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE mul_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U356 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U359 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1640_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1649_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_1_fu_1654_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_1_fu_1664_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_1670_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME newexp_2_fu_1681_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME significand_fu_1711_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE significand LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U357 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U358 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_2_fu_1725_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_1_fu_1734_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_4_fu_1739_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_3_fu_1748_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_5_fu_1753_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1601_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1784_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_502_fu_1813_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_502 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U360 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175} VARIABLE sin_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U361 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176} VARIABLE cos_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_1019_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_1_fu_1024_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_1029_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_1152_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE icmp_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln186_fu_1971_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE xor_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sin_results_sign_1_fu_1976_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_1982_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_1989_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE or_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_fu_1994_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_exp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_2_fu_2002_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_fu_2009_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sig LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_1_fu_2017_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sign_2_fu_2023_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_1_fu_2029_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_1_fu_2036_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln179_fu_2043_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE not_and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_2_fu_2048_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_3_fu_2054_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_503_fu_2061_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE empty_503 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_1_fu_2065_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_3_cast_fu_2073_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_3_cast LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_fu_2081_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U362 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE tmp_12 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_out_2_fu_2182_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE s_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_out_2_fu_2189_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE c_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U364 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_13 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U363 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_14 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U343 SOURCE kernel_Rope.cpp:22 VARIABLE mul7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmsub PRAGMA {} RTLNAME fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U347 SOURCE kernel_Rope.cpp:22 VARIABLE sub LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U344 SOURCE kernel_Rope.cpp:23 VARIABLE mul5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U346 SOURCE kernel_Rope.cpp:23 VARIABLE add LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_871_p2 SOURCE kernel_Rope.cpp:16 VARIABLE i LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_877_p2 SOURCE kernel_Rope.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_100_U SOURCE {} VARIABLE ref_4oPi_table_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K0_U SOURCE {} VARIABLE second_order_float_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K1_U SOURCE {} VARIABLE second_order_float_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K2_U SOURCE {} VARIABLE second_order_float_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {14 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K0_U SOURCE {} VARIABLE second_order_float_sin_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {29 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K1_U SOURCE {} VARIABLE second_order_float_sin_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K2_U SOURCE {} VARIABLE second_order_float_sin_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 26 BRAM 1 URAM 0}} RoPE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U413 SOURCE {} VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false}} AREA {DSP 26 BRAM 1 URAM 0}} RoPE_1_Pipeline_VITIS_LOOP_16_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U444 SOURCE kernel_Rope.cpp:19 VARIABLE conv1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U439 SOURCE kernel_Rope.cpp:19 VARIABLE mul LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U440 SOURCE kernel_Rope.cpp:19 VARIABLE y_assign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U441 SOURCE kernel_Rope.cpp:19 VARIABLE val LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_954_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_1102_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_1107_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_960_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_966_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_1000_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_80s_24ns_80_2_1_U448 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468} VARIABLE h LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_fu_1069_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_4_fu_1080_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_6_fu_1086_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_30_30_1_1_U449 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE Mx_zeros LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_1133_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_2_fu_1142_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_1171_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_1176_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1189_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1195_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_2_fu_1201_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U450 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69} VARIABLE mul_ln69 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_22ns_44_1_1_U451 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73} VARIABLE mul_ln73 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_14ns_29_1_1_U452 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74} VARIABLE mul_ln74 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cos_result_fu_1493_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75} VARIABLE cos_result LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U453 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78} VARIABLE mul_ln78 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_13s_28_1_1_U454 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79} VARIABLE mul_ln79 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1459_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_1469_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_29ns_28ns_57_2_1_U447 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE mul_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U455 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U458 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1654_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1663_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_6_fu_1668_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_1_fu_1678_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_1684_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME newexp_4_fu_1695_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME significand_fu_1725_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE significand LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U456 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U457 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_2_fu_1739_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_1_fu_1748_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_8_fu_1753_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_3_fu_1762_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_5_fu_1767_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1615_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1798_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_504_fu_1827_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U459 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175} VARIABLE sin_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U460 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176} VARIABLE cos_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_1033_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_1_fu_1038_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_1043_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_1166_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE icmp_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln186_fu_1985_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE xor_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sin_results_sign_3_fu_1990_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_1996_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_2003_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE or_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_fu_2008_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_exp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_5_fu_2016_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_fu_2023_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sig LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_3_fu_2031_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sign_2_fu_2037_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_1_fu_2043_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_1_fu_2050_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln179_fu_2057_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE not_and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_2_fu_2062_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_1_fu_2068_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_505_fu_2075_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE empty_505 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_2_fu_2079_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_cast_fu_2087_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1_cast LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_2_fu_2095_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U461 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE tmp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_out_4_fu_2196_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE s_out_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_out_4_fu_2203_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE c_out_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U463 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U462 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U442 SOURCE kernel_Rope.cpp:22 VARIABLE mul7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmsub PRAGMA {} RTLNAME fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446 SOURCE kernel_Rope.cpp:22 VARIABLE sub LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U443 SOURCE kernel_Rope.cpp:23 VARIABLE mul2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445 SOURCE kernel_Rope.cpp:23 VARIABLE add LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_885_p2 SOURCE kernel_Rope.cpp:16 VARIABLE i LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_891_p2 SOURCE kernel_Rope.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_1001_U SOURCE {} VARIABLE ref_4oPi_table_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K02_U SOURCE {} VARIABLE cos_K02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K13_U SOURCE {} VARIABLE cos_K13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K24_U SOURCE {} VARIABLE cos_K24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {14 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K05_U SOURCE {} VARIABLE sin_K05 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {29 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K16_U SOURCE {} VARIABLE sin_K16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K27_U SOURCE {} VARIABLE sin_K27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 26 BRAM 1 URAM 0}} RoPE_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_3_no_dsp_1_U489 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63} VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false}} AREA {DSP 26 BRAM 1 URAM 0}} Block_entry_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul7_loc_c2_0_fu_112_p2 SOURCE {} VARIABLE mul7_loc_c2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_157_p2 SOURCE kernel_MHSA.cpp:55 VARIABLE add_ln55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_162_p2 SOURCE kernel_MHSA.cpp:55 VARIABLE add_ln55_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_167_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE add_ln68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add126_out_0_fu_173_p2 SOURCE {} VARIABLE add126_out_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_548_p2 SOURCE kernel_MHSA.cpp:55 VARIABLE i LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U521 SOURCE kernel_MHSA.cpp:59 VARIABLE tmp LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U522 SOURCE kernel_MHSA.cpp:60 VARIABLE tmp_s LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_710_p2 SOURCE kernel_MHSA.cpp:55 VARIABLE icmp_ln55 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_278_p2 SOURCE kernel_MHSA.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_288_p2 SOURCE kernel_MHSA.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_291_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE add_ln83_2 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_297_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE icmp_ln83 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_313_p2 SOURCE kernel_MHSA.cpp:84 VARIABLE icmp_ln84 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_fu_319_p3 SOURCE kernel_MHSA.cpp:83 VARIABLE select_ln83 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_3_fu_327_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE add_ln83_3 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_1_fu_333_p3 SOURCE kernel_MHSA.cpp:83 VARIABLE select_ln83_1 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_341_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE first_iter_0 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_441_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE add_ln83_1 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_418_p2 SOURCE kernel_MHSA.cpp:84 VARIABLE add_ln84 LOOP LOAD_K_CACHE_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_att_0_wr_proc_Pipeline_Q_LOAD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1152_p2 SOURCE kernel_MHSA.cpp:90 VARIABLE add_ln90 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1158_p2 SOURCE kernel_MHSA.cpp:90 VARIABLE icmp_ln90 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1186_p2 SOURCE kernel_MHSA.cpp:92 VARIABLE add_ln92 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U613 SOURCE kernel_MHSA.cpp:92 VARIABLE q_head_local LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_1922_p2 SOURCE kernel_MHSA.cpp:95 VARIABLE add_ln95 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_1782_p2 SOURCE kernel_MHSA.cpp:95 VARIABLE icmp_ln95 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_1_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_1 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_2_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_2 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_3_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_3 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_4_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_4 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_5_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_5 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_6_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_6 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_7_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_7 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_8_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_8 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_9_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_9 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_10_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_10 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_11_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_11 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_12_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_12 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_13_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_13 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_14_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_14 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_15_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_15 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_16_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_16 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_17_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_17 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_18_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_18 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_19_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_19 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_20_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_20 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_21_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_21 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_22_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_22 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_23_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_23 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_24_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_24 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_25_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_25 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_26_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_26 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_27_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_27 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_28_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_28 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_29_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_29 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_30_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_30 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_31_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_31 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_32_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_32 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_33_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_33 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_34_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_34 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_35_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_35 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_36_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_36 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_37_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_37 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_38_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_38 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_39_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_39 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_40_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_40 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_41_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_41 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_42_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_42 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_43_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_43 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_44_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_44 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_45_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_45 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_46_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_46 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_47_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_47 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_48_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_48 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_49_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_49 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_50_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_50 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_51_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_51 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_52_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_52 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_53_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_53 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_54_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_54 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_55_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_55 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U695 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_56_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_56 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U696 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_57_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_57 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U697 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_58_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_58 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U698 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_59_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_59 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U699 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_60_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_60 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U700 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_61_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_61 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U701 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_62_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_62 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U702 SOURCE kernel_MHSA.cpp:103 VARIABLE mul102_63_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 SOURCE kernel_MHSA.cpp:103 VARIABLE dot_63 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U703 SOURCE kernel_MHSA.cpp:105 VARIABLE mul107_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 33 BRAM 0 URAM 0}} kernel_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME vec_local_U SOURCE kernel_Softmax.cpp:6 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_256_p2 SOURCE kernel_Softmax.cpp:9 VARIABLE add_ln9 LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln9_fu_266_p2 SOURCE kernel_Softmax.cpp:9 VARIABLE icmp_ln9 LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_296_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE icmp_ln16 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_fu_370_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_1_fu_376_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_fu_382_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_2_fu_388_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_3_fu_394_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_1_fu_400_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U795 SOURCE kernel_Softmax.cpp:20 VARIABLE tmp_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_fu_414_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_1_fu_420_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_3_fu_432_p3 SOURCE kernel_Softmax.cpp:20 VARIABLE max_val_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_310_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE add_ln16 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_1_fu_325_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE icmp_ln16_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_4_fu_474_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_4 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_5_fu_480_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_2_fu_486_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_6_fu_492_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_6 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_7_fu_498_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_3_fu_504_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U795 SOURCE kernel_Softmax.cpp:20 VARIABLE tmp_s LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_2_fu_517_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_3_fu_523_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_5_fu_529_p3 SOURCE kernel_Softmax.cpp:20 VARIABLE max_val_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_426_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE add_ln16_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_536_p2 SOURCE kernel_Softmax.cpp:26 VARIABLE add_ln26 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_546_p2 SOURCE kernel_Softmax.cpp:26 VARIABLE icmp_ln26 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_primitive_dsp_1_U792 SOURCE kernel_Softmax.cpp:30 VARIABLE sub LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL meddsp LATENCY 8 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_9_med_dsp_1_U796 SOURCE kernel_Softmax.cpp:30 VARIABLE tmp LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U793 SOURCE kernel_Softmax.cpp:31 VARIABLE sum_1 LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_586_p2 SOURCE kernel_Softmax.cpp:34 VARIABLE add_ln34 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln34_fu_596_p2 SOURCE kernel_Softmax.cpp:34 VARIABLE icmp_ln34 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U794 SOURCE kernel_Softmax.cpp:38 VARIABLE div LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true}} AREA {DSP 3 BRAM 2 URAM 0}} Block_entry_att_0_wr_proc {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_7_i_i_U SOURCE {} VARIABLE k_cache_local_7_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_6_i_i_U SOURCE {} VARIABLE k_cache_local_6_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_5_i_i_U SOURCE {} VARIABLE k_cache_local_5_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_4_i_i_U SOURCE {} VARIABLE k_cache_local_4_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_3_i_i_U SOURCE {} VARIABLE k_cache_local_3_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_2_i_i_U SOURCE {} VARIABLE k_cache_local_2_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_1_i_i_U SOURCE {} VARIABLE k_cache_local_1_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_0_i_i_U SOURCE {} VARIABLE k_cache_local_0_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln69_fu_778_p2 SOURCE kernel_MHSA.cpp:69 VARIABLE icmp_ln69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln69_fu_784_p3 SOURCE kernel_MHSA.cpp:69 VARIABLE select_ln69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_801_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE add_ln68 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_807_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE icmp_ln68 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_fu_825_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax_fu_831_p3 SOURCE {} VARIABLE umax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_858_p2 SOURCE kernel_MHSA.cpp:76 VARIABLE add_ln76 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_864_p2 SOURCE kernel_MHSA.cpp:76 VARIABLE icmp_ln76 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_882_p2 SOURCE kernel_MHSA.cpp:78 VARIABLE add_ln78 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_1164_p2 SOURCE kernel_MHSA.cpp:111 VARIABLE add_ln111 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_1170_p2 SOURCE kernel_MHSA.cpp:111 VARIABLE icmp_ln111 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 36 BRAM 66 URAM 0}} Block_entry_xb_0_wr_proc_Pipeline_XB_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_406_p2 SOURCE kernel_MHSA.cpp:117 VARIABLE add_ln117 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_fu_412_p2 SOURCE kernel_MHSA.cpp:117 VARIABLE icmp_ln117 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_2_fu_291_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE add_ln130_2 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_fu_297_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE icmp_ln130 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln131_fu_313_p2 SOURCE kernel_MHSA.cpp:131 VARIABLE icmp_ln131 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_fu_319_p3 SOURCE kernel_MHSA.cpp:130 VARIABLE select_ln130 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_3_fu_327_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE add_ln130_3 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln130_1_fu_333_p3 SOURCE kernel_MHSA.cpp:130 VARIABLE select_ln130_1 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_341_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE first_iter_0 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_1_fu_441_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE add_ln130_1 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_418_p2 SOURCE kernel_MHSA.cpp:131 VARIABLE add_ln131 LOOP LOAD_V_CACHE_VITIS_LOOP_131_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_1666_p2 SOURCE kernel_MHSA.cpp:142 VARIABLE add_ln142 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln142_fu_1672_p2 SOURCE kernel_MHSA.cpp:142 VARIABLE icmp_ln142 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_fu_1695_p3 SOURCE kernel_MHSA.cpp:145 VARIABLE select_ln145 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_1703_p2 SOURCE kernel_MHSA.cpp:142 VARIABLE add_ln142_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_fu_1709_p3 SOURCE kernel_MHSA.cpp:142 VARIABLE select_ln142 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U863 SOURCE kernel_MHSA.cpp:144 VARIABLE att_weight LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln148_fu_1759_p2 SOURCE kernel_MHSA.cpp:148 VARIABLE icmp_ln148 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_val_fu_1858_p3 SOURCE kernel_MHSA.cpp:148 VARIABLE v_val LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE kernel_MHSA.cpp:150 VARIABLE mul202_i_i_i LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U864 SOURCE kernel_MHSA.cpp:150 VARIABLE tmp LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U859 SOURCE kernel_MHSA.cpp:150 VARIABLE local_accum LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln148_fu_1865_p3 SOURCE kernel_MHSA.cpp:148 VARIABLE select_ln148 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE kernel_MHSA.cpp:150 VARIABLE mul202_1_i_i_i LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln148_1_fu_1968_p3 SOURCE kernel_MHSA.cpp:148 VARIABLE select_ln148_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U861 SOURCE kernel_MHSA.cpp:150 VARIABLE mul202_2_i_i_i LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_val_1_fu_1975_p3 SOURCE kernel_MHSA.cpp:148 VARIABLE v_val_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U862 SOURCE kernel_MHSA.cpp:150 VARIABLE mul202_3_i_i_i LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U865 SOURCE kernel_MHSA.cpp:150 VARIABLE tmp_s LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U860 SOURCE kernel_MHSA.cpp:150 VARIABLE local_accum_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U866 SOURCE kernel_MHSA.cpp:150 VARIABLE tmp_19 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U859 SOURCE kernel_MHSA.cpp:150 VARIABLE local_accum_2 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U867 SOURCE kernel_MHSA.cpp:150 VARIABLE tmp_20 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U860 SOURCE kernel_MHSA.cpp:150 VARIABLE local_accum_3 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1872_p2 SOURCE kernel_MHSA.cpp:145 VARIABLE add_ln145 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U956 SOURCE kernel_MHSA.cpp:157 VARIABLE tmp_21 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U957 SOURCE kernel_MHSA.cpp:157 VARIABLE tmp_s LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U958 SOURCE kernel_MHSA.cpp:157 VARIABLE tmp_22 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U959 SOURCE kernel_MHSA.cpp:157 VARIABLE tmp_23 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_1372_p2 SOURCE kernel_MHSA.cpp:154 VARIABLE add_ln154 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_xb_0_wr_proc {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_7_i_i_U SOURCE {} VARIABLE v_cache_local_7_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_6_i_i_U SOURCE {} VARIABLE v_cache_local_6_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_5_i_i_U SOURCE {} VARIABLE v_cache_local_5_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_4_i_i_U SOURCE {} VARIABLE v_cache_local_4_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_3_i_i_U SOURCE {} VARIABLE v_cache_local_3_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_2_i_i_U SOURCE {} VARIABLE v_cache_local_2_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_1_i_i_U SOURCE {} VARIABLE v_cache_local_1_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_0_i_i_U SOURCE {} VARIABLE v_cache_local_0_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_fu_1585_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax_fu_1591_p3 SOURCE {} VARIABLE umax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_1618_p2 SOURCE kernel_MHSA.cpp:123 VARIABLE add_ln123 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln123_fu_1624_p2 SOURCE kernel_MHSA.cpp:123 VARIABLE icmp_ln123 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_1642_p2 SOURCE kernel_MHSA.cpp:125 VARIABLE add_ln125 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 8}} load_vec_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_371_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1075 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_559_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_573_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_578_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_584_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_1164_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_207_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE c LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_243_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_317_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_354_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_374_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_404_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_4_fu_414_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_433_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_463_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_6 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_473_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_7 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_489_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_8 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_9_fu_519_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_9 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_10_fu_528_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_10 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_11_fu_544_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_11 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_12_fu_581_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_12 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_13_fu_597_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_13 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_14_fu_627_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_14 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_15_fu_642_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_15 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_16_fu_672_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_16 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_17_fu_687_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_17 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_18_fu_717_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_18 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_19_fu_732_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_19 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_20_fu_777_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_20 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_21_fu_796_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_21 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_22_fu_826_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_22 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_23_fu_836_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_23 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_24_fu_852_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_24 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_25_fu_882_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_26_fu_891_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_27_fu_907_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_28_fu_937_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_28 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_29_fu_946_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_29 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_30_fu_965_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_31_fu_1010_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_31 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_32_fu_1059_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_32 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_33_fu_1015_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_33 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_34_fu_1028_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_34 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_35_fu_1100_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_35 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_36_fu_1033_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_36 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_37_fu_1043_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_37 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_38_fu_1136_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_38 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_fu_269_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE r LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_275_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_281_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_1173_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_fu_528_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_33_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_34_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_35_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_36_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_37_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_38_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_39_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_40_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_41_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_42_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_43_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_44_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_45_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_46_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_47_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_48_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_49 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_50 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_51 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_52 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_54 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_55 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_56 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 SOURCE kernel_MatMul.cpp:69 VARIABLE add31_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_636_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln63_3_fu_642_p2 SOURCE kernel_MatMul.cpp:63 VARIABLE icmp_ln63_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_49 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_50 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_51 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_52 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_54 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_55 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_56 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_57 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_58 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_59 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 SOURCE kernel_MatMul.cpp:77 VARIABLE result_60 LOOP VITIS_LOOP_53_2_VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_10 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_1_Loop_VITIS_LOOP_113_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_403_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE i LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln113_fu_564_p2 SOURCE kernel_MatMul.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:98 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} Loop_OUTPUT_WRITE_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_384_p2 SOURCE kernel_MHSA.cpp:166 VARIABLE first_iter_0 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_390_p2 SOURCE kernel_MHSA.cpp:166 VARIABLE i LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1192 SOURCE kernel_MHSA.cpp:168 VARIABLE tmp LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_494_p2 SOURCE kernel_MHSA.cpp:166 VARIABLE icmp_ln166 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME position_c4_U SOURCE kernel_MHSA.cpp:41 VARIABLE position_c4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME position_c5_U SOURCE kernel_MHSA.cpp:41 VARIABLE position_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_1_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_2_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_3_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_4_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_5_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_6_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_7_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_8_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_9_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_10_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_11_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_12_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_13_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_14_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_q_15_U SOURCE kernel_MHSA.cpp:24 VARIABLE out_q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_1_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_2_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_3_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_4_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_5_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_6_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_7_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_8_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_9_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_10_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_11_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_12_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_13_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_14_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_k_15_U SOURCE kernel_MHSA.cpp:26 VARIABLE out_k_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_1_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_2_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_3_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_4_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_5_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_6_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_7_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_8_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_9_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_10_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_11_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_12_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_13_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_14_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME out_v_15_U SOURCE kernel_MHSA.cpp:28 VARIABLE out_v_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME current_token_c_channel_U SOURCE kernel_MHSA.cpp:43 VARIABLE current_token_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {64 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_1_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_2_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_3_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_4_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_5_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_6_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_7_U SOURCE kernel_MHSA.cpp:25 VARIABLE out_q_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME position_c3_channel_U SOURCE kernel_MHSA.cpp:50 VARIABLE position_c3_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_1_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_2_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_3_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_4_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_5_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_6_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_7_U SOURCE kernel_MHSA.cpp:27 VARIABLE out_k_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 96 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME key_cache_c6_U SOURCE kernel_MHSA.cpp:41 VARIABLE key_cache_c6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME value_cache_c7_U SOURCE kernel_MHSA.cpp:41 VARIABLE value_cache_c7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc_channel_U SOURCE kernel_MHSA.cpp:68 VARIABLE p_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc105_channel_U SOURCE kernel_MHSA.cpp:68 VARIABLE p_loc105_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME add126_loc_channel_U SOURCE kernel_MHSA.cpp:68 VARIABLE add126_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc106_c1_channel_U SOURCE kernel_MHSA.cpp:68 VARIABLE p_loc106_c1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul7_loc_c2_channel_U SOURCE kernel_MHSA.cpp:68 VARIABLE mul7_loc_c2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME key_cache_c_U SOURCE kernel_MHSA.cpp:41 VARIABLE key_cache_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME value_cache_c_U SOURCE kernel_MHSA.cpp:41 VARIABLE value_cache_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_11_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_10_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_9_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_8_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_7_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_6_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_5_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_4_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_3_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_2_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_1_U SOURCE kernel_MHSA.cpp:64 VARIABLE att_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_U SOURCE kernel_MHSA.cpp:64 VARIABLE att LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 512 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc106_c_channel_U SOURCE kernel_MHSA.cpp:76 VARIABLE p_loc106_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul7_loc_c_channel_U SOURCE kernel_MHSA.cpp:76 VARIABLE mul7_loc_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME position_c_channel_U SOURCE kernel_MHSA.cpp:76 VARIABLE position_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_15_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_14_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_13_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_12_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_11_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_10_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_9_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_8_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_7_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_6_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_5_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_4_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_3_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_2_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_1_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb_U SOURCE kernel_MHSA.cpp:29 VARIABLE xb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_1_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_2_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_3_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_4_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_5_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_6_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_7_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_8_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_9_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_10_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_11_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_12_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_13_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_14_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME xb2_15_U SOURCE kernel_MHSA.cpp:30 VARIABLE xb2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 48 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 104 BRAM 411 URAM 8}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_gmem0_rd_proc {AREA {DSP 6 BRAM 51 URAM 0}} Loop_CACHE_STORE_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.6 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.153 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_mhsa.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_mhsa.
Execute         syn_report -model kernel_mhsa -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 270.56 MHz
Command       autosyn done; 162.484 sec.
Command     csynth_design done; 276.342 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:36; Allocated memory: 905.184 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.241 sec.
