// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// control
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read/COR)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0 - enable ap_done interrupt (Read/Write)
//        bit 1 - enable ap_ready interrupt (Read/Write)
//        bit 5 - enable ap_local_deadlock interrupt (Read/Write)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0 - ap_done (COR/TOW)
//        bit 1 - ap_ready (COR/TOW)
//        bit 5 - ap_local_deadlock (COR/TOW)
//        others - reserved
// 0x10 : Data signal of ddr_in_buffer_packed
//        bit 31~0 - ddr_in_buffer_packed[31:0] (Read/Write)
// 0x14 : Data signal of ddr_in_buffer_packed
//        bit 31~0 - ddr_in_buffer_packed[63:32] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of ddr_out_buffer
//        bit 31~0 - ddr_out_buffer[31:0] (Read/Write)
// 0x20 : Data signal of ddr_out_buffer
//        bit 31~0 - ddr_out_buffer[63:32] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of out_ser_preamble
//        bit 31~0 - out_ser_preamble[31:0] (Read)
// 0x2c : Control signal of out_ser_preamble
//        bit 0  - out_ser_preamble_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XQPSK_HLS_TOP_CONTROL_ADDR_AP_CTRL                   0x00
#define XQPSK_HLS_TOP_CONTROL_ADDR_GIE                       0x04
#define XQPSK_HLS_TOP_CONTROL_ADDR_IER                       0x08
#define XQPSK_HLS_TOP_CONTROL_ADDR_ISR                       0x0c
#define XQPSK_HLS_TOP_CONTROL_ADDR_DDR_IN_BUFFER_PACKED_DATA 0x10
#define XQPSK_HLS_TOP_CONTROL_BITS_DDR_IN_BUFFER_PACKED_DATA 64
#define XQPSK_HLS_TOP_CONTROL_ADDR_DDR_OUT_BUFFER_DATA       0x1c
#define XQPSK_HLS_TOP_CONTROL_BITS_DDR_OUT_BUFFER_DATA       64
#define XQPSK_HLS_TOP_CONTROL_ADDR_OUT_SER_PREAMBLE_DATA     0x28
#define XQPSK_HLS_TOP_CONTROL_BITS_OUT_SER_PREAMBLE_DATA     32
#define XQPSK_HLS_TOP_CONTROL_ADDR_OUT_SER_PREAMBLE_CTRL     0x2c

