EESchema Schematic File Version 4
LIBS:jvc43-cache
EELAYER 26 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 1 3
Title "JVC43A"
Date "2022-12-05"
Rev "NC"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2000 1000 1000 2000
U 638E68FB
F0 "Ethernet1" 50
F1 "eth_port.sch" 50
F2 "RXD[0..7]" O R 3000 1100 50 
F3 "TXD[0..7]" I L 2000 1100 50 
F4 "RXCLK" O R 3000 1250 50 
F5 "RXDV" O R 3000 1400 50 
F6 "RXER" O R 3000 1500 50 
F7 "TXCLK" O L 2000 1200 50 
F8 "GTXCLK" I L 2000 1300 50 
F9 "TXEN" I L 2000 1400 50 
F10 "TXER" I L 2000 1500 50 
$EndSheet
$Sheet
S 4000 1000 1000 2000
U 638EC3A5
F0 "Ethernet2" 50
F1 "eth_port.sch" 50
F2 "RXD[0..7]" O R 5000 1100 50 
F3 "TXD[0..7]" I L 4000 1100 50 
F4 "RXCLK" O R 5000 1250 50 
F5 "RXDV" O R 5000 1400 50 
F6 "RXER" O R 5000 1500 50 
F7 "TXCLK" O L 4000 1200 50 
F8 "GTXCLK" I L 4000 1300 50 
F9 "TXEN" I L 4000 1400 50 
F10 "TXER" I L 4000 1500 50 
$EndSheet
Wire Bus Line
	3000 1100 4000 1100
Wire Wire Line
	3000 1250 3500 1250
Wire Wire Line
	3500 1250 3500 1300
Wire Wire Line
	3500 1300 4000 1300
Wire Wire Line
	3000 1400 4000 1400
Wire Wire Line
	3000 1500 4000 1500
Text Label 3150 1100 0    50   ~ 0
DAT_W2B[0..7]
Text Label 3150 1250 0    50   ~ 0
CLK_W2B
Text Label 3150 1400 0    50   ~ 0
EN_W2B
Text Label 3150 1500 0    50   ~ 0
ER_W2B
$EndSCHEMATC
