
*** Running vivado
    with args -log blk_mem_ROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_ROM.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_ROM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 342.223 ; gain = 130.809
INFO: [Synth 8-638] synthesizing module 'blk_mem_ROM' [e:/microprocessor/microprocessor.srcs/sources_1/ip/blk_mem_ROM/synth/blk_mem_ROM.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_ROM' (9#1) [e:/microprocessor/microprocessor.srcs/sources_1/ip/blk_mem_ROM/synth/blk_mem_ROM.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 540.945 ; gain = 329.531
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 540.945 ; gain = 329.531
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 609.941 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 609.941 ; gain = 398.527
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 609.941 ; gain = 398.527
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 609.941 ; gain = 398.527
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 609.941 ; gain = 398.527
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 609.941 ; gain = 398.527
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:01 . Memory (MB): peak = 629.602 ; gain = 418.188
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:02:01 . Memory (MB): peak = 629.602 ; gain = 418.188
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:02:01 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:02:02 . Memory (MB): peak = 640.238 ; gain = 428.824
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:53 . Memory (MB): peak = 670.977 ; gain = 408.160
