|ram
Clock => ram_block:f:0:block_0_to_127.Clock
Clock => ram_block:f:0:block_128_to_255.Clock
Clock => ram_block:f:1:block_0_to_127.Clock
Clock => ram_block:f:1:block_128_to_255.Clock
Clock => ram_block:f:2:block_0_to_127.Clock
Clock => ram_block:f:2:block_128_to_255.Clock
Clock => ram_block:f:3:block_0_to_127.Clock
Clock => ram_block:f:3:block_128_to_255.Clock
Address[0] => ram_block:f:0:block_0_to_127.Address[0]
Address[0] => ram_block:f:0:block_128_to_255.Address[0]
Address[0] => ram_block:f:1:block_0_to_127.Address[0]
Address[0] => ram_block:f:1:block_128_to_255.Address[0]
Address[0] => ram_block:f:2:block_0_to_127.Address[0]
Address[0] => ram_block:f:2:block_128_to_255.Address[0]
Address[0] => ram_block:f:3:block_0_to_127.Address[0]
Address[0] => ram_block:f:3:block_128_to_255.Address[0]
Address[0] => LessThan0.IN20
Address[0] => LessThan1.IN20
Address[0] => LessThan2.IN20
Address[0] => LessThan3.IN20
Address[1] => ram_block:f:0:block_0_to_127.Address[1]
Address[1] => ram_block:f:0:block_128_to_255.Address[1]
Address[1] => ram_block:f:1:block_0_to_127.Address[1]
Address[1] => ram_block:f:1:block_128_to_255.Address[1]
Address[1] => ram_block:f:2:block_0_to_127.Address[1]
Address[1] => ram_block:f:2:block_128_to_255.Address[1]
Address[1] => ram_block:f:3:block_0_to_127.Address[1]
Address[1] => ram_block:f:3:block_128_to_255.Address[1]
Address[1] => LessThan0.IN19
Address[1] => LessThan1.IN19
Address[1] => LessThan2.IN19
Address[1] => LessThan3.IN19
Address[2] => ram_block:f:0:block_0_to_127.Address[2]
Address[2] => ram_block:f:0:block_128_to_255.Address[2]
Address[2] => ram_block:f:1:block_0_to_127.Address[2]
Address[2] => ram_block:f:1:block_128_to_255.Address[2]
Address[2] => ram_block:f:2:block_0_to_127.Address[2]
Address[2] => ram_block:f:2:block_128_to_255.Address[2]
Address[2] => ram_block:f:3:block_0_to_127.Address[2]
Address[2] => ram_block:f:3:block_128_to_255.Address[2]
Address[2] => LessThan0.IN18
Address[2] => LessThan1.IN18
Address[2] => LessThan2.IN18
Address[2] => LessThan3.IN18
Address[3] => ram_block:f:0:block_0_to_127.Address[3]
Address[3] => ram_block:f:0:block_128_to_255.Address[3]
Address[3] => ram_block:f:1:block_0_to_127.Address[3]
Address[3] => ram_block:f:1:block_128_to_255.Address[3]
Address[3] => ram_block:f:2:block_0_to_127.Address[3]
Address[3] => ram_block:f:2:block_128_to_255.Address[3]
Address[3] => ram_block:f:3:block_0_to_127.Address[3]
Address[3] => ram_block:f:3:block_128_to_255.Address[3]
Address[3] => LessThan0.IN17
Address[3] => LessThan1.IN17
Address[3] => LessThan2.IN17
Address[3] => LessThan3.IN17
Address[4] => ram_block:f:0:block_0_to_127.Address[4]
Address[4] => ram_block:f:0:block_128_to_255.Address[4]
Address[4] => ram_block:f:1:block_0_to_127.Address[4]
Address[4] => ram_block:f:1:block_128_to_255.Address[4]
Address[4] => ram_block:f:2:block_0_to_127.Address[4]
Address[4] => ram_block:f:2:block_128_to_255.Address[4]
Address[4] => ram_block:f:3:block_0_to_127.Address[4]
Address[4] => ram_block:f:3:block_128_to_255.Address[4]
Address[4] => LessThan0.IN16
Address[4] => LessThan1.IN16
Address[4] => LessThan2.IN16
Address[4] => LessThan3.IN16
Address[5] => ram_block:f:0:block_0_to_127.Address[5]
Address[5] => ram_block:f:0:block_128_to_255.Address[5]
Address[5] => ram_block:f:1:block_0_to_127.Address[5]
Address[5] => ram_block:f:1:block_128_to_255.Address[5]
Address[5] => ram_block:f:2:block_0_to_127.Address[5]
Address[5] => ram_block:f:2:block_128_to_255.Address[5]
Address[5] => ram_block:f:3:block_0_to_127.Address[5]
Address[5] => ram_block:f:3:block_128_to_255.Address[5]
Address[5] => LessThan0.IN15
Address[5] => LessThan1.IN15
Address[5] => LessThan2.IN15
Address[5] => LessThan3.IN15
Address[6] => ram_block:f:0:block_0_to_127.Address[6]
Address[6] => ram_block:f:0:block_128_to_255.Address[6]
Address[6] => ram_block:f:1:block_0_to_127.Address[6]
Address[6] => ram_block:f:1:block_128_to_255.Address[6]
Address[6] => ram_block:f:2:block_0_to_127.Address[6]
Address[6] => ram_block:f:2:block_128_to_255.Address[6]
Address[6] => ram_block:f:3:block_0_to_127.Address[6]
Address[6] => ram_block:f:3:block_128_to_255.Address[6]
Address[6] => LessThan0.IN14
Address[6] => LessThan1.IN14
Address[6] => LessThan2.IN14
Address[6] => LessThan3.IN14
Address[7] => LessThan0.IN13
Address[7] => LessThan1.IN13
Address[7] => LessThan2.IN13
Address[7] => LessThan3.IN13
Address[8] => LessThan0.IN12
Address[8] => LessThan1.IN12
Address[8] => LessThan2.IN12
Address[8] => LessThan3.IN12
Address[9] => LessThan0.IN11
Address[9] => LessThan1.IN11
Address[9] => LessThan2.IN11
Address[9] => LessThan3.IN11
DataIn[0] => ram_block:f:0:block_0_to_127.Data[0]
DataIn[0] => ram_block:f:0:block_128_to_255.Data[0]
DataIn[1] => ram_block:f:0:block_0_to_127.Data[1]
DataIn[1] => ram_block:f:0:block_128_to_255.Data[1]
DataIn[2] => ram_block:f:0:block_0_to_127.Data[2]
DataIn[2] => ram_block:f:0:block_128_to_255.Data[2]
DataIn[3] => ram_block:f:0:block_0_to_127.Data[3]
DataIn[3] => ram_block:f:0:block_128_to_255.Data[3]
DataIn[4] => ram_block:f:0:block_0_to_127.Data[4]
DataIn[4] => ram_block:f:0:block_128_to_255.Data[4]
DataIn[5] => ram_block:f:0:block_0_to_127.Data[5]
DataIn[5] => ram_block:f:0:block_128_to_255.Data[5]
DataIn[6] => ram_block:f:0:block_0_to_127.Data[6]
DataIn[6] => ram_block:f:0:block_128_to_255.Data[6]
DataIn[7] => ram_block:f:0:block_0_to_127.Data[7]
DataIn[7] => ram_block:f:0:block_128_to_255.Data[7]
DataIn[8] => ram_block:f:1:block_0_to_127.Data[0]
DataIn[8] => ram_block:f:1:block_128_to_255.Data[0]
DataIn[9] => ram_block:f:1:block_0_to_127.Data[1]
DataIn[9] => ram_block:f:1:block_128_to_255.Data[1]
DataIn[10] => ram_block:f:1:block_0_to_127.Data[2]
DataIn[10] => ram_block:f:1:block_128_to_255.Data[2]
DataIn[11] => ram_block:f:1:block_0_to_127.Data[3]
DataIn[11] => ram_block:f:1:block_128_to_255.Data[3]
DataIn[12] => ram_block:f:1:block_0_to_127.Data[4]
DataIn[12] => ram_block:f:1:block_128_to_255.Data[4]
DataIn[13] => ram_block:f:1:block_0_to_127.Data[5]
DataIn[13] => ram_block:f:1:block_128_to_255.Data[5]
DataIn[14] => ram_block:f:1:block_0_to_127.Data[6]
DataIn[14] => ram_block:f:1:block_128_to_255.Data[6]
DataIn[15] => ram_block:f:1:block_0_to_127.Data[7]
DataIn[15] => ram_block:f:1:block_128_to_255.Data[7]
DataIn[16] => ram_block:f:2:block_0_to_127.Data[0]
DataIn[16] => ram_block:f:2:block_128_to_255.Data[0]
DataIn[17] => ram_block:f:2:block_0_to_127.Data[1]
DataIn[17] => ram_block:f:2:block_128_to_255.Data[1]
DataIn[18] => ram_block:f:2:block_0_to_127.Data[2]
DataIn[18] => ram_block:f:2:block_128_to_255.Data[2]
DataIn[19] => ram_block:f:2:block_0_to_127.Data[3]
DataIn[19] => ram_block:f:2:block_128_to_255.Data[3]
DataIn[20] => ram_block:f:2:block_0_to_127.Data[4]
DataIn[20] => ram_block:f:2:block_128_to_255.Data[4]
DataIn[21] => ram_block:f:2:block_0_to_127.Data[5]
DataIn[21] => ram_block:f:2:block_128_to_255.Data[5]
DataIn[22] => ram_block:f:2:block_0_to_127.Data[6]
DataIn[22] => ram_block:f:2:block_128_to_255.Data[6]
DataIn[23] => ram_block:f:2:block_0_to_127.Data[7]
DataIn[23] => ram_block:f:2:block_128_to_255.Data[7]
DataIn[24] => ram_block:f:3:block_0_to_127.Data[0]
DataIn[24] => ram_block:f:3:block_128_to_255.Data[0]
DataIn[25] => ram_block:f:3:block_0_to_127.Data[1]
DataIn[25] => ram_block:f:3:block_128_to_255.Data[1]
DataIn[26] => ram_block:f:3:block_0_to_127.Data[2]
DataIn[26] => ram_block:f:3:block_128_to_255.Data[2]
DataIn[27] => ram_block:f:3:block_0_to_127.Data[3]
DataIn[27] => ram_block:f:3:block_128_to_255.Data[3]
DataIn[28] => ram_block:f:3:block_0_to_127.Data[4]
DataIn[28] => ram_block:f:3:block_128_to_255.Data[4]
DataIn[29] => ram_block:f:3:block_0_to_127.Data[5]
DataIn[29] => ram_block:f:3:block_128_to_255.Data[5]
DataIn[30] => ram_block:f:3:block_0_to_127.Data[6]
DataIn[30] => ram_block:f:3:block_128_to_255.Data[6]
DataIn[31] => ram_block:f:3:block_0_to_127.Data[7]
DataIn[31] => ram_block:f:3:block_128_to_255.Data[7]
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
WrEn => WrEn_0_to_127.DATAB
WrEn => WrEn_128_to_255.DATAB


|ram|ram_block:\f:0:block_0_to_127
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:0:block_128_to_255
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:1:block_0_to_127
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:1:block_128_to_255
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:2:block_0_to_127
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:2:block_128_to_255
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:3:block_0_to_127
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


|ram|ram_block:\f:3:block_128_to_255
Clock => data_block~15.CLK
Clock => data_block~0.CLK
Clock => data_block~1.CLK
Clock => data_block~2.CLK
Clock => data_block~3.CLK
Clock => data_block~4.CLK
Clock => data_block~5.CLK
Clock => data_block~6.CLK
Clock => data_block~7.CLK
Clock => data_block~8.CLK
Clock => data_block~9.CLK
Clock => data_block~10.CLK
Clock => data_block~11.CLK
Clock => data_block~12.CLK
Clock => data_block~13.CLK
Clock => data_block~14.CLK
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => data_block.CLK0
Address[0] => data_block~6.DATAIN
Address[0] => data_block.WADDR
Address[0] => data_block.RADDR
Address[1] => data_block~5.DATAIN
Address[1] => data_block.WADDR1
Address[1] => data_block.RADDR1
Address[2] => data_block~4.DATAIN
Address[2] => data_block.WADDR2
Address[2] => data_block.RADDR2
Address[3] => data_block~3.DATAIN
Address[3] => data_block.WADDR3
Address[3] => data_block.RADDR3
Address[4] => data_block~2.DATAIN
Address[4] => data_block.WADDR4
Address[4] => data_block.RADDR4
Address[5] => data_block~1.DATAIN
Address[5] => data_block.WADDR5
Address[5] => data_block.RADDR5
Address[6] => data_block~0.DATAIN
Address[6] => data_block.WADDR6
Address[6] => data_block.RADDR6
Data[0] => data_block~14.DATAIN
Data[0] => data_block.DATAIN
Data[1] => data_block~13.DATAIN
Data[1] => data_block.DATAIN1
Data[2] => data_block~12.DATAIN
Data[2] => data_block.DATAIN2
Data[3] => data_block~11.DATAIN
Data[3] => data_block.DATAIN3
Data[4] => data_block~10.DATAIN
Data[4] => data_block.DATAIN4
Data[5] => data_block~9.DATAIN
Data[5] => data_block.DATAIN5
Data[6] => data_block~8.DATAIN
Data[6] => data_block.DATAIN6
Data[7] => data_block~7.DATAIN
Data[7] => data_block.DATAIN7
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WrEn => data_block~15.DATAIN
WrEn => Q[0]~reg0.ENA
WrEn => Q[1]~reg0.ENA
WrEn => Q[2]~reg0.ENA
WrEn => Q[3]~reg0.ENA
WrEn => Q[4]~reg0.ENA
WrEn => Q[5]~reg0.ENA
WrEn => Q[6]~reg0.ENA
WrEn => Q[7]~reg0.ENA
WrEn => data_block.WE


