Analysis & Synthesis report for lcmddr
Thu May 30 10:23:36 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated
 12. Parameter Settings for User Entity Instance: prom8x8:inst1|altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 30 10:23:36 2024        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; lcmddr                                       ;
; Top-level Entity Name       ; lcmddr                                       ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 97                                           ;
; Total pins                  ; 29                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 4,608                                        ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                        ; lcmddr             ; lcmddr             ;
; Family name                                                  ; Cyclone            ; Stratix            ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                      ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+
; lcdmpddr.vhd                     ; yes             ; User VHDL File                           ; G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcdmpddr.vhd           ;
; lcmddr.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/lcmddr.bdf             ;
; prom8x8.vhd                      ; yes             ; Auto-Found Wizard-Generated File         ; G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/prom8x8.vhd            ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                    ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                       ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                    ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                     ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                        ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                        ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                      ;
; altqpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                      ;
; db/altsyncram_oo31.tdf           ; yes             ; Auto-Generated Megafunction              ; G:/POLMAN/SEMESTER 4/PRAKTEK/STT1/RABU/Praktikum 6 VHDL LCD Display 128x64/db/altsyncram_oo31.tdf ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 97    ;
;     -- Combinational with no register       ; 37    ;
;     -- Register only                        ; 2     ;
;     -- Combinational with a register        ; 58    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 29    ;
;     -- 3 input functions                    ; 19    ;
;     -- 2 input functions                    ; 43    ;
;     -- 1 input functions                    ; 4     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 69    ;
;     -- arithmetic mode                      ; 28    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 18    ;
;     -- asynchronous clear/load mode         ; 22    ;
;                                             ;       ;
; Total registers                             ; 60    ;
; Total logic cells in carry chains           ; 30    ;
; I/O pins                                    ; 29    ;
; Total memory bits                           ; 4608  ;
; Maximum fan-out node                        ; clear ;
; Maximum fan-out                             ; 41    ;
; Total fan-out                               ; 487   ;
; Average fan-out                             ; 3.61  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------+--------------+
; |lcmddr                                   ; 97 (0)      ; 60           ; 4608        ; 29   ; 0            ; 37 (0)       ; 2 (0)             ; 58 (0)           ; 30 (0)          ; 0 (0)      ; |lcmddr                                                                              ; work         ;
;    |lcdmpddr:inst|                        ; 97 (97)     ; 60           ; 0           ; 0    ; 0            ; 37 (37)      ; 2 (2)             ; 58 (58)          ; 30 (30)         ; 0 (0)      ; |lcmddr|lcdmpddr:inst                                                                ; work         ;
;    |prom8x8:inst1|                        ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |lcmddr|prom8x8:inst1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |lcmddr|prom8x8:inst1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_oo31:auto_generated| ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |lcmddr|prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 9            ; --           ; --           ; 4608 ; lcdmcp.mif ;
+-----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; lcdmpddr:inst|scount[22..26]          ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lcmddr|lcdmpddr:inst|cntm[4]    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |lcmddr|lcdmpddr:inst|db[5]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lcmddr|lcdmpddr:inst|promadr[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prom8x8:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; lcdmcp.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_oo31      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; prom8x8:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 9                                             ;
;     -- NUMWORDS_A                         ; 512                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 30 10:23:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcmddr -c lcmddr
Info: Found 2 design units, including 1 entities, in source file lcdmpddr.vhd
    Info: Found design unit 1: lcdmpddr-lcdmpddr_arch
    Info: Found entity 1: lcdmpddr
Warning: Using design file lcmddr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lcmddr
Info: Elaborating entity "lcmddr" for the top level hierarchy
Info: Elaborating entity "lcdmpddr" for hierarchy "lcdmpddr:inst"
Warning (10492): VHDL Process Statement warning at lcdmpddr.vhd(34): signal "clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file prom8x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: prom8x8-SYN
    Info: Found entity 1: prom8x8
Info: Elaborating entity "prom8x8" for hierarchy "prom8x8:inst1"
Info: Elaborating entity "altsyncram" for hierarchy "prom8x8:inst1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "prom8x8:inst1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "prom8x8:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "init_file" = "lcdmcp.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oo31.tdf
    Info: Found entity 1: altsyncram_oo31
Info: Elaborating entity "altsyncram_oo31" for hierarchy "prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer lcdmpddr:inst|Mux0
Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info: Register "lcdmpddr:inst|scount[22]" lost all its fanouts during netlist optimizations.
    Info: Register "lcdmpddr:inst|scount[23]" lost all its fanouts during netlist optimizations.
    Info: Register "lcdmpddr:inst|scount[24]" lost all its fanouts during netlist optimizations.
    Info: Register "lcdmpddr:inst|scount[25]" lost all its fanouts during netlist optimizations.
    Info: Register "lcdmpddr:inst|scount[26]" lost all its fanouts during netlist optimizations.
Info: Implemented 135 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 12 output pins
    Info: Implemented 97 logic cells
    Info: Implemented 9 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Thu May 30 10:23:36 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


