import{_ as t}from"./fig3-0a613924.js";import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{r as s,o as a,c as n,a as o,w as r,f as l,e as c}from"./app-1ed3f6c2.js";const d={},p=l(`<p><strong>Chip Parameters</strong></p><p>Second Tapeout: 20220812, 1.5M-gate-level processor chip designed in the &quot;One Chip for a Lifetime&quot; 28nm technology, third phase, achieved a 200MHz tapeout result;</p><p>SoC Specifications:</p><ul><li>A 11-stage, single-issue RV64I MAC processor core</li><li>AXI4 bus interconnect network, with an integrated PLL, designed with three clock domains</li><li>Integrated UART, QSPI Flash, ChipLink, SDRAM, VGA, PS/2 peripherals</li></ul><p>Chip Parameters:</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>•Technology: 28nm
•Area: Approximately 1.5 × 1.5 cm
•Power Consumption: Dynamic = 317mW, Leakage = 29 mW
•Frequency: 200MHz
•Scale: 1.5M Gates
•Features: 11-stage pipeline with cache, IPs: UART, VGA, PS/2, SPI, SDRAM, two PLL modules output clocks, supports Linux
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>Layout Results</strong></p><img src="`+t+'" alt="6" style="zoom:70%;" title="iEDA&#39;s third tapeout of a chip design, layout, and board card test results">',8);function u(m,h){const e=s("center");return a(),n("div",null,[p,o(e,null,{default:r(()=>[c("iEDA's third tapeout of a chip design, layout, and board card test results")]),_:1})])}const f=i(d,[["render",u],["__file","iEDA-Chip-003.html.vue"]]);export{f as default};
