{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623054093902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623054093908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 16:21:33 2021 " "Processing started: Mon Jun 07 16:21:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623054093908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054093908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR -c IR " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR -c IR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054093908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623054094316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623054094317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arch " "Found design unit 1: IR-IR_arch" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623054109699 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623054109699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR " "Elaborating entity \"IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623054109730 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_LD IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"cmd_LD\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109737 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_add IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"cmd_add\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109737 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_sub IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"cmd_sub\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109737 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_and IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"cmd_and\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_shl IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"cmd_shl\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HALT IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): inferring latch(es) for signal or variable \"HALT\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT IR.vhd(23) " "Inferred latch for \"HALT\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_shl IR.vhd(23) " "Inferred latch for \"cmd_shl\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_and IR.vhd(23) " "Inferred latch for \"cmd_and\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_sub IR.vhd(23) " "Inferred latch for \"cmd_sub\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_add IR.vhd(23) " "Inferred latch for \"cmd_add\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_LD IR.vhd(23) " "Inferred latch for \"cmd_LD\" at IR.vhd(23)" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054109738 "|IR"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cmd_LD\$latch " "Latch cmd_LD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cmd_add\$latch " "Latch cmd_add\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cmd_sub\$latch " "Latch cmd_sub\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cmd_and\$latch " "Latch cmd_and\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cmd_shl\$latch " "Latch cmd_shl\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HALT\$latch " "Latch HALT\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal REGQ\[0\]" {  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1623054110232 ""}  } { { "IR.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/IR/IR.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1623054110232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623054110318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623054110996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623054110996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623054111063 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623054111063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623054111063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623054111063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623054111150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 16:21:51 2021 " "Processing ended: Mon Jun 07 16:21:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623054111150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623054111150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623054111150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623054111150 ""}
