Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Mar 21 18:46:24 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.000        0.000                      0                  683        0.162        0.000                      0                  683        3.500        0.000                       0                   371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.000        0.000                      0                  683        0.162        0.000                      0                  683        3.500        0.000                       0                   371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 1.635ns (27.201%)  route 4.376ns (72.799%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.676     5.310    Inst_top_level/CLK
    SLICE_X34Y41         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=24, routed)          1.063     6.891    Inst_top_level/Inst_i2c_master/Q[3]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.015 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_13/O
                         net (fo=45, routed)          1.007     8.022    Inst_top_level/Inst_i2c_master/data_tx[6]_i_13_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.146 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_16/O
                         net (fo=1, routed)           0.898     9.045    Inst_top_level/Inst_i2c_master/data_tx[4]_i_16_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.169 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_8/O
                         net (fo=1, routed)           0.000     9.169    Inst_top_level/Inst_i2c_master/data_tx[4]_i_8_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     9.383 f  Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     9.383    Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_4_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.088     9.471 f  Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_2/O
                         net (fo=2, routed)           1.098    10.569    Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_2_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I0_O)        0.319    10.888 r  Inst_top_level/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.309    11.197    Inst_top_level/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.321 r  Inst_top_level/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.321    Inst_top_level/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X40Y41         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.578    12.936    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X40Y41         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X40Y41         FDPE (Setup_fdpe_C_D)        0.029    13.321    Inst_top_level/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.511ns (29.295%)  route 3.647ns (70.705%))
  Logic Levels:           6  (LUT1=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.676     5.310    Inst_top_level/CLK
    SLICE_X34Y41         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=24, routed)          1.063     6.891    Inst_top_level/Inst_i2c_master/Q[3]
    SLICE_X33Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.015 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_13/O
                         net (fo=45, routed)          1.007     8.022    Inst_top_level/Inst_i2c_master/data_tx[6]_i_13_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.146 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_16/O
                         net (fo=1, routed)           0.898     9.045    Inst_top_level/Inst_i2c_master/data_tx[4]_i_16_n_0
    SLICE_X32Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.169 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_8/O
                         net (fo=1, routed)           0.000     9.169    Inst_top_level/Inst_i2c_master/data_tx[4]_i_8_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     9.383 f  Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     9.383    Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_4_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.088     9.471 f  Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_2/O
                         net (fo=2, routed)           0.679    10.149    Inst_top_level/Inst_i2c_master/data_tx_reg[4]_i_2_n_0
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.319    10.468 r  Inst_top_level/Inst_i2c_master/data_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    10.468    Inst_top_level/Inst_i2c_master/data_wr[4]
    SLICE_X39Y40         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.576    12.934    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y40         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.031    13.321    Inst_top_level/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.014ns (20.157%)  route 4.017ns (79.843%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.676     5.310    Inst_top_level/CLK
    SLICE_X34Y41         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=24, routed)          0.908     6.736    Inst_top_level/Inst_i2c_master/Q[3]
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.860 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_12/O
                         net (fo=45, routed)          1.138     7.999    Inst_top_level/Inst_i2c_master/data_tx[6]_i_12_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.123 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_18/O
                         net (fo=1, routed)           0.433     8.556    Inst_top_level/Inst_i2c_master/data_tx[6]_i_18_n_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I4_O)        0.124     8.680 f  Inst_top_level/Inst_i2c_master/data_tx[6]_i_5/O
                         net (fo=1, routed)           0.629     9.309    Inst_top_level/Inst_i2c_master/data_tx[6]_i_5_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.433 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_2/O
                         net (fo=2, routed)           0.908    10.341    Inst_top_level/Inst_i2c_master/data_wr[6]
    SLICE_X39Y41         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.577    12.935    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y41         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.061    13.230    Inst_top_level/Inst_i2c_master/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 Inst_Uart/Inst_uart_master/count_baud_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/count_os_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.043ns (22.172%)  route 3.661ns (77.828%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.664     5.298    Inst_Uart/Inst_uart_master/CLK
    SLICE_X32Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.518     5.816 f  Inst_Uart/Inst_uart_master/count_baud_reg[5]/Q
                         net (fo=4, routed)           0.697     6.513    Inst_Uart/Inst_uart_master/count_baud_reg[5]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.637 r  Inst_Uart/Inst_uart_master/baud_pulse_i_2/O
                         net (fo=2, routed)           0.460     7.097    Inst_Uart/Inst_uart_master/baud_pulse_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.221 f  Inst_Uart/Inst_uart_master/baud_pulse_i_1/O
                         net (fo=22, routed)          1.172     8.393    Inst_Uart/Inst_uart_master/baud_pulse_i_1_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.517 r  Inst_Uart/Inst_uart_master/count_os[6]_i_3/O
                         net (fo=2, routed)           0.808     9.326    Inst_Uart/Inst_uart_master/count_os[6]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I3_O)        0.153     9.479 r  Inst_Uart/Inst_uart_master/count_os[6]_i_1/O
                         net (fo=1, routed)           0.524    10.002    Inst_Uart/Inst_uart_master/count_os[6]_i_1_n_0
    SLICE_X35Y34         FDCE                                         r  Inst_Uart/Inst_uart_master/count_os_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.497    12.855    Inst_Uart/Inst_uart_master/CLK
    SLICE_X35Y34         FDCE                                         r  Inst_Uart/Inst_uart_master/count_os_reg[6]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)       -0.288    12.923    Inst_Uart/Inst_uart_master/count_os_reg[6]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.145ns (24.006%)  route 3.625ns (75.994%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     5.856 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.589     7.446    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.741 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.593     8.333    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.526     8.983    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.573     9.680    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.804 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.344    10.148    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.574    12.932    Inst_keyboard/CLK
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.083    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.145ns (24.006%)  route 3.625ns (75.994%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     5.856 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.589     7.446    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.741 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.593     8.333    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.526     8.983    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.573     9.680    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.804 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.344    10.148    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.574    12.932    Inst_keyboard/CLK
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.083    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.145ns (24.006%)  route 3.625ns (75.994%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     5.856 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.589     7.446    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.741 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.593     8.333    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.526     8.983    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.573     9.680    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.804 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.344    10.148    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.574    12.932    Inst_keyboard/CLK
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.083    Inst_keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.548ns (30.521%)  route 3.524ns (69.479%))
  Logic Levels:           6  (LUT1=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.676     5.310    Inst_top_level/CLK
    SLICE_X34Y41         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=24, routed)          0.908     6.736    Inst_top_level/Inst_i2c_master/Q[3]
    SLICE_X33Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.860 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_12/O
                         net (fo=45, routed)          1.062     7.923    Inst_top_level/Inst_i2c_master/data_tx[6]_i_12_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124     8.047 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_11/O
                         net (fo=1, routed)           0.827     8.874    Inst_top_level/Inst_i2c_master/data_tx[5]_i_11_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.998 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_5/O
                         net (fo=1, routed)           0.000     8.998    Inst_top_level/Inst_i2c_master/data_tx[5]_i_5_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     9.239 f  Inst_top_level/Inst_i2c_master/data_tx_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     9.239    Inst_top_level/Inst_i2c_master/data_tx_reg[5]_i_3_n_0
    SLICE_X28Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     9.337 f  Inst_top_level/Inst_i2c_master/data_tx_reg[5]_i_2/O
                         net (fo=2, routed)           0.726    10.063    Inst_top_level/Inst_i2c_master/data_tx_reg[5]_i_2_n_0
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.319    10.382 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_1/O
                         net (fo=1, routed)           0.000    10.382    Inst_top_level/Inst_i2c_master/data_wr[5]
    SLICE_X39Y40         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.576    12.934    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X39Y40         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.029    13.319    Inst_top_level/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.319    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.145ns (23.968%)  route 3.632ns (76.032%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     5.856 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.589     7.446    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.741 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.593     8.333    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.526     8.983    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.573     9.680    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.804 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.351    10.155    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X38Y34         FDRE                                         r  Inst_keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.572    12.930    Inst_keyboard/CLK
    SLICE_X38Y34         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.428    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    13.154    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.145ns (23.968%)  route 3.632ns (76.032%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.744     5.378    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.478     5.856 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.589     7.446    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.295     7.741 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.593     8.333    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.526     8.983    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.107 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.573     9.680    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X41Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.804 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.351    10.155    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X38Y34         FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.572    12.930    Inst_keyboard/CLK
    SLICE_X38Y34         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.428    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X38Y34         FDRE (Setup_fdre_C_CE)      -0.169    13.154    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.468    Inst_keyboard/CLK
    SLICE_X41Y34         FDRE                                         r  Inst_keyboard/ascii_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_keyboard/ascii_reg[7]/Q
                         net (fo=3, routed)           0.081     1.690    Inst_keyboard/ps2_keyboard_0/ascii_new_reg
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  Inst_keyboard/ps2_keyboard_0/ascii_new_i_1/O
                         net (fo=1, routed)           0.000     1.735    Inst_keyboard/ps2_keyboard_0_n_5
    SLICE_X40Y34         FDRE                                         r  Inst_keyboard/ascii_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.857     1.982    Inst_keyboard/CLK
    SLICE_X40Y34         FDRE                                         r  Inst_keyboard/ascii_new_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.092     1.573    Inst_keyboard/ascii_new_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.162%)  route 0.135ns (48.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.588     1.466    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X39Y34         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=3, routed)           0.135     1.742    Inst_keyboard/ps2_code_new
    SLICE_X41Y34         FDRE                                         r  Inst_keyboard/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.857     1.982    Inst_keyboard/CLK
    SLICE_X41Y34         FDRE                                         r  Inst_keyboard/prev_ps2_code_new_reg/C
                         clock pessimism             -0.480     1.502    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.075     1.577    Inst_keyboard/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.468    Inst_keyboard/CLK
    SLICE_X40Y35         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_keyboard/ascii_reg[4]/Q
                         net (fo=1, routed)           0.118     1.727    Inst_keyboard/ascii_reg_n_0_[4]
    SLICE_X38Y35         FDRE                                         r  Inst_keyboard/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.856     1.981    Inst_keyboard/CLK
    SLICE_X38Y35         FDRE                                         r  Inst_keyboard/ascii_code_reg[4]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.052     1.553    Inst_keyboard/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/os_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/rx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.013%)  route 0.146ns (43.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.561     1.439    Inst_Uart/Inst_uart_master/CLK
    SLICE_X35Y34         FDCE                                         r  Inst_Uart/Inst_uart_master/os_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  Inst_Uart/Inst_uart_master/os_pulse_reg/Q
                         net (fo=5, routed)           0.146     1.726    Inst_Uart/Inst_uart_master/os_pulse
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  Inst_Uart/Inst_uart_master/rx_state_i_1/O
                         net (fo=1, routed)           0.000     1.771    Inst_Uart/Inst_uart_master/rx_state_i_1_n_0
    SLICE_X32Y34         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.827     1.952    Inst_Uart/Inst_uart_master/CLK
    SLICE_X32Y34         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_state_reg/C
                         clock pessimism             -0.480     1.472    
    SLICE_X32Y34         FDCE (Hold_fdce_C_D)         0.121     1.593    Inst_Uart/Inst_uart_master/rx_state_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.556     1.434    Inst_Uart/Inst_uart_master/CLK
    SLICE_X31Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  Inst_Uart/Inst_uart_master/count_baud_reg[7]/Q
                         net (fo=6, routed)           0.132     1.706    Inst_Uart/Inst_uart_master/count_baud_reg[7]
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  Inst_Uart/Inst_uart_master/count_baud[9]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Inst_Uart/Inst_uart_master/count_baud[9]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.822     1.947    Inst_Uart/Inst_uart_master/CLK
    SLICE_X30Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[9]/C
                         clock pessimism             -0.500     1.447    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120     1.567    Inst_Uart/Inst_uart_master/count_baud_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_Uart/user_rx_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/user_rx_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.561     1.439    Inst_Uart/CLK
    SLICE_X30Y34         FDRE                                         r  Inst_Uart/user_rx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Inst_Uart/user_rx_busy_reg/Q
                         net (fo=1, routed)           0.059     1.646    Inst_Uart/Inst_uart_master/user_rx_busy
    SLICE_X30Y34         LUT2 (Prop_lut2_I0_O)        0.098     1.744 r  Inst_Uart/Inst_uart_master/user_rx_new_i_1/O
                         net (fo=1, routed)           0.000     1.744    Inst_Uart/Inst_uart_master_n_3
    SLICE_X30Y34         FDRE                                         r  Inst_Uart/user_rx_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.827     1.952    Inst_Uart/CLK
    SLICE_X30Y34         FDRE                                         r  Inst_Uart/user_rx_new_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.120     1.559    Inst_Uart/user_rx_new_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.556     1.434    Inst_Uart/Inst_uart_master/CLK
    SLICE_X31Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  Inst_Uart/Inst_uart_master/count_baud_reg[7]/Q
                         net (fo=6, routed)           0.136     1.710    Inst_Uart/Inst_uart_master/count_baud_reg[7]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  Inst_Uart/Inst_uart_master/count_baud[10]_i_1/O
                         net (fo=1, routed)           0.000     1.755    Inst_Uart/Inst_uart_master/p_0_in[10]
    SLICE_X30Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.822     1.947    Inst_Uart/Inst_uart_master/CLK
    SLICE_X30Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[10]/C
                         clock pessimism             -0.500     1.447    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121     1.568    Inst_Uart/Inst_uart_master/count_baud_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.262%)  route 0.157ns (45.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.593     1.471    Inst_top_level/Inst_i2c_master/CLK
    SLICE_X41Y41         FDPE                                         r  Inst_top_level/Inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  Inst_top_level/Inst_i2c_master/busy_reg/Q
                         net (fo=5, routed)           0.157     1.769    Inst_top_level/Inst_i2c_master/i2c_busy
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  Inst_top_level/Inst_i2c_master/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Inst_top_level/Inst_i2c_master_n_7
    SLICE_X38Y40         FDRE                                         r  Inst_top_level/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.860     1.985    Inst_top_level/CLK
    SLICE_X38Y40         FDRE                                         r  Inst_top_level/next_state_reg[0]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.121     1.626    Inst_top_level/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ascii_new_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.588     1.466    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  ascii_new_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  ascii_new_pulse_reg/Q
                         net (fo=1, routed)           0.053     1.647    Inst_keyboard/ascii_new_pulse
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.099     1.746 r  Inst_keyboard/uart_en_i_1/O
                         net (fo=1, routed)           0.000     1.746    Inst_keyboard_n_1
    SLICE_X37Y36         FDRE                                         r  uart_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.856     1.981    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart_en_reg/C
                         clock pessimism             -0.515     1.466    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092     1.558    uart_en_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.588     1.466    Inst_Uart/Inst_uart_master/CLK
    SLICE_X37Y36         FDRE                                         r  Inst_Uart/Inst_uart_master/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_Uart/Inst_uart_master/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.133     1.740    Inst_Uart/Inst_uart_master/tx_buffer_reg_n_0_[0]
    SLICE_X36Y34         FDPE                                         r  Inst_Uart/Inst_uart_master/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.855     1.980    Inst_Uart/Inst_uart_master/CLK
    SLICE_X36Y34         FDPE                                         r  Inst_Uart/Inst_uart_master/tx_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X36Y34         FDPE (Hold_fdpe_C_D)         0.070     1.550    Inst_Uart/Inst_uart_master/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y36    Inst_Uart/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y36    Inst_Uart/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X35Y34    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X35Y34    Inst_Uart/Inst_uart_master/os_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_Uart/Inst_uart_master/os_pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    Inst_Uart/Inst_uart_master/rx_buffer_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y34    Inst_Uart/Inst_uart_master/rx_busy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y33    Inst_Uart/Inst_uart_master/count_baud_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y34    Inst_Uart/user_rx_busy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y36    Inst_Uart/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y36    Inst_Uart/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_Uart/Inst_uart_master/os_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y35    Inst_Uart/Inst_uart_master/rx_buffer_reg[6]/C



