{
  "target": {
    "chip": {
      "padframe": {
        "nb_alternate": 4,
        "version": 1,
        "default_profile": "default",
        "@includes@": [
          "ips/padframe/padframe_v1.json"
        ],
        "profiles": {
          "default": {},
          "hyper": {}
        },
        "groups": {
          "spim0": {
            "type": "qspim",
            "nb_cs": 2,
            "is_master": true
          },
          "spim1": {
            "type": "qspim",
            "nb_cs": 1,
            "is_master": true
          },
          "spim2": {
            "type": "qspim",
            "nb_cs": 1,
            "is_master": true
          },
          "spim3": {
            "type": "qspim",
            "nb_cs": 1,
            "is_master": true
          },
          "uart0": {
            "type": "uart",
            "is_master": true
          },
          "uart1": {
            "type": "uart",
            "is_master": true
          },
          "uart2": {
            "type": "uart",
            "is_master": true
          },
          "uart3": {
            "type": "uart",
            "is_master": true
          },
          "uart4": {
            "type": "uart",
            "is_master": true
          },
          "i2c0": {
            "type": "i2c",
            "is_master": true
          },
          "i2s0": {
            "type": "i2s",
            "is_slave": true
          },
          "i2s1": {
            "type": "i2s",
            "is_slave": true
          },
          "i2s2": {
            "type": "i2s",
            "is_slave": true
          },
          "spis": {},
          "cpi0": {
            "type": "cpi",
            "is_slave_dummy": true
          },
          "reset": {},
          "jtag0": {
            "type": "jtag",
            "is_slave": true,
            "is_dual": true
          },
          "hyper0": {
            "type": "hyper",
            "nb_cs": 2,
            "is_master": true
          },
          "hyper1": {
            "type": "hyper",
            "nb_cs": 2,
            "is_master": true
          },
          "timer0": {},
          "timer1": {},
          "timer2": {},
          "timer3": {},
          "xtal": {},
          "gpio0": {
            "type": "gpio",
            "is_master": true
          },
          "gpio1": {
            "type": "gpio",
            "is_master": true
          },
          "gpio2": {
            "type": "gpio",
            "is_master": true
          },
          "gpio3": {
            "type": "gpio",
            "is_master": true
          },
          "gpio4": {
            "type": "gpio",
            "is_master": true
          },
          "gpio5": {
            "type": "gpio",
            "is_master": true
          },
          "gpio6": {
            "type": "gpio",
            "is_master": true
          },
          "gpio7": {
            "type": "gpio",
            "is_master": true
          },
          "gpio8": {
            "type": "gpio",
            "is_master": true
          },
          "gpio9": {
            "type": "gpio",
            "is_master": true
          },
          "gpio10": {
            "type": "gpio",
            "is_master": true
          },
          "gpio11": {
            "type": "gpio",
            "is_master": true
          },
          "gpio12": {
            "type": "gpio",
            "is_master": true
          },
          "gpio13": {
            "type": "gpio",
            "is_master": true
          },
          "gpio14": {
            "type": "gpio",
            "is_master": true
          },
          "gpio15": {
            "type": "gpio",
            "is_master": true
          },
          "gpio16": {
            "type": "gpio",
            "is_master": true
          },
          "gpio17": {
            "type": "gpio",
            "is_master": true
          },
          "gpio18": {
            "type": "gpio",
            "is_master": true
          },
          "gpio19": {
            "type": "gpio",
            "is_master": true
          },
          "gpio20": {
            "type": "gpio",
            "is_master": true
          },
          "gpio21": {
            "type": "gpio",
            "is_master": true
          },
          "gpio22": {
            "type": "gpio",
            "is_master": true
          },
          "gpio23": {
            "type": "gpio",
            "is_master": true
          },
          "gpio24": {
            "type": "gpio",
            "is_master": true
          },
          "gpio25": {
            "type": "gpio",
            "is_master": true
          },
          "gpio26": {
            "type": "gpio",
            "is_master": true
          },
          "gpio27": {
            "type": "gpio",
            "is_master": true
          },
          "gpio28": {
            "type": "gpio",
            "is_master": true
          },
          "gpio29": {
            "type": "gpio",
            "is_master": true
          },
          "gpio30": {
            "type": "gpio",
            "is_master": true
          },
          "gpio31": {
            "type": "gpio",
            "is_master": true
          },
          "gpio32": {
            "type": "gpio",
            "is_master": true
          },
          "gpio33": {
            "type": "gpio",
            "is_master": true
          },
          "gpio34": {
            "type": "gpio",
            "is_master": true
          },
          "gpio35": {
            "type": "gpio",
            "is_master": true
          },
          "gpio36": {
            "type": "gpio",
            "is_master": true
          },
          "gpio37": {
            "type": "gpio",
            "is_master": true
          },
          "gpio38": {
            "type": "gpio",
            "is_master": true
          },
          "gpio39": {
            "type": "gpio",
            "is_master": true
          },
          "gpio40": {
            "type": "gpio",
            "is_master": true
          },
          "gpio41": {
            "type": "gpio",
            "is_master": true
          },
          "gpio42": {
            "type": "gpio",
            "is_master": true
          },
          "gpio43": {
            "type": "gpio",
            "is_master": true
          },
          "gpio44": {
            "type": "gpio",
            "is_master": true
          },
          "gpio45": {
            "type": "gpio",
            "is_master": true
          },
          "gpio46": {
            "type": "gpio",
            "is_master": true
          },
          "gpio47": {
            "type": "gpio",
            "is_master": true
          },
          "gpio48": {
            "type": "gpio",
            "is_master": true
          },
          "gpio49": {
            "type": "gpio",
            "is_master": true
          },
          "gpio50": {
            "type": "gpio",
            "is_master": true
          },
          "gpio51": {
            "type": "gpio",
            "is_master": true
          },
          "gpio52": {
            "type": "gpio",
            "is_master": true
          },
          "gpio53": {
            "type": "gpio",
            "is_master": true
          },
          "gpio54": {
            "type": "gpio",
            "is_master": true
          },
          "gpio55": {
            "type": "gpio",
            "is_master": true
          },
          "gpio56": {
            "type": "gpio",
            "is_master": true
          },
          "gpio57": {
            "type": "gpio",
            "is_master": true
          },
          "gpio58": {
            "type": "gpio",
            "is_master": true
          },
          "gpio59": {
            "type": "gpio",
            "is_master": true
          },
          "gpio60": {
            "type": "gpio",
            "is_master": true
          },
          "gpio61": {
            "type": "gpio",
            "is_master": true
          },
          "gpio62": {
            "type": "gpio",
            "is_master": true
          },
          "gpio63": {
            "type": "gpio",
            "is_master": true
          },
          "gpio64": {
            "type": "gpio",
            "is_master": true
          }
        },
        "pads": {
          "pad_spim0_sdio0 (mosi)": {
            "id": 0,
            "position": null,
            "alternates": [
              {
                "name": "spim0_sdio0",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_sdio1 (miso)": {
            "id": 1,
            "position": null,
            "alternates": [
              {
                "name": "spim0_sdio1",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_sdio2": {
            "id": 2,
            "position": null,
            "alternates": [
              {
                "name": "spim0_sdio2",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_sdio3": {
            "id": 3,
            "position": null,
            "alternates": [
              {
                "name": "spim0_sdio3",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_csn0": {
            "id": 4,
            "position": null,
            "alternates": [
              {
                "name": "spim0_cs0",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_csn1": {
            "id": 5,
            "position": null,
            "alternates": [
              {
                "name": "spim0_cs1",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_spim0_sck": {
            "id": 6,
            "position": null,
            "alternates": [
              {
                "name": "spim0_sck",
                "groups": [
                  "spim0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_uart_tx": {
            "id": 7,
            "position": null,
            "alternates": [
              {
                "name": "uart_tx",
                "groups": [
                  "uart0"
                ]
              },
              {},
              {},
              {}
            ]
          },
          "pad_uart_rx": {
            "id": 8,
            "position": null,
            "alternates": [
              {
                "name": "uart_rx",
                "groups": [
                  "uart0"
                ]
              },
              {},
              {},
              {}
            ]
          }
        },
        "vp_component": "pulp.padframe.padframe_v1_impl",
        "ports": [
          "ref_clock_pad",
          "ref_clock",
          "spim0",
          "spim0_cs0_data_pad",
          "spim0_cs0_pad",
          "spim0_cs1_data_pad",
          "spim0_cs1_pad",
          "spim1",
          "spim1_cs0_data_pad",
          "spim1_cs0_pad",
          "spim2",
          "spim2_cs0_data_pad",
          "spim2_cs0_pad",
          "spim3",
          "spim3_cs0_data_pad",
          "spim3_cs0_pad",
          "uart0",
          "uart0_pad",
          "uart1",
          "uart1_pad",
          "uart2",
          "uart2_pad",
          "uart3",
          "uart3_pad",
          "uart4",
          "uart4_pad",
          "i2c0",
          "i2c0_pad",
          "i2s0",
          "i2s0_pad",
          "i2s1",
          "i2s1_pad",
          "i2s2",
          "i2s2_pad",
          "jtag0",
          "jtag0_out",
          "jtag0_pad",
          "hyper0",
          "hyper0_cs0_data_pad",
          "hyper0_cs0_pad",
          "hyper0_cs1_data_pad",
          "hyper0_cs1_pad",
          "hyper1",
          "hyper1_cs0_data_pad",
          "hyper1_cs0_pad",
          "hyper1_cs1_data_pad",
          "hyper1_cs1_pad",
          "gpio0_pad",
          "gpio1_pad",
          "gpio2_pad",
          "gpio3_pad",
          "gpio4_pad",
          "gpio5_pad",
          "gpio6_pad",
          "gpio7_pad",
          "gpio8_pad",
          "gpio9_pad",
          "gpio10_pad",
          "gpio11_pad",
          "gpio12_pad",
          "gpio13_pad",
          "gpio14_pad",
          "gpio15_pad",
          "gpio16_pad",
          "gpio17_pad",
          "gpio18_pad",
          "gpio19_pad",
          "gpio20_pad",
          "gpio21_pad",
          "gpio22_pad",
          "gpio23_pad",
          "gpio24_pad",
          "gpio25_pad",
          "gpio26_pad",
          "gpio27_pad",
          "gpio28_pad",
          "gpio29_pad",
          "gpio30_pad",
          "gpio31_pad",
          "gpio32_pad",
          "gpio33_pad",
          "gpio34_pad",
          "gpio35_pad",
          "gpio36_pad",
          "gpio37_pad",
          "gpio38_pad",
          "gpio39_pad",
          "gpio40_pad",
          "gpio41_pad",
          "gpio42_pad",
          "gpio43_pad",
          "gpio44_pad",
          "gpio45_pad",
          "gpio46_pad",
          "gpio47_pad",
          "gpio48_pad",
          "gpio49_pad",
          "gpio50_pad",
          "gpio51_pad",
          "gpio52_pad",
          "gpio53_pad",
          "gpio54_pad",
          "gpio55_pad",
          "gpio56_pad",
          "gpio57_pad",
          "gpio58_pad",
          "gpio59_pad",
          "gpio60_pad",
          "gpio61_pad",
          "gpio62_pad",
          "gpio63_pad",
          "gpio64_pad"
        ]
      },
      "soc_clock_domain": {
        "vp_component": "vp.clock_engine_module",
        "frequency": 50000000,
        "factor": 1,
        "ports": [
          "out",
          "clock_in"
        ]
      },
      "cluster_clock": {
        "vp_component": "vp.clock_engine_module",
        "frequency": 50000000,
        "factor": 1,
        "ports": [
          "out",
          "clock_in"
        ]
      },
      "cluster": {
        "l1": {
          "bank0": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": true,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank1": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank2": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank3": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank4": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank5": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank6": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank7": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank8": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank9": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank10": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank11": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank12": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank13": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank14": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "bank15": {
            "size": 4096,
            "stim_file": null,
            "power_trigger": false,
            "width_bits": 2,
            "align": 0,
            "latency": 0,
            "memcheck_id": -1,
            "memcheck_base": 0,
            "memcheck_virtual_base": 0,
            "memcheck_expansion_factor": 5,
            "background": {
              "dynamic": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.000"
                    }
                  }
                }
              },
              "leakage": {
                "type": "linear",
                "unit": "W",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "0.0000052"
                    }
                  }
                }
              }
            },
            "read_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "read_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_8": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_16": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "write_32": {
              "dynamic": {
                "type": "linear",
                "unit": "pJ",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "2.124280487"
                    }
                  }
                }
              }
            },
            "vp_component": "gen_memory_memory_cpp_149327240",
            "ports": [
              "input"
            ]
          },
          "pe0_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe1_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe2_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe3_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe4_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe5_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe6_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe7_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "pe8_ico": {
            "mappings": {
              "l1": {
                "base": "0x10000000",
                "size": "0x00010000",
                "remove_offset": "0x10000000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_alias": {
                "base": "0x0",
                "size": "0x00010000",
                "remove_offset": "0x0",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts": {
                "base": "0x10100000",
                "size": "0x00010000",
                "remove_offset": "0x10100000",
                "add_offset": 0,
                "latency": 0
              },
              "l1_ts_alias": {
                "base": "0x100000",
                "size": "0x00010000",
                "remove_offset": "0x100000",
                "add_offset": 0,
                "latency": 0
              },
              "dma": {
                "base": "0x10204400",
                "size": "0x00000400",
                "remove_offset": "0x10204400",
                "add_offset": 0,
                "latency": 0
              },
              "dma_alias": {
                "base": "0x204400",
                "size": "0x00000400",
                "remove_offset": "0x204400",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit": {
                "base": "0x10204000",
                "size": "0x00000400",
                "remove_offset": "0x10204000",
                "add_offset": 0,
                "latency": 0
              },
              "event_unit_alias": {
                "base": "0x204000",
                "size": "0x00000400",
                "remove_offset": "0x204000",
                "add_offset": 0,
                "latency": 0
              },
              "cluster_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "l1",
              "l1_alias",
              "l1_ts",
              "l1_ts_alias",
              "dma",
              "dma_alias",
              "event_unit",
              "event_unit_alias",
              "cluster_ico"
            ]
          },
          "interleaver": {
            "vp_component": "pulp.cluster.l1_interleaver_impl",
            "nb_slaves": 16,
            "nb_masters": 14,
            "stage_bits": 0,
            "interleaving_bits": 2,
            "ports": [
              "in_0",
              "ts_in_0",
              "in_1",
              "ts_in_1",
              "in_2",
              "ts_in_2",
              "in_3",
              "ts_in_3",
              "in_4",
              "ts_in_4",
              "in_5",
              "ts_in_5",
              "in_6",
              "ts_in_6",
              "in_7",
              "ts_in_7",
              "in_8",
              "ts_in_8",
              "out_0",
              "out_1",
              "out_2",
              "out_3",
              "out_4",
              "out_5",
              "out_6",
              "out_7",
              "out_8",
              "out_9",
              "out_10",
              "out_11",
              "out_12",
              "out_13",
              "out_14",
              "out_15",
              "in_13",
              "in_9",
              "in_10",
              "in_11",
              "in_12",
              "ts_in_9"
            ]
          },
          "ext2loc": {
            "vp_component": "interco.converter_impl",
            "output_width": 4,
            "output_align": 4,
            "ports": [
              "input",
              "out"
            ]
          },
          "ext2loc_ts": {
            "vp_component": "interco.converter_impl",
            "output_width": 4,
            "output_align": 4,
            "ports": [
              "input",
              "out"
            ]
          },
          "bindings": [
            [
              "self->data_pe_0",
              "pe0_ico->input"
            ],
            [
              "pe0_ico->l1",
              "interleaver->in_0"
            ],
            [
              "pe0_ico->l1_alias",
              "interleaver->in_0"
            ],
            [
              "pe0_ico->l1_ts",
              "interleaver->ts_in_0"
            ],
            [
              "pe0_ico->l1_ts_alias",
              "interleaver->ts_in_0"
            ],
            [
              "pe0_ico->dma",
              "self->dma_0"
            ],
            [
              "pe0_ico->dma_alias",
              "self->dma_0"
            ],
            [
              "pe0_ico->event_unit",
              "self->event_unit_0"
            ],
            [
              "pe0_ico->event_unit_alias",
              "self->event_unit_0"
            ],
            [
              "pe0_ico->event_unit_alias",
              "self->event_unit_0"
            ],
            [
              "pe0_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_1",
              "pe1_ico->input"
            ],
            [
              "pe1_ico->l1",
              "interleaver->in_1"
            ],
            [
              "pe1_ico->l1_alias",
              "interleaver->in_1"
            ],
            [
              "pe1_ico->l1_ts",
              "interleaver->ts_in_1"
            ],
            [
              "pe1_ico->l1_ts_alias",
              "interleaver->ts_in_1"
            ],
            [
              "pe1_ico->dma",
              "self->dma_1"
            ],
            [
              "pe1_ico->dma_alias",
              "self->dma_1"
            ],
            [
              "pe1_ico->event_unit",
              "self->event_unit_1"
            ],
            [
              "pe1_ico->event_unit_alias",
              "self->event_unit_1"
            ],
            [
              "pe1_ico->event_unit_alias",
              "self->event_unit_1"
            ],
            [
              "pe1_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_2",
              "pe2_ico->input"
            ],
            [
              "pe2_ico->l1",
              "interleaver->in_2"
            ],
            [
              "pe2_ico->l1_alias",
              "interleaver->in_2"
            ],
            [
              "pe2_ico->l1_ts",
              "interleaver->ts_in_2"
            ],
            [
              "pe2_ico->l1_ts_alias",
              "interleaver->ts_in_2"
            ],
            [
              "pe2_ico->dma",
              "self->dma_2"
            ],
            [
              "pe2_ico->dma_alias",
              "self->dma_2"
            ],
            [
              "pe2_ico->event_unit",
              "self->event_unit_2"
            ],
            [
              "pe2_ico->event_unit_alias",
              "self->event_unit_2"
            ],
            [
              "pe2_ico->event_unit_alias",
              "self->event_unit_2"
            ],
            [
              "pe2_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_3",
              "pe3_ico->input"
            ],
            [
              "pe3_ico->l1",
              "interleaver->in_3"
            ],
            [
              "pe3_ico->l1_alias",
              "interleaver->in_3"
            ],
            [
              "pe3_ico->l1_ts",
              "interleaver->ts_in_3"
            ],
            [
              "pe3_ico->l1_ts_alias",
              "interleaver->ts_in_3"
            ],
            [
              "pe3_ico->dma",
              "self->dma_3"
            ],
            [
              "pe3_ico->dma_alias",
              "self->dma_3"
            ],
            [
              "pe3_ico->event_unit",
              "self->event_unit_3"
            ],
            [
              "pe3_ico->event_unit_alias",
              "self->event_unit_3"
            ],
            [
              "pe3_ico->event_unit_alias",
              "self->event_unit_3"
            ],
            [
              "pe3_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_4",
              "pe4_ico->input"
            ],
            [
              "pe4_ico->l1",
              "interleaver->in_4"
            ],
            [
              "pe4_ico->l1_alias",
              "interleaver->in_4"
            ],
            [
              "pe4_ico->l1_ts",
              "interleaver->ts_in_4"
            ],
            [
              "pe4_ico->l1_ts_alias",
              "interleaver->ts_in_4"
            ],
            [
              "pe4_ico->dma",
              "self->dma_4"
            ],
            [
              "pe4_ico->dma_alias",
              "self->dma_4"
            ],
            [
              "pe4_ico->event_unit",
              "self->event_unit_4"
            ],
            [
              "pe4_ico->event_unit_alias",
              "self->event_unit_4"
            ],
            [
              "pe4_ico->event_unit_alias",
              "self->event_unit_4"
            ],
            [
              "pe4_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_5",
              "pe5_ico->input"
            ],
            [
              "pe5_ico->l1",
              "interleaver->in_5"
            ],
            [
              "pe5_ico->l1_alias",
              "interleaver->in_5"
            ],
            [
              "pe5_ico->l1_ts",
              "interleaver->ts_in_5"
            ],
            [
              "pe5_ico->l1_ts_alias",
              "interleaver->ts_in_5"
            ],
            [
              "pe5_ico->dma",
              "self->dma_5"
            ],
            [
              "pe5_ico->dma_alias",
              "self->dma_5"
            ],
            [
              "pe5_ico->event_unit",
              "self->event_unit_5"
            ],
            [
              "pe5_ico->event_unit_alias",
              "self->event_unit_5"
            ],
            [
              "pe5_ico->event_unit_alias",
              "self->event_unit_5"
            ],
            [
              "pe5_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_6",
              "pe6_ico->input"
            ],
            [
              "pe6_ico->l1",
              "interleaver->in_6"
            ],
            [
              "pe6_ico->l1_alias",
              "interleaver->in_6"
            ],
            [
              "pe6_ico->l1_ts",
              "interleaver->ts_in_6"
            ],
            [
              "pe6_ico->l1_ts_alias",
              "interleaver->ts_in_6"
            ],
            [
              "pe6_ico->dma",
              "self->dma_6"
            ],
            [
              "pe6_ico->dma_alias",
              "self->dma_6"
            ],
            [
              "pe6_ico->event_unit",
              "self->event_unit_6"
            ],
            [
              "pe6_ico->event_unit_alias",
              "self->event_unit_6"
            ],
            [
              "pe6_ico->event_unit_alias",
              "self->event_unit_6"
            ],
            [
              "pe6_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_7",
              "pe7_ico->input"
            ],
            [
              "pe7_ico->l1",
              "interleaver->in_7"
            ],
            [
              "pe7_ico->l1_alias",
              "interleaver->in_7"
            ],
            [
              "pe7_ico->l1_ts",
              "interleaver->ts_in_7"
            ],
            [
              "pe7_ico->l1_ts_alias",
              "interleaver->ts_in_7"
            ],
            [
              "pe7_ico->dma",
              "self->dma_7"
            ],
            [
              "pe7_ico->dma_alias",
              "self->dma_7"
            ],
            [
              "pe7_ico->event_unit",
              "self->event_unit_7"
            ],
            [
              "pe7_ico->event_unit_alias",
              "self->event_unit_7"
            ],
            [
              "pe7_ico->event_unit_alias",
              "self->event_unit_7"
            ],
            [
              "pe7_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "self->data_pe_8",
              "pe8_ico->input"
            ],
            [
              "pe8_ico->l1",
              "interleaver->in_8"
            ],
            [
              "pe8_ico->l1_alias",
              "interleaver->in_8"
            ],
            [
              "pe8_ico->l1_ts",
              "interleaver->ts_in_8"
            ],
            [
              "pe8_ico->l1_ts_alias",
              "interleaver->ts_in_8"
            ],
            [
              "pe8_ico->dma",
              "self->dma_8"
            ],
            [
              "pe8_ico->dma_alias",
              "self->dma_8"
            ],
            [
              "pe8_ico->event_unit",
              "self->event_unit_8"
            ],
            [
              "pe8_ico->event_unit_alias",
              "self->event_unit_8"
            ],
            [
              "pe8_ico->event_unit_alias",
              "self->event_unit_8"
            ],
            [
              "pe8_ico->cluster_ico",
              "self->cluster_ico"
            ],
            [
              "interleaver->out_0",
              "bank0->input"
            ],
            [
              "interleaver->out_1",
              "bank1->input"
            ],
            [
              "interleaver->out_2",
              "bank2->input"
            ],
            [
              "interleaver->out_3",
              "bank3->input"
            ],
            [
              "interleaver->out_4",
              "bank4->input"
            ],
            [
              "interleaver->out_5",
              "bank5->input"
            ],
            [
              "interleaver->out_6",
              "bank6->input"
            ],
            [
              "interleaver->out_7",
              "bank7->input"
            ],
            [
              "interleaver->out_8",
              "bank8->input"
            ],
            [
              "interleaver->out_9",
              "bank9->input"
            ],
            [
              "interleaver->out_10",
              "bank10->input"
            ],
            [
              "interleaver->out_11",
              "bank11->input"
            ],
            [
              "interleaver->out_12",
              "bank12->input"
            ],
            [
              "interleaver->out_13",
              "bank13->input"
            ],
            [
              "interleaver->out_14",
              "bank14->input"
            ],
            [
              "interleaver->out_15",
              "bank15->input"
            ],
            [
              "self->ne16_in",
              "interleaver->in_13"
            ],
            [
              "self->dma_in_0",
              "interleaver->in_9"
            ],
            [
              "self->dma_in_1",
              "interleaver->in_10"
            ],
            [
              "self->dma_in_2",
              "interleaver->in_11"
            ],
            [
              "self->dma_in_3",
              "interleaver->in_12"
            ],
            [
              "self->ext2loc",
              "ext2loc->input"
            ],
            [
              "ext2loc->out",
              "interleaver->in_9"
            ],
            [
              "self->ext2loc_ts",
              "ext2loc_ts->input"
            ],
            [
              "ext2loc_ts->out",
              "interleaver->ts_in_9"
            ]
          ],
          "components": [
            "bank0",
            "bank1",
            "bank2",
            "bank3",
            "bank4",
            "bank5",
            "bank6",
            "bank7",
            "bank8",
            "bank9",
            "bank10",
            "bank11",
            "bank12",
            "bank13",
            "bank14",
            "bank15",
            "pe0_ico",
            "pe1_ico",
            "pe2_ico",
            "pe3_ico",
            "pe4_ico",
            "pe5_ico",
            "pe6_ico",
            "pe7_ico",
            "pe8_ico",
            "interleaver",
            "ext2loc",
            "ext2loc_ts"
          ],
          "ports": [
            "data_pe_0",
            "dma_0",
            "event_unit_0",
            "cluster_ico",
            "data_pe_1",
            "dma_1",
            "event_unit_1",
            "data_pe_2",
            "dma_2",
            "event_unit_2",
            "data_pe_3",
            "dma_3",
            "event_unit_3",
            "data_pe_4",
            "dma_4",
            "event_unit_4",
            "data_pe_5",
            "dma_5",
            "event_unit_5",
            "data_pe_6",
            "dma_6",
            "event_unit_6",
            "data_pe_7",
            "dma_7",
            "event_unit_7",
            "data_pe_8",
            "dma_8",
            "event_unit_8",
            "ne16_in",
            "dma_in_0",
            "dma_in_1",
            "dma_in_2",
            "dma_in_3",
            "ext2loc",
            "ext2loc_ts",
            "dma_alias_0",
            "event_unit_alias_0",
            "dma_alias_1",
            "event_unit_alias_1",
            "dma_alias_2",
            "event_unit_alias_2",
            "dma_alias_3",
            "event_unit_alias_3",
            "dma_alias_4",
            "event_unit_alias_4",
            "dma_alias_5",
            "event_unit_alias_5",
            "dma_alias_6",
            "event_unit_alias_6",
            "dma_alias_7",
            "event_unit_alias_7",
            "dma_alias_8",
            "event_unit_alias_8",
            "ext_counter_0[12]",
            "ext_counter_0[13]",
            "ext_counter_0[14]",
            "ext_counter_0[15]",
            "ext_counter_0[16]",
            "ext_counter_1[12]",
            "ext_counter_1[13]",
            "ext_counter_1[14]",
            "ext_counter_1[15]",
            "ext_counter_1[16]",
            "ext_counter_2[12]",
            "ext_counter_2[13]",
            "ext_counter_2[14]",
            "ext_counter_2[15]",
            "ext_counter_2[16]",
            "ext_counter_3[12]",
            "ext_counter_3[13]",
            "ext_counter_3[14]",
            "ext_counter_3[15]",
            "ext_counter_3[16]",
            "ext_counter_4[12]",
            "ext_counter_4[13]",
            "ext_counter_4[14]",
            "ext_counter_4[15]",
            "ext_counter_4[16]",
            "ext_counter_5[12]",
            "ext_counter_5[13]",
            "ext_counter_5[14]",
            "ext_counter_5[15]",
            "ext_counter_5[16]",
            "ext_counter_6[12]",
            "ext_counter_6[13]",
            "ext_counter_6[14]",
            "ext_counter_6[15]",
            "ext_counter_6[16]",
            "ext_counter_7[12]",
            "ext_counter_7[13]",
            "ext_counter_7[14]",
            "ext_counter_7[15]",
            "ext_counter_7[16]",
            "ext_counter_8[12]",
            "ext_counter_8[13]",
            "ext_counter_8[14]",
            "ext_counter_8[15]",
            "ext_counter_8[16]"
          ],
          "mapping": {
            "base": "0x10000000",
            "size": "0x00010000",
            "remove_offset": "0x10000000"
          },
          "ts_mapping": {
            "base": "0x10100000",
            "size": "0x00010000",
            "remove_offset": "0x10100000"
          },
          "banking_factor": 2,
          "power_models": "pulp/chips/pulp_open/power_models/l1/l1.json"
        },
        "pe0": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 0,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe1": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 1,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe2": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 2,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe3": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 3,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe4": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 4,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe5": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 5,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe6": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 6,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe7": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 7,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "pe8": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 0,
          "core_id": 8,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_cluster_cpp_73949500",
          "ports": [
            "data",
            "data_debug",
            "fetch",
            "irq_ack",
            "halt",
            "ext_counter[12]",
            "ext_counter[13]",
            "ext_counter[14]",
            "ext_counter[15]",
            "ext_counter[16]",
            "clock",
            "irq_req",
            "bootaddr",
            "fetchen",
            "halt_status",
            "flush_cache"
          ]
        },
        "icache": {
          "l0_bank0": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank1": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank2": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank3": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank4": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank5": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank6": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank7": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l0_bank8": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 5,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 0,
            "enabled": false,
            "ports": [
              "input",
              "refill",
              "enable",
              "flush"
            ]
          },
          "l1_bank0": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 5,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 0,
            "refill_shift": 1,
            "enabled": false,
            "ports": [
              "refill",
              "enable",
              "flush",
              "input"
            ]
          },
          "l1_bank1": {
            "vp_component": "cache.cache_impl",
            "nb_sets_bits": 5,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "nb_ports": 1,
            "refill_latency": 2,
            "add_offset": 16,
            "refill_shift": 1,
            "enabled": false,
            "ports": [
              "refill",
              "enable",
              "flush",
              "input"
            ]
          },
          "interleaver": {
            "vp_component": "interco.interleaver_impl",
            "nb_slaves": 2,
            "nb_masters": 0,
            "interleaving_bits": 4,
            "stage_bits": 0,
            "remove_offset": 0,
            "ports": [
              "input",
              "out_0",
              "out_1"
            ]
          },
          "has_cc": true,
          "nb_cores": 9,
          "nb_l1_banks": 2,
          "l0": {
            "nb_sets_bits": 3,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "refill_latency": 2
          },
          "l0_cc": {
            "nb_sets_bits": 5,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "refill_latency": 2
          },
          "l1": {
            "nb_sets_bits": 5,
            "nb_ways_bits": 2,
            "line_size_bits": 4,
            "refill_latency": 2
          },
          "bindings": [
            [
              "self->input_0",
              "l0_bank0->input"
            ],
            [
              "l0_bank0->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank0->enable"
            ],
            [
              "self->flush",
              "l0_bank0->flush"
            ],
            [
              "self->input_1",
              "l0_bank1->input"
            ],
            [
              "l0_bank1->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank1->enable"
            ],
            [
              "self->flush",
              "l0_bank1->flush"
            ],
            [
              "self->input_2",
              "l0_bank2->input"
            ],
            [
              "l0_bank2->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank2->enable"
            ],
            [
              "self->flush",
              "l0_bank2->flush"
            ],
            [
              "self->input_3",
              "l0_bank3->input"
            ],
            [
              "l0_bank3->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank3->enable"
            ],
            [
              "self->flush",
              "l0_bank3->flush"
            ],
            [
              "self->input_4",
              "l0_bank4->input"
            ],
            [
              "l0_bank4->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank4->enable"
            ],
            [
              "self->flush",
              "l0_bank4->flush"
            ],
            [
              "self->input_5",
              "l0_bank5->input"
            ],
            [
              "l0_bank5->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank5->enable"
            ],
            [
              "self->flush",
              "l0_bank5->flush"
            ],
            [
              "self->input_6",
              "l0_bank6->input"
            ],
            [
              "l0_bank6->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank6->enable"
            ],
            [
              "self->flush",
              "l0_bank6->flush"
            ],
            [
              "self->input_7",
              "l0_bank7->input"
            ],
            [
              "l0_bank7->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank7->enable"
            ],
            [
              "self->flush",
              "l0_bank7->flush"
            ],
            [
              "self->input_8",
              "l0_bank8->input"
            ],
            [
              "l0_bank8->refill",
              "interleaver->input"
            ],
            [
              "self->enable",
              "l0_bank8->enable"
            ],
            [
              "self->flush",
              "l0_bank8->flush"
            ],
            [
              "l1_bank0->refill",
              "self->refill"
            ],
            [
              "self->enable",
              "l1_bank0->enable"
            ],
            [
              "self->flush",
              "l1_bank0->flush"
            ],
            [
              "l1_bank1->refill",
              "self->refill"
            ],
            [
              "self->enable",
              "l1_bank1->enable"
            ],
            [
              "self->flush",
              "l1_bank1->flush"
            ],
            [
              "interleaver->out_0",
              "l1_bank0->input"
            ],
            [
              "interleaver->out_1",
              "l1_bank1->input"
            ]
          ],
          "components": [
            "l0_bank0",
            "l0_bank1",
            "l0_bank2",
            "l0_bank3",
            "l0_bank4",
            "l0_bank5",
            "l0_bank6",
            "l0_bank7",
            "l0_bank8",
            "l1_bank0",
            "l1_bank1",
            "interleaver"
          ],
          "ports": [
            "input_0",
            "enable",
            "flush",
            "input_1",
            "input_2",
            "input_3",
            "input_4",
            "input_5",
            "input_6",
            "input_7",
            "input_8",
            "refill",
            "flush_line",
            "flush_line_addr"
          ],
          "config": {
            "has_cc": true,
            "nb_cores": 9,
            "nb_l1_banks": 2,
            "l0": {
              "nb_sets_bits": 3,
              "nb_ways_bits": 2,
              "line_size_bits": 4,
              "refill_latency": 2
            },
            "l0_cc": {
              "nb_sets_bits": 5,
              "nb_ways_bits": 2,
              "line_size_bits": 4,
              "refill_latency": 2
            },
            "l1": {
              "nb_sets_bits": 5,
              "nb_ways_bits": 2,
              "line_size_bits": 4,
              "refill_latency": 2
            }
          }
        },
        "event_unit": {
          "vp_component": "pulp.event_unit.eu_v3_impl",
          "nb_core": 9,
          "properties": {
            "dispatch": {
              "size": 8
            },
            "mutex": {
              "nb_mutexes": 8
            },
            "barriers": {
              "nb_barriers": 9
            },
            "semaphores": {
              "nb_semaphores": 16,
              "width": 12
            },
            "bitfields": {
              "nb_bitfields": 24
            },
            "soc_event": {
              "nb_fifo_events": 8,
              "fifo_event": 27
            },
            "events": {
              "barrier": 16,
              "mutex": 17,
              "dispatch": 18,
              "semaphore": 19
            }
          },
          "ports": [
            "demux_in_0",
            "demux_in_1",
            "demux_in_2",
            "demux_in_3",
            "demux_in_4",
            "demux_in_5",
            "demux_in_6",
            "demux_in_7",
            "demux_in_8",
            "irq_ack_0",
            "irq_ack_1",
            "irq_ack_2",
            "irq_ack_3",
            "irq_ack_4",
            "irq_ack_5",
            "irq_ack_6",
            "irq_ack_7",
            "irq_ack_8",
            "clock_0",
            "irq_req_0",
            "clock_1",
            "irq_req_1",
            "clock_2",
            "irq_req_2",
            "clock_3",
            "irq_req_3",
            "clock_4",
            "irq_req_4",
            "clock_5",
            "irq_req_5",
            "clock_6",
            "irq_req_6",
            "clock_7",
            "irq_req_7",
            "clock_8",
            "irq_req_8",
            "input",
            "in_event_8_pe_0",
            "in_event_9_pe_0",
            "in_event_22_pe_0",
            "in_event_8_pe_1",
            "in_event_9_pe_1",
            "in_event_22_pe_1",
            "in_event_8_pe_2",
            "in_event_9_pe_2",
            "in_event_22_pe_2",
            "in_event_8_pe_3",
            "in_event_9_pe_3",
            "in_event_22_pe_3",
            "in_event_8_pe_4",
            "in_event_9_pe_4",
            "in_event_22_pe_4",
            "in_event_8_pe_5",
            "in_event_9_pe_5",
            "in_event_22_pe_5",
            "in_event_8_pe_6",
            "in_event_9_pe_6",
            "in_event_22_pe_6",
            "in_event_8_pe_7",
            "in_event_9_pe_7",
            "in_event_22_pe_7",
            "in_event_8_pe_8",
            "in_event_9_pe_8",
            "in_event_22_pe_8",
            "in_event_10_pe_0",
            "in_event_11_pe_0",
            "in_event_10_pe_1",
            "in_event_11_pe_1",
            "in_event_10_pe_2",
            "in_event_11_pe_2",
            "in_event_10_pe_3",
            "in_event_11_pe_3",
            "in_event_10_pe_4",
            "in_event_11_pe_4",
            "in_event_10_pe_5",
            "in_event_11_pe_5",
            "in_event_10_pe_6",
            "in_event_11_pe_6",
            "in_event_10_pe_7",
            "in_event_11_pe_7",
            "in_event_10_pe_8",
            "in_event_11_pe_8"
          ]
        },
        "cluster_ico": {
          "mappings": {
            "error": {
              "base": "0x10000000",
              "size": "0x00400000",
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "soc": {
              "base": 0,
              "size": 0,
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "l1": {
              "base": "0x10000000",
              "size": "0x00010000",
              "remove_offset": "0x10000000",
              "add_offset": 0,
              "latency": 0
            },
            "l1_ts": {
              "base": "0x10100000",
              "size": "0x00010000",
              "remove_offset": "0x10100000",
              "add_offset": 0,
              "latency": 0
            },
            "periph_ico": {
              "base": "0x10200000",
              "size": "0x00200000",
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "periph_ico_alias": {
              "base": "0x00200000",
              "size": "0x00200000",
              "remove_offset": 0,
              "add_offset": 268435456,
              "latency": 0
            }
          },
          "latency": 2,
          "bandwidth": 0,
          "nb_input_port": 1,
          "vp_component": "gen_interco_router_common_cpp_121245830",
          "ports": [
            "input",
            "soc",
            "l1",
            "l1_ts",
            "periph_ico",
            "periph_ico_alias"
          ]
        },
        "periph_ico": {
          "mappings": {
            "error": {
              "base": "0x10000000",
              "size": "0x00400000",
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "cluster_ico": {
              "base": 0,
              "size": 0,
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "event_unit": {
              "base": "0x10200800",
              "size": "0x00000800",
              "remove_offset": "0x10200800",
              "add_offset": 0,
              "latency": 0
            },
            "cluster_ctrl": {
              "base": "0x10200000",
              "size": "0x00000400",
              "remove_offset": "0x10200000",
              "add_offset": 0,
              "latency": 0
            },
            "icache_ctrl": {
              "base": "0x10201400",
              "size": "0x00000400",
              "remove_offset": "0x10201400",
              "add_offset": 0,
              "latency": 0
            },
            "timer": {
              "base": "0x10200400",
              "size": "0x00000400",
              "remove_offset": "0x10200400",
              "add_offset": 0,
              "latency": 0
            },
            "dma": {
              "base": "0x10201800",
              "size": "0x00000400",
              "remove_offset": "0x10201800",
              "add_offset": 0,
              "latency": 0
            }
          },
          "latency": 0,
          "bandwidth": 0,
          "nb_input_port": 1,
          "vp_component": "gen_interco_router_common_cpp_121245830",
          "ports": [
            "input",
            "cluster_ico",
            "event_unit",
            "cluster_ctrl",
            "icache_ctrl",
            "timer",
            "dma"
          ]
        },
        "demux_periph_ico": {
          "mappings": {},
          "latency": 0,
          "bandwidth": 0,
          "nb_input_port": 1,
          "vp_component": "gen_interco_router_common_cpp_121245830"
        },
        "dma": {
          "vp_component": "pulp.mchan.mchan_v7_impl",
          "nb_channels": 10,
          "core_queue_depth": 2,
          "global_queue_depth": 8,
          "is_64": false,
          "max_nb_ext_read_req": 8,
          "max_nb_ext_write_req": 8,
          "max_burst_length": 256,
          "nb_loc_ports": 4,
          "tcdm_addr_width": 20,
          "ports": [
            "in_0",
            "in_1",
            "in_2",
            "in_3",
            "in_4",
            "in_5",
            "in_6",
            "in_7",
            "in_8",
            "in_9",
            "ext_irq_itf",
            "ext_itf",
            "loc_itf_0",
            "loc_itf_1",
            "loc_itf_2",
            "loc_itf_3",
            "event_itf_0",
            "irq_itf_0",
            "event_itf_1",
            "irq_itf_1",
            "event_itf_2",
            "irq_itf_2",
            "event_itf_3",
            "irq_itf_3",
            "event_itf_4",
            "irq_itf_4",
            "event_itf_5",
            "irq_itf_5",
            "event_itf_6",
            "irq_itf_6",
            "event_itf_7",
            "irq_itf_7",
            "event_itf_8",
            "irq_itf_8"
          ]
        },
        "timer": {
          "vp_component": "pulp.timer.timer_v2_impl",
          "ports": [
            "input",
            "ref_clock",
            "irq_itf_0",
            "irq_itf_1"
          ]
        },
        "cluster_ctrl": {
          "vp_component": "pulp.cluster.cluster_ctrl_v2_impl",
          "nb_core": 9,
          "ports": [
            "input",
            "bootaddr_0",
            "fetchen_0",
            "halt_0",
            "core_halt_0",
            "bootaddr_1",
            "fetchen_1",
            "halt_1",
            "core_halt_1",
            "bootaddr_2",
            "fetchen_2",
            "halt_2",
            "core_halt_2",
            "bootaddr_3",
            "fetchen_3",
            "halt_3",
            "core_halt_3",
            "bootaddr_4",
            "fetchen_4",
            "halt_4",
            "core_halt_4",
            "bootaddr_5",
            "fetchen_5",
            "halt_5",
            "core_halt_5",
            "bootaddr_6",
            "fetchen_6",
            "halt_6",
            "core_halt_6",
            "bootaddr_7",
            "fetchen_7",
            "halt_7",
            "core_halt_7",
            "bootaddr_8",
            "fetchen_8",
            "halt_8",
            "core_halt_8"
          ]
        },
        "icache_ctrl": {
          "vp_component": "pulp.icache_ctrl.icache_ctrl_v2_impl",
          "ports": [
            "input",
            "enable",
            "flush",
            "flush_line",
            "flush_line_addr"
          ]
        },
        "alias": "0x00000000",
        "mapping": {
          "base": "0x10000000",
          "size": "0x00400000"
        },
        "version": 5,
        "json_file": "cluster_v6",
        "nb_pe": 9,
        "has_cc": true,
        "pe": {
          "irq": [
            null,
            null,
            null,
            null,
            null,
            null,
            null,
            null,
            "dma_0",
            "dma_1",
            "timer_0",
            "timer_1",
            "acc_0",
            "acc_1",
            "acc_2",
            "acc_3",
            "eu_bar",
            "eu_mutex",
            "eu_dispatch",
            null,
            null,
            null,
            "dma_ext",
            null,
            null,
            null,
            null,
            null,
            "mpu_error",
            null,
            "soc_event",
            "soc_fifo"
          ]
        },
        "peripherals": {
          "mapping": {
            "base": "0x10200000",
            "size": "0x00200000"
          },
          "alias": {
            "base": "0x00200000",
            "size": "0x00200000"
          },
          "cluster_ctrl": {
            "mapping": {
              "base": "0x10200000",
              "size": "0x00000400",
              "remove_offset": "0x10200000"
            }
          },
          "timer": {
            "mapping": {
              "base": "0x10200400",
              "size": "0x00000400",
              "remove_offset": "0x10200400"
            }
          },
          "event_unit": {
            "version": "4",
            "mapping": {
              "base": "0x10200800",
              "size": "0x00000800",
              "remove_offset": "0x10200800"
            },
            "config": {
              "nb_core": 9,
              "properties": {
                "dispatch": {
                  "size": 8
                },
                "mutex": {
                  "nb_mutexes": 8
                },
                "barriers": {
                  "nb_barriers": 9
                },
                "semaphores": {
                  "nb_semaphores": 16,
                  "width": 12
                },
                "bitfields": {
                  "nb_bitfields": 24
                },
                "soc_event": {
                  "nb_fifo_events": 8,
                  "fifo_event": 27
                },
                "events": {
                  "barrier": 16,
                  "mutex": 17,
                  "dispatch": 18,
                  "semaphore": 19
                }
              }
            }
          },
          "ne16": {
            "mapping": {
              "base": "0x10201000",
              "size": "0x00000400",
              "remove_offset": "0x10201000"
            }
          },
          "icache_ctrl": {
            "mapping": {
              "base": "0x10201400",
              "size": "0x00000400",
              "remove_offset": "0x10201400"
            }
          },
          "dma": {
            "version": 7,
            "mapping": {
              "base": "0x10201800",
              "size": "0x00000400",
              "remove_offset": "0x10201800"
            }
          },
          "dbg_unit": {
            "base": "0x10300000",
            "size": "0x00008000"
          },
          "cluster_ico": {}
        },
        "demux_peripherals": {
          "base": "0x10204000",
          "event_unit": {
            "mapping": {
              "base": "0x10204000",
              "size": "0x00000400",
              "remove_offset": "0x10204000"
            }
          },
          "dma": {
            "mapping": {
              "base": "0x10204400",
              "size": "0x00000400",
              "remove_offset": "0x10204400"
            }
          }
        },
        "bindings": [
          [
            "l1->dma_0",
            "dma->in_0"
          ],
          [
            "l1->dma_alias_0",
            "dma->in_0"
          ],
          [
            "l1->event_unit_0",
            "event_unit->demux_in_0"
          ],
          [
            "l1->event_unit_alias_0",
            "event_unit->demux_in_0"
          ],
          [
            "l1->dma_1",
            "dma->in_1"
          ],
          [
            "l1->dma_alias_1",
            "dma->in_1"
          ],
          [
            "l1->event_unit_1",
            "event_unit->demux_in_1"
          ],
          [
            "l1->event_unit_alias_1",
            "event_unit->demux_in_1"
          ],
          [
            "l1->dma_2",
            "dma->in_2"
          ],
          [
            "l1->dma_alias_2",
            "dma->in_2"
          ],
          [
            "l1->event_unit_2",
            "event_unit->demux_in_2"
          ],
          [
            "l1->event_unit_alias_2",
            "event_unit->demux_in_2"
          ],
          [
            "l1->dma_3",
            "dma->in_3"
          ],
          [
            "l1->dma_alias_3",
            "dma->in_3"
          ],
          [
            "l1->event_unit_3",
            "event_unit->demux_in_3"
          ],
          [
            "l1->event_unit_alias_3",
            "event_unit->demux_in_3"
          ],
          [
            "l1->dma_4",
            "dma->in_4"
          ],
          [
            "l1->dma_alias_4",
            "dma->in_4"
          ],
          [
            "l1->event_unit_4",
            "event_unit->demux_in_4"
          ],
          [
            "l1->event_unit_alias_4",
            "event_unit->demux_in_4"
          ],
          [
            "l1->dma_5",
            "dma->in_5"
          ],
          [
            "l1->dma_alias_5",
            "dma->in_5"
          ],
          [
            "l1->event_unit_5",
            "event_unit->demux_in_5"
          ],
          [
            "l1->event_unit_alias_5",
            "event_unit->demux_in_5"
          ],
          [
            "l1->dma_6",
            "dma->in_6"
          ],
          [
            "l1->dma_alias_6",
            "dma->in_6"
          ],
          [
            "l1->event_unit_6",
            "event_unit->demux_in_6"
          ],
          [
            "l1->event_unit_alias_6",
            "event_unit->demux_in_6"
          ],
          [
            "l1->dma_7",
            "dma->in_7"
          ],
          [
            "l1->dma_alias_7",
            "dma->in_7"
          ],
          [
            "l1->event_unit_7",
            "event_unit->demux_in_7"
          ],
          [
            "l1->event_unit_alias_7",
            "event_unit->demux_in_7"
          ],
          [
            "l1->dma_8",
            "dma->in_8"
          ],
          [
            "l1->dma_alias_8",
            "dma->in_8"
          ],
          [
            "l1->event_unit_8",
            "event_unit->demux_in_8"
          ],
          [
            "l1->event_unit_alias_8",
            "event_unit->demux_in_8"
          ],
          [
            "l1->cluster_ico",
            "cluster_ico->input"
          ],
          [
            "pe0->data",
            "l1->data_pe_0"
          ],
          [
            "pe0->data_debug",
            "l1->data_pe_0"
          ],
          [
            "pe0->fetch",
            "icache->input_0"
          ],
          [
            "pe0->irq_ack",
            "event_unit->irq_ack_0"
          ],
          [
            "self->halt_pe0",
            "pe0->halt"
          ],
          [
            "pe0->ext_counter[12]",
            "l1->ext_counter_0[12]"
          ],
          [
            "pe0->ext_counter[13]",
            "l1->ext_counter_0[13]"
          ],
          [
            "pe0->ext_counter[14]",
            "l1->ext_counter_0[14]"
          ],
          [
            "pe0->ext_counter[15]",
            "l1->ext_counter_0[15]"
          ],
          [
            "pe0->ext_counter[16]",
            "l1->ext_counter_0[16]"
          ],
          [
            "pe1->data",
            "l1->data_pe_1"
          ],
          [
            "pe1->data_debug",
            "l1->data_pe_1"
          ],
          [
            "pe1->fetch",
            "icache->input_1"
          ],
          [
            "pe1->irq_ack",
            "event_unit->irq_ack_1"
          ],
          [
            "self->halt_pe1",
            "pe1->halt"
          ],
          [
            "pe1->ext_counter[12]",
            "l1->ext_counter_1[12]"
          ],
          [
            "pe1->ext_counter[13]",
            "l1->ext_counter_1[13]"
          ],
          [
            "pe1->ext_counter[14]",
            "l1->ext_counter_1[14]"
          ],
          [
            "pe1->ext_counter[15]",
            "l1->ext_counter_1[15]"
          ],
          [
            "pe1->ext_counter[16]",
            "l1->ext_counter_1[16]"
          ],
          [
            "pe2->data",
            "l1->data_pe_2"
          ],
          [
            "pe2->data_debug",
            "l1->data_pe_2"
          ],
          [
            "pe2->fetch",
            "icache->input_2"
          ],
          [
            "pe2->irq_ack",
            "event_unit->irq_ack_2"
          ],
          [
            "self->halt_pe2",
            "pe2->halt"
          ],
          [
            "pe2->ext_counter[12]",
            "l1->ext_counter_2[12]"
          ],
          [
            "pe2->ext_counter[13]",
            "l1->ext_counter_2[13]"
          ],
          [
            "pe2->ext_counter[14]",
            "l1->ext_counter_2[14]"
          ],
          [
            "pe2->ext_counter[15]",
            "l1->ext_counter_2[15]"
          ],
          [
            "pe2->ext_counter[16]",
            "l1->ext_counter_2[16]"
          ],
          [
            "pe3->data",
            "l1->data_pe_3"
          ],
          [
            "pe3->data_debug",
            "l1->data_pe_3"
          ],
          [
            "pe3->fetch",
            "icache->input_3"
          ],
          [
            "pe3->irq_ack",
            "event_unit->irq_ack_3"
          ],
          [
            "self->halt_pe3",
            "pe3->halt"
          ],
          [
            "pe3->ext_counter[12]",
            "l1->ext_counter_3[12]"
          ],
          [
            "pe3->ext_counter[13]",
            "l1->ext_counter_3[13]"
          ],
          [
            "pe3->ext_counter[14]",
            "l1->ext_counter_3[14]"
          ],
          [
            "pe3->ext_counter[15]",
            "l1->ext_counter_3[15]"
          ],
          [
            "pe3->ext_counter[16]",
            "l1->ext_counter_3[16]"
          ],
          [
            "pe4->data",
            "l1->data_pe_4"
          ],
          [
            "pe4->data_debug",
            "l1->data_pe_4"
          ],
          [
            "pe4->fetch",
            "icache->input_4"
          ],
          [
            "pe4->irq_ack",
            "event_unit->irq_ack_4"
          ],
          [
            "self->halt_pe4",
            "pe4->halt"
          ],
          [
            "pe4->ext_counter[12]",
            "l1->ext_counter_4[12]"
          ],
          [
            "pe4->ext_counter[13]",
            "l1->ext_counter_4[13]"
          ],
          [
            "pe4->ext_counter[14]",
            "l1->ext_counter_4[14]"
          ],
          [
            "pe4->ext_counter[15]",
            "l1->ext_counter_4[15]"
          ],
          [
            "pe4->ext_counter[16]",
            "l1->ext_counter_4[16]"
          ],
          [
            "pe5->data",
            "l1->data_pe_5"
          ],
          [
            "pe5->data_debug",
            "l1->data_pe_5"
          ],
          [
            "pe5->fetch",
            "icache->input_5"
          ],
          [
            "pe5->irq_ack",
            "event_unit->irq_ack_5"
          ],
          [
            "self->halt_pe5",
            "pe5->halt"
          ],
          [
            "pe5->ext_counter[12]",
            "l1->ext_counter_5[12]"
          ],
          [
            "pe5->ext_counter[13]",
            "l1->ext_counter_5[13]"
          ],
          [
            "pe5->ext_counter[14]",
            "l1->ext_counter_5[14]"
          ],
          [
            "pe5->ext_counter[15]",
            "l1->ext_counter_5[15]"
          ],
          [
            "pe5->ext_counter[16]",
            "l1->ext_counter_5[16]"
          ],
          [
            "pe6->data",
            "l1->data_pe_6"
          ],
          [
            "pe6->data_debug",
            "l1->data_pe_6"
          ],
          [
            "pe6->fetch",
            "icache->input_6"
          ],
          [
            "pe6->irq_ack",
            "event_unit->irq_ack_6"
          ],
          [
            "self->halt_pe6",
            "pe6->halt"
          ],
          [
            "pe6->ext_counter[12]",
            "l1->ext_counter_6[12]"
          ],
          [
            "pe6->ext_counter[13]",
            "l1->ext_counter_6[13]"
          ],
          [
            "pe6->ext_counter[14]",
            "l1->ext_counter_6[14]"
          ],
          [
            "pe6->ext_counter[15]",
            "l1->ext_counter_6[15]"
          ],
          [
            "pe6->ext_counter[16]",
            "l1->ext_counter_6[16]"
          ],
          [
            "pe7->data",
            "l1->data_pe_7"
          ],
          [
            "pe7->data_debug",
            "l1->data_pe_7"
          ],
          [
            "pe7->fetch",
            "icache->input_7"
          ],
          [
            "pe7->irq_ack",
            "event_unit->irq_ack_7"
          ],
          [
            "self->halt_pe7",
            "pe7->halt"
          ],
          [
            "pe7->ext_counter[12]",
            "l1->ext_counter_7[12]"
          ],
          [
            "pe7->ext_counter[13]",
            "l1->ext_counter_7[13]"
          ],
          [
            "pe7->ext_counter[14]",
            "l1->ext_counter_7[14]"
          ],
          [
            "pe7->ext_counter[15]",
            "l1->ext_counter_7[15]"
          ],
          [
            "pe7->ext_counter[16]",
            "l1->ext_counter_7[16]"
          ],
          [
            "pe8->data",
            "l1->data_pe_8"
          ],
          [
            "pe8->data_debug",
            "l1->data_pe_8"
          ],
          [
            "pe8->fetch",
            "icache->input_8"
          ],
          [
            "pe8->irq_ack",
            "event_unit->irq_ack_8"
          ],
          [
            "self->halt_pe8",
            "pe8->halt"
          ],
          [
            "pe8->ext_counter[12]",
            "l1->ext_counter_8[12]"
          ],
          [
            "pe8->ext_counter[13]",
            "l1->ext_counter_8[13]"
          ],
          [
            "pe8->ext_counter[14]",
            "l1->ext_counter_8[14]"
          ],
          [
            "pe8->ext_counter[15]",
            "l1->ext_counter_8[15]"
          ],
          [
            "pe8->ext_counter[16]",
            "l1->ext_counter_8[16]"
          ],
          [
            "icache->refill",
            "cluster_ico->input"
          ],
          [
            "event_unit->clock_0",
            "pe0->clock"
          ],
          [
            "event_unit->irq_req_0",
            "pe0->irq_req"
          ],
          [
            "event_unit->clock_1",
            "pe1->clock"
          ],
          [
            "event_unit->irq_req_1",
            "pe1->irq_req"
          ],
          [
            "event_unit->clock_2",
            "pe2->clock"
          ],
          [
            "event_unit->irq_req_2",
            "pe2->irq_req"
          ],
          [
            "event_unit->clock_3",
            "pe3->clock"
          ],
          [
            "event_unit->irq_req_3",
            "pe3->irq_req"
          ],
          [
            "event_unit->clock_4",
            "pe4->clock"
          ],
          [
            "event_unit->irq_req_4",
            "pe4->irq_req"
          ],
          [
            "event_unit->clock_5",
            "pe5->clock"
          ],
          [
            "event_unit->irq_req_5",
            "pe5->irq_req"
          ],
          [
            "event_unit->clock_6",
            "pe6->clock"
          ],
          [
            "event_unit->irq_req_6",
            "pe6->irq_req"
          ],
          [
            "event_unit->clock_7",
            "pe7->clock"
          ],
          [
            "event_unit->irq_req_7",
            "pe7->irq_req"
          ],
          [
            "event_unit->clock_8",
            "pe8->clock"
          ],
          [
            "event_unit->irq_req_8",
            "pe8->irq_req"
          ],
          [
            "self->input",
            "cluster_ico->input"
          ],
          [
            "cluster_ico->soc",
            "self->soc"
          ],
          [
            "cluster_ico->l1",
            "l1->ext2loc"
          ],
          [
            "cluster_ico->l1_ts",
            "l1->ext2loc_ts"
          ],
          [
            "cluster_ico->periph_ico",
            "periph_ico->input"
          ],
          [
            "cluster_ico->periph_ico_alias",
            "periph_ico->input"
          ],
          [
            "periph_ico->cluster_ico",
            "cluster_ico->input"
          ],
          [
            "periph_ico->event_unit",
            "event_unit->input"
          ],
          [
            "periph_ico->cluster_ctrl",
            "cluster_ctrl->input"
          ],
          [
            "periph_ico->icache_ctrl",
            "icache_ctrl->input"
          ],
          [
            "periph_ico->timer",
            "timer->input"
          ],
          [
            "periph_ico->dma",
            "dma->in_9"
          ],
          [
            "dma->ext_irq_itf",
            "self->dma_irq"
          ],
          [
            "dma->ext_itf",
            "cluster_ico->input"
          ],
          [
            "dma->loc_itf_0",
            "l1->dma_in_0"
          ],
          [
            "dma->loc_itf_1",
            "l1->dma_in_1"
          ],
          [
            "dma->loc_itf_2",
            "l1->dma_in_2"
          ],
          [
            "dma->loc_itf_3",
            "l1->dma_in_3"
          ],
          [
            "dma->event_itf_0",
            "event_unit->in_event_8_pe_0"
          ],
          [
            "dma->irq_itf_0",
            "event_unit->in_event_9_pe_0"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_0"
          ],
          [
            "dma->event_itf_1",
            "event_unit->in_event_8_pe_1"
          ],
          [
            "dma->irq_itf_1",
            "event_unit->in_event_9_pe_1"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_1"
          ],
          [
            "dma->event_itf_2",
            "event_unit->in_event_8_pe_2"
          ],
          [
            "dma->irq_itf_2",
            "event_unit->in_event_9_pe_2"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_2"
          ],
          [
            "dma->event_itf_3",
            "event_unit->in_event_8_pe_3"
          ],
          [
            "dma->irq_itf_3",
            "event_unit->in_event_9_pe_3"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_3"
          ],
          [
            "dma->event_itf_4",
            "event_unit->in_event_8_pe_4"
          ],
          [
            "dma->irq_itf_4",
            "event_unit->in_event_9_pe_4"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_4"
          ],
          [
            "dma->event_itf_5",
            "event_unit->in_event_8_pe_5"
          ],
          [
            "dma->irq_itf_5",
            "event_unit->in_event_9_pe_5"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_5"
          ],
          [
            "dma->event_itf_6",
            "event_unit->in_event_8_pe_6"
          ],
          [
            "dma->irq_itf_6",
            "event_unit->in_event_9_pe_6"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_6"
          ],
          [
            "dma->event_itf_7",
            "event_unit->in_event_8_pe_7"
          ],
          [
            "dma->irq_itf_7",
            "event_unit->in_event_9_pe_7"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_7"
          ],
          [
            "dma->event_itf_8",
            "event_unit->in_event_8_pe_8"
          ],
          [
            "dma->irq_itf_8",
            "event_unit->in_event_9_pe_8"
          ],
          [
            "dma->ext_irq_itf",
            "event_unit->in_event_22_pe_8"
          ],
          [
            "self->ref_clock",
            "timer->ref_clock"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_0"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_0"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_1"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_1"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_2"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_2"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_3"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_3"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_4"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_4"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_5"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_5"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_6"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_6"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_7"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_7"
          ],
          [
            "timer->irq_itf_0",
            "event_unit->in_event_10_pe_8"
          ],
          [
            "timer->irq_itf_1",
            "event_unit->in_event_11_pe_8"
          ],
          [
            "cluster_ctrl->bootaddr_0",
            "pe0->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_0",
            "pe0->fetchen"
          ],
          [
            "cluster_ctrl->halt_0",
            "pe0->halt"
          ],
          [
            "pe0->halt_status",
            "cluster_ctrl->core_halt_0"
          ],
          [
            "cluster_ctrl->bootaddr_1",
            "pe1->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_1",
            "pe1->fetchen"
          ],
          [
            "cluster_ctrl->halt_1",
            "pe1->halt"
          ],
          [
            "pe1->halt_status",
            "cluster_ctrl->core_halt_1"
          ],
          [
            "cluster_ctrl->bootaddr_2",
            "pe2->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_2",
            "pe2->fetchen"
          ],
          [
            "cluster_ctrl->halt_2",
            "pe2->halt"
          ],
          [
            "pe2->halt_status",
            "cluster_ctrl->core_halt_2"
          ],
          [
            "cluster_ctrl->bootaddr_3",
            "pe3->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_3",
            "pe3->fetchen"
          ],
          [
            "cluster_ctrl->halt_3",
            "pe3->halt"
          ],
          [
            "pe3->halt_status",
            "cluster_ctrl->core_halt_3"
          ],
          [
            "cluster_ctrl->bootaddr_4",
            "pe4->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_4",
            "pe4->fetchen"
          ],
          [
            "cluster_ctrl->halt_4",
            "pe4->halt"
          ],
          [
            "pe4->halt_status",
            "cluster_ctrl->core_halt_4"
          ],
          [
            "cluster_ctrl->bootaddr_5",
            "pe5->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_5",
            "pe5->fetchen"
          ],
          [
            "cluster_ctrl->halt_5",
            "pe5->halt"
          ],
          [
            "pe5->halt_status",
            "cluster_ctrl->core_halt_5"
          ],
          [
            "cluster_ctrl->bootaddr_6",
            "pe6->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_6",
            "pe6->fetchen"
          ],
          [
            "cluster_ctrl->halt_6",
            "pe6->halt"
          ],
          [
            "pe6->halt_status",
            "cluster_ctrl->core_halt_6"
          ],
          [
            "cluster_ctrl->bootaddr_7",
            "pe7->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_7",
            "pe7->fetchen"
          ],
          [
            "cluster_ctrl->halt_7",
            "pe7->halt"
          ],
          [
            "pe7->halt_status",
            "cluster_ctrl->core_halt_7"
          ],
          [
            "cluster_ctrl->bootaddr_8",
            "pe8->bootaddr"
          ],
          [
            "cluster_ctrl->fetchen_8",
            "pe8->fetchen"
          ],
          [
            "cluster_ctrl->halt_8",
            "pe8->halt"
          ],
          [
            "pe8->halt_status",
            "cluster_ctrl->core_halt_8"
          ],
          [
            "icache_ctrl->enable",
            "icache->enable"
          ],
          [
            "icache_ctrl->flush",
            "icache->flush"
          ],
          [
            "icache_ctrl->flush_line",
            "icache->flush_line"
          ],
          [
            "icache_ctrl->flush_line_addr",
            "icache->flush_line_addr"
          ],
          [
            "icache_ctrl->flush",
            "pe0->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe1->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe2->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe3->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe4->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe5->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe6->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe7->flush_cache"
          ],
          [
            "icache_ctrl->flush",
            "pe8->flush_cache"
          ]
        ],
        "components": [
          "l1",
          "pe0",
          "pe1",
          "pe2",
          "pe3",
          "pe4",
          "pe5",
          "pe6",
          "pe7",
          "pe8",
          "icache",
          "event_unit",
          "cluster_ico",
          "periph_ico",
          "demux_periph_ico",
          "dma",
          "timer",
          "cluster_ctrl",
          "icache_ctrl"
        ],
        "ports": [
          "halt_pe0",
          "halt_pe1",
          "halt_pe2",
          "halt_pe3",
          "halt_pe4",
          "halt_pe5",
          "halt_pe6",
          "halt_pe7",
          "halt_pe8",
          "input",
          "soc",
          "dma_irq",
          "ref_clock",
          "clock"
        ]
      },
      "soc": {
        "loader": {
          "vp_component": "utils.loader.loader",
          "binary": [
            "examples/pulp-open/hello"
          ],
          "ports": [
            "out",
            "start",
            "entry"
          ]
        },
        "debug_rom": {
          "size": "0x00000800",
          "stim_file": "/home/ce-user/trial2/gvsoc/install/generators/pulp/chips/pulp/debug_rom.bin",
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "fll_soc": {
          "vp_component": "pulp.fll.fll_v1_impl",
          "regmap": {
            "status": {
              "reset": "0x00000000"
            },
            "conf1": {
              "reset": "0x454C05F5"
            },
            "conf2": {
              "reset": "0x02004109"
            },
            "integrator": {
              "reset": "0x00000000"
            }
          },
          "ports": [
            "clock_out",
            "ref_clock",
            "input"
          ]
        },
        "fll_periph": {
          "vp_component": "pulp.fll.fll_v1_impl",
          "regmap": {
            "status": {
              "reset": "0x00000000"
            },
            "conf1": {
              "reset": "0x454C05F5"
            },
            "conf2": {
              "reset": "0x02004109"
            },
            "integrator": {
              "reset": "0x00000000"
            }
          },
          "ports": [
            "clock_out",
            "ref_clock",
            "input"
          ]
        },
        "fll_cluster": {
          "vp_component": "pulp.fll.fll_v1_impl",
          "regmap": {
            "status": {
              "reset": "0x00000000"
            },
            "conf1": {
              "reset": "0x454C05F5"
            },
            "conf2": {
              "reset": "0x02004109"
            },
            "integrator": {
              "reset": "0x00000000"
            }
          },
          "ports": [
            "clock_out",
            "ref_clock",
            "input"
          ]
        },
        "fc": {
          "isa": "rv32imfc",
          "misa": 1073741824,
          "first_external_pcer": 12,
          "riscv_dbg_unit": true,
          "debug_binaries": [],
          "binaries": [],
          "debug_handler": 437848064,
          "power_models": {},
          "cluster_id": 31,
          "core_id": 0,
          "fetch_enable": false,
          "boot_addr": 0,
          "has_double": false,
          "vp_component": "gen_isa_pulp_fc_cpp_58430730",
          "ports": [
            "fetchen",
            "bootaddr",
            "fetch",
            "irq_ack",
            "data",
            "data_debug",
            "flush_cache_req",
            "flush_cache_ack",
            "irq_req",
            "flush_cache",
            "halt"
          ]
        },
        "fc_itc": {
          "vp_component": "pulp.itc.itc_v1_impl",
          "nb_fifo_events": 8,
          "fifo_irq": 26,
          "ports": [
            "irq_ack",
            "irq_req",
            "input",
            "in_event_15",
            "soc_event",
            "in_event_14",
            "in_event_10",
            "in_event_11",
            "in_event_12",
            "in_event_13",
            "in_event_8"
          ]
        },
        "fc_icache": {
          "vp_component": "cache.cache_impl",
          "nb_sets_bits": 5,
          "nb_ways_bits": 2,
          "line_size_bits": 4,
          "nb_ports": 1,
          "refill_latency": 0,
          "add_offset": 0,
          "refill_shift": 0,
          "enabled": false,
          "ports": [
            "input_0",
            "flush",
            "refill",
            "flush_ack",
            "enable",
            "flush_line",
            "flush_line_addr"
          ]
        },
        "fc_icache_ctrl": {
          "vp_component": "pulp.icache_ctrl.icache_ctrl_v2_impl",
          "ports": [
            "enable",
            "flush",
            "flush_line",
            "flush_line_addr",
            "input"
          ]
        },
        "apb_soc_ctrl": {
          "vp_component": "pulp.chips.pulp.apb_soc_impl",
          "cluster_power_event": 31,
          "cluster_clock_gate_event": 35,
          "nb_harts": 10,
          "nb_l2_shared_banks": 12,
          "ports": [
            "bootaddr",
            "bootsel",
            "confreg_soc",
            "confreg_ext",
            "input",
            "event"
          ]
        },
        "apb_ico": {
          "mappings": {
            "fll_soc": {
              "base": "0x1A100000",
              "size": "0x00000010",
              "remove_offset": "0x1A100000"
            },
            "fll_periph": {
              "base": "0x1A100010",
              "size": "0x00000010",
              "remove_offset": "0x1A100000"
            },
            "fll_cluster": {
              "base": "0x1A100020",
              "size": "0x00000010",
              "remove_offset": "0x1A100000"
            },
            "gpio": {
              "base": "0x1A101000",
              "size": "0x00001000",
              "remove_offset": "0x1A101000"
            },
            "udma": {
              "base": "0x1A102000",
              "size": "0x00002000",
              "remove_offset": "0x1A102000"
            },
            "apb_soc_ctrl": {
              "base": "0x1A104000",
              "size": "0x00001000",
              "remove_offset": "0x1A104000"
            },
            "soc_eu": {
              "base": "0x1A106000",
              "size": "0x00001000",
              "remove_offset": "0x1A106000"
            },
            "pmu": {
              "base": "0x1A107000",
              "size": "0x00000800",
              "remove_offset": "0x1A107000"
            },
            "rtc": {
              "base": "0x1A108000",
              "size": "0x00000800",
              "remove_offset": "0x1A108000"
            },
            "fc_itc": {
              "base": "0x1A109800",
              "size": "0x00000800",
              "remove_offset": "0x1A109800"
            },
            "xip": {
              "base": "0x1A150000",
              "size": "0x00010000",
              "remove_offset": "0x1A150000"
            },
            "fc_timer": {
              "base": "0x1A10B000",
              "size": "0x00000800",
              "remove_offset": "0x1A10B000"
            },
            "fc_timer_1": {
              "base": "0x1A10B800",
              "size": "0x00000800",
              "remove_offset": "0x1A10B800"
            },
            "fc_icache_ctrl": {
              "base": "0x1A108800",
              "size": "0x00000800",
              "remove_offset": "0x1A108800"
            },
            "stdout": {
              "base": "0x1A10F000",
              "size": "0x00001000",
              "remove_offset": "0x1A10F000"
            },
            "fc_dbg_unit": {
              "base": "0x1A190000",
              "size": "0x00000800",
              "remove_offset": "0x1A190000"
            },
            "debug_rom": {
              "base": "0x1A190800",
              "size": "0x00000800",
              "remove_offset": "0x1A190800"
            }
          },
          "latency": 8,
          "bandwidth": 0,
          "nb_input_port": 1,
          "vp_component": "gen_interco_router_common_cpp_121245830",
          "ports": [
            "stdout",
            "fc_icache_ctrl",
            "apb_soc_ctrl",
            "soc_eu",
            "gpio",
            "udma",
            "fc_itc",
            "fc_dbg_unit",
            "pmu",
            "debug_rom",
            "fll_soc",
            "fll_periph",
            "fll_cluster",
            "fc_timer",
            "fc_timer_1",
            "input"
          ]
        },
        "soc_ico": {
          "ll_ico": {
            "mappings": {
              "apb": {
                "base": "0x1A100000",
                "size": "0x00100000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "rom": {
                "base": null,
                "size": null,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "axi_master": {
                "base": "0x10000000",
                "size": "0x00400000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "l2_priv0": {
                "base": "0x1C000000",
                "size": "0x00008000",
                "remove_offset": "0x1C000000",
                "add_offset": 0,
                "latency": 0
              },
              "l2_priv0_alias": {
                "base": "0x00000000",
                "size": "0x00008000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "l2_priv1": {
                "base": "0x1C008000",
                "size": "0x00008000",
                "remove_offset": "0x1C008000",
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared": {
                "base": "0x1C010000",
                "size": "0x00180000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "input",
              "apb",
              "rom",
              "l2_priv0",
              "l2_priv0_alias",
              "l2_priv1",
              "l2_shared",
              "axi_master"
            ]
          },
          "hb_ico": {
            "mappings": {
              "l2_shared_0": {
                "base": 469827584,
                "size": 131072,
                "remove_offset": 469827584,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_1": {
                "base": 469958656,
                "size": 131072,
                "remove_offset": 469958656,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_2": {
                "base": 470089728,
                "size": 131072,
                "remove_offset": 470089728,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_3": {
                "base": 470220800,
                "size": 131072,
                "remove_offset": 470220800,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_4": {
                "base": 470351872,
                "size": 131072,
                "remove_offset": 470351872,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_5": {
                "base": 470482944,
                "size": 131072,
                "remove_offset": 470482944,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_6": {
                "base": 470614016,
                "size": 131072,
                "remove_offset": 470614016,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_7": {
                "base": 470745088,
                "size": 131072,
                "remove_offset": 470745088,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_8": {
                "base": 470876160,
                "size": 131072,
                "remove_offset": 470876160,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_9": {
                "base": 471007232,
                "size": 131072,
                "remove_offset": 471007232,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_10": {
                "base": 471138304,
                "size": 131072,
                "remove_offset": 471138304,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared_11": {
                "base": 471269376,
                "size": 131072,
                "remove_offset": 471269376,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "l2_shared_4",
              "l2_shared_5",
              "l2_shared_6",
              "l2_shared_7",
              "l2_shared_8",
              "l2_shared_9",
              "l2_shared_10",
              "l2_shared_11",
              "input"
            ]
          },
          "fc_fetch_ico": {
            "mappings": {
              "l2_shared": {
                "base": "0x1C010000",
                "size": "0x00180000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "xip": {
                "base": "0x20000000",
                "size": "0x10000000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "ll_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 5,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "xip",
              "input",
              "l2_shared",
              "ll_ico"
            ]
          },
          "fc_data_ico": {
            "mappings": {
              "xip": {
                "base": "0x20000000",
                "size": "0x10000000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "l2_shared": {
                "base": "0x1C010000",
                "size": "0x00180000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "axi_proxy": {
                "base": 536870912,
                "size": 268435456,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "ddr": {
                "base": 2147483648,
                "size": 2147483648,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "ll_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "xip",
              "input",
              "l2_shared",
              "ll_ico",
              "axi_proxy",
              "ddr"
            ]
          },
          "udma_rx_ico": {
            "mappings": {
              "l2_shared": {
                "base": "0x1C010000",
                "size": "0x00180000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "ll_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 0,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "l2_shared",
              "ll_ico"
            ]
          },
          "udma_tx_ico": {
            "mappings": {
              "l2_shared": {
                "base": "0x1C010000",
                "size": "0x00180000",
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              },
              "ll_ico": {
                "base": 0,
                "size": 0,
                "remove_offset": 0,
                "add_offset": 0,
                "latency": 0
              }
            },
            "latency": 4,
            "bandwidth": 0,
            "nb_input_port": 1,
            "vp_component": "gen_interco_router_common_cpp_121245830",
            "ports": [
              "l2_shared",
              "ll_ico",
              "input"
            ]
          },
          "bindings": [
            [
              "self->debug",
              "ll_ico->input"
            ],
            [
              "self->axi_slave",
              "ll_ico->input"
            ],
            [
              "hb_ico->l2_shared_0",
              "self->l2_shared_0"
            ],
            [
              "hb_ico->l2_shared_1",
              "self->l2_shared_1"
            ],
            [
              "hb_ico->l2_shared_2",
              "self->l2_shared_2"
            ],
            [
              "hb_ico->l2_shared_3",
              "self->l2_shared_3"
            ],
            [
              "hb_ico->l2_shared_4",
              "self->l2_shared_4"
            ],
            [
              "hb_ico->l2_shared_5",
              "self->l2_shared_5"
            ],
            [
              "hb_ico->l2_shared_6",
              "self->l2_shared_6"
            ],
            [
              "hb_ico->l2_shared_7",
              "self->l2_shared_7"
            ],
            [
              "hb_ico->l2_shared_8",
              "self->l2_shared_8"
            ],
            [
              "hb_ico->l2_shared_9",
              "self->l2_shared_9"
            ],
            [
              "hb_ico->l2_shared_10",
              "self->l2_shared_10"
            ],
            [
              "hb_ico->l2_shared_11",
              "self->l2_shared_11"
            ],
            [
              "fc_fetch_ico->xip",
              "self->fc_fetch_input"
            ],
            [
              "fc_data_ico->xip",
              "self->fc_data_input"
            ],
            [
              "udma_rx_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "udma_rx_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "udma_tx_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "udma_tx_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "self->udma_tx",
              "udma_tx_ico->input"
            ],
            [
              "self->input",
              "hb_ico->input"
            ],
            [
              "self->fc_fetch",
              "fc_fetch_ico->input"
            ],
            [
              "self->fc_data",
              "fc_data_ico->input"
            ],
            [
              "fc_fetch_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "fc_fetch_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "fc_data_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "fc_data_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "fc_data_ico->axi_proxy",
              "self->axi_proxy"
            ],
            [
              "fc_data_ico->ddr",
              "self->ddr"
            ],
            [
              "udma_rx_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "udma_rx_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "udma_rx_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "udma_rx_ico->ll_ico",
              "ll_ico->input"
            ],
            [
              "ll_ico->apb",
              "self->apb"
            ],
            [
              "ll_ico->rom",
              "self->apb"
            ],
            [
              "ll_ico->l2_priv0",
              "self->l2_priv0"
            ],
            [
              "ll_ico->l2_priv0_alias",
              "self->l2_priv0"
            ],
            [
              "ll_ico->l2_priv1",
              "self->l2_priv1"
            ],
            [
              "ll_ico->l2_shared",
              "hb_ico->input"
            ],
            [
              "ll_ico->axi_master",
              "self->axi_master"
            ]
          ],
          "components": [
            "ll_ico",
            "hb_ico",
            "fc_fetch_ico",
            "fc_data_ico",
            "udma_rx_ico",
            "udma_tx_ico"
          ],
          "ports": [
            "debug",
            "axi_slave",
            "l2_shared_0",
            "l2_shared_1",
            "l2_shared_2",
            "l2_shared_3",
            "l2_shared_4",
            "l2_shared_5",
            "l2_shared_6",
            "l2_shared_7",
            "l2_shared_8",
            "l2_shared_9",
            "l2_shared_10",
            "l2_shared_11",
            "fc_fetch_input",
            "fc_data_input",
            "udma_tx",
            "input",
            "fc_fetch",
            "fc_data",
            "axi_proxy",
            "ddr",
            "apb",
            "l2_priv0",
            "l2_priv1",
            "axi_master"
          ]
        },
        "axi_ico": {
          "mappings": {
            "axi_proxy": {
              "base": 536870912,
              "size": 268435456,
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "ddr": {
              "base": 2147483648,
              "size": 1048576,
              "remove_offset": 2147483648,
              "add_offset": 0,
              "latency": 0
            },
            "soc": {
              "base": "0x1A000000",
              "size": "0x06000000",
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            },
            "cluster": {
              "base": "0x10000000",
              "size": "0x00400000",
              "remove_offset": 0,
              "add_offset": 0,
              "latency": 0
            }
          },
          "latency": 12,
          "bandwidth": 0,
          "nb_input_port": 1,
          "vp_component": "gen_interco_router_common_cpp_121245830",
          "ports": [
            "input",
            "axi_proxy",
            "ddr",
            "soc",
            "cluster"
          ]
        },
        "gpio": {
          "vp_component": "pulp.gpio.gpio_v3_impl",
          "nb_gpio": 65,
          "soc_event": 42,
          "ports": [
            "input",
            "irq",
            "event",
            "gpio0",
            "gpio1",
            "gpio2",
            "gpio3",
            "gpio4",
            "gpio5",
            "gpio6",
            "gpio7",
            "gpio8",
            "gpio9",
            "gpio10",
            "gpio11",
            "gpio12",
            "gpio13",
            "gpio14",
            "gpio15",
            "gpio16",
            "gpio17",
            "gpio18",
            "gpio19",
            "gpio20",
            "gpio21",
            "gpio22",
            "gpio23",
            "gpio24",
            "gpio25",
            "gpio26",
            "gpio27",
            "gpio28",
            "gpio29",
            "gpio30",
            "gpio31",
            "gpio32",
            "gpio33",
            "gpio34",
            "gpio35",
            "gpio36",
            "gpio37",
            "gpio38",
            "gpio39",
            "gpio40",
            "gpio41",
            "gpio42",
            "gpio43",
            "gpio44",
            "gpio45",
            "gpio46",
            "gpio47",
            "gpio48",
            "gpio49",
            "gpio50",
            "gpio51",
            "gpio52",
            "gpio53",
            "gpio54",
            "gpio55",
            "gpio56",
            "gpio57",
            "gpio58",
            "gpio59",
            "gpio60",
            "gpio61",
            "gpio62",
            "gpio63",
            "gpio64"
          ]
        },
        "udma": {
          "vp_component": "pulp.udma.udma_v3_pulp_impl",
          "nb_periphs": 17,
          "interfaces": [
            "spim",
            "i2s",
            "uart",
            "cpi",
            "hyper"
          ],
          "properties": {
            "l2_read_fifo_size": 8
          },
          "archi_files": [
            "archi/udma/cpi/udma_cpi_v1.h",
            "archi/udma/i2c/udma_i2c_v2.h",
            "archi/udma/i2s/udma_i2s_v2.h",
            "archi/udma/spim/udma_spim_v3.h",
            "archi/udma/uart/udma_uart_v1.h",
            "archi/udma/hyper/udma_hyper_v3.h"
          ],
          "hal_files": [
            "hal/udma/cpi/udma_cpi_v1.h",
            "hal/udma/i2c/udma_i2c_v2.h",
            "hal/udma/spim/udma_spim_v3.h",
            "hal/udma/uart/udma_uart_v1.h",
            "hal/udma/hyper/udma_hyper_v3.h"
          ],
          "uart": {
            "version": 1,
            "nb_channels": 1,
            "ids": [
              0
            ],
            "offsets": [
              "0x00"
            ],
            "is_master": true
          },
          "spim": {
            "version": 3,
            "nb_channels": 1,
            "ids": [
              1
            ],
            "offsets": [
              "0x80"
            ],
            "is_master": true,
            "eot_events": [
              7
            ]
          },
          "i2c": {
            "version": 0,
            "nb_channels": 1,
            "ids": [
              4
            ],
            "offsets": [
              "0x200"
            ]
          },
          "i2s": {
            "version": 2,
            "nb_channels": 1,
            "ids": [
              5
            ],
            "offsets": [
              "0x280"
            ],
            "is_slave": true,
            "is_dual": true
          },
          "cpi": {
            "version": 1,
            "nb_channels": 1,
            "ids": [
              6
            ],
            "offsets": [
              "0x300"
            ],
            "is_slave": true
          },
          "hyper": {
            "version": 3,
            "nb_channels": 1,
            "ids": [
              8,
              9,
              10,
              11,
              12,
              13,
              14,
              15,
              16
            ],
            "offsets": [
              "0x400",
              "0x480",
              "0x500",
              "0x580",
              "0x600",
              "0x680",
              "0x700",
              "0x780",
              "0x800"
            ],
            "is_master": true
          },
          "regmap": {
            "SPIM0": {
              "type": "group",
              "template": "SPIM",
              "offset": "0x100"
            }
          },
          "ports": [
            "periph_clock",
            "input",
            "l2_itf",
            "event_itf",
            "spim0",
            "i2s0",
            "i2s1",
            "uart0",
            "cpi0",
            "hyper0"
          ]
        },
        "l2_priv0": {
          "size": "0x00008000",
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_priv1": {
          "size": "0x00008000",
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_0": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_0_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_0_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_0_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_0_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_1": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_1_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_1_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_1_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_1_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_2": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_2_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_2_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_2_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_2_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_3": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_3_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_3_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_3_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_3_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_4": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_4_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_4_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_4_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_4_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_5": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_5_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_5_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_5_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_5_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_6": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_6_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_6_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_6_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_6_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_7": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_7_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_7_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_7_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_7_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_8": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_8_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_8_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_8_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_8_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_9": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_9_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_9_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_9_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_9_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_10": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_10_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_10_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_10_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_10_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_11": {
          "vp_component": "interco.interleaver_impl",
          "nb_slaves": 4,
          "nb_masters": 0,
          "interleaving_bits": 2,
          "stage_bits": 0,
          "remove_offset": 0,
          "ports": [
            "input",
            "out_0",
            "out_1",
            "out_2",
            "out_3"
          ]
        },
        "l2_shared_11_cut_0": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_11_cut_1": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_11_cut_2": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "l2_shared_11_cut_3": {
          "size": 32768,
          "stim_file": null,
          "power_trigger": false,
          "width_bits": 2,
          "align": 0,
          "latency": 0,
          "memcheck_id": -1,
          "memcheck_base": 0,
          "memcheck_virtual_base": 0,
          "memcheck_expansion_factor": 5,
          "vp_component": "gen_memory_memory_cpp_149327240",
          "ports": [
            "input"
          ]
        },
        "soc_eu": {
          "vp_component": "pulp.soc_eu.soc_eu_v2_impl",
          "ref_clock_event": 56,
          "irq_redirect": [
            [
              85,
              "event_status"
            ],
            [
              88,
              "event_status"
            ],
            [
              91,
              "event_status"
            ],
            [
              94,
              "event_status"
            ],
            [
              97,
              "event_status"
            ]
          ],
          "ports": [
            "input",
            "event_in",
            "fc_event_itf",
            "ref_clock",
            "ref_clock_event"
          ]
        },
        "timer": {
          "vp_component": "pulp.timer.timer_v2_impl",
          "ports": [
            "input",
            "irq_itf_0",
            "irq_itf_1",
            "ref_clock"
          ]
        },
        "timer_1": {
          "vp_component": "pulp.timer.timer_v2_impl",
          "ports": [
            "input",
            "irq_itf_0",
            "irq_itf_1",
            "ref_clock"
          ]
        },
        "stdout": {
          "vp_component": "pulp.stdout.stdout_v3_impl",
          "max_cluster": 33,
          "max_core_per_cluster": 16,
          "ports": [
            "input"
          ]
        },
        "pulp_tag": {
          "vp_component": "pulp.adv_dbg_unit.adv_dbg_unit_impl",
          "confreg_instr": 6,
          "confreg_length": 8,
          "idcode": "0x20021BCB",
          "ports": [
            "confreg_soc",
            "confreg_ext",
            "jtag_in",
            "jtag_out",
            "io"
          ]
        },
        "riscv_tap": {
          "vp_component": "pulp.adv_dbg_unit.riscv_dtm_impl",
          "nb_harts": 16,
          "idcode": "0x20020BCB",
          "harts": [
            [
              31,
              "fc"
            ],
            [
              0,
              "cluster0_pe0"
            ],
            [
              1,
              "cluster0_pe1"
            ],
            [
              2,
              "cluster0_pe2"
            ],
            [
              3,
              "cluster0_pe3"
            ],
            [
              4,
              "cluster0_pe4"
            ],
            [
              5,
              "cluster0_pe5"
            ],
            [
              6,
              "cluster0_pe6"
            ],
            [
              7,
              "cluster0_pe7"
            ],
            [
              8,
              "cluster0_pe8"
            ]
          ],
          "ports": [
            "input",
            "jtag_in",
            "jtag_out",
            "fc",
            "cluster0_pe0",
            "cluster0_pe1",
            "cluster0_pe2",
            "cluster0_pe3",
            "cluster0_pe4",
            "cluster0_pe5",
            "cluster0_pe6",
            "cluster0_pe7",
            "cluster0_pe8"
          ],
          "config": {
            "nb_harts": 16,
            "idcode": "0x20020BCB"
          }
        },
        "gdbserver": {
          "enabled": false,
          "port": 12345,
          "default_hartid": "",
          "vp_component": "gdbserver.gdbserver"
        },
        "periph_clock": {
          "vp_component": "vp.clock_engine_module",
          "frequency": 50000000,
          "factor": 1,
          "ports": [
            "clock_in",
            "out"
          ]
        },
        "mapping": {
          "base": "0x1A000000",
          "size": "0x06000000"
        },
        "pulp_tap": {
          "config": {
            "confreg_instr": 6,
            "confreg_length": 8,
            "idcode": "0x20021BCB"
          }
        },
        "l2": {
          "base": "0x1C000000",
          "size": "0x00190000",
          "priv0": {
            "mapping": {
              "base": "0x1C000000",
              "size": "0x00008000",
              "remove_offset": "0x1C000000"
            }
          },
          "priv0_alias": {
            "mapping": {
              "base": "0x00000000",
              "size": "0x00008000"
            }
          },
          "priv1": {
            "mapping": {
              "base": "0x1C008000",
              "size": "0x00008000",
              "remove_offset": "0x1C008000"
            }
          },
          "shared": {
            "nb_banks": 4,
            "nb_regions": 12,
            "interleaving_bits": 2,
            "mapping": {
              "base": "0x1C010000",
              "size": "0x00180000"
            }
          },
          "xip": {
            "mapping": {
              "base": "0x20000000",
              "size": "0x10000000"
            }
          }
        },
        "peripherals": {
          "mapping": {
            "base": "0x1A100000",
            "size": "0x00100000"
          },
          "fll": {
            "clocks": [
              "periph",
              "soc",
              "cluster"
            ]
          },
          "fll_ctrl": {
            "version": 3
          },
          "gpio": {
            "version": 3,
            "nb_gpio": 65
          },
          "udma": {
            "content": "chips/gap9_v2/udma.json"
          },
          "apb_soc_ctrl": {
            "has_jtag_reg": true,
            "config": {
              "nb_harts": 10,
              "nb_l2_shared_banks": 12
            }
          },
          "soc_eu": {
            "version": 3,
            "config": {
              "irq_redirect": [
                [
                  85,
                  "event_status"
                ],
                [
                  88,
                  "event_status"
                ],
                [
                  91,
                  "event_status"
                ],
                [
                  94,
                  "event_status"
                ],
                [
                  97,
                  "event_status"
                ]
              ]
            }
          },
          "pmu": {
            "content": "chips/gap9_v2/pmu.json",
            "version": 4
          },
          "rtc": {
            "config": {
              "apb_irq_soc_event": 140,
              "irq_soc_event": 141,
              "calendar_time": "0x00124808",
              "calendar_date": "0x00171228"
            }
          },
          "fc_itc": {
            "version": 1,
            "irq": {
              "evt_sw_event0": 0,
              "evt_sw_event2": 2,
              "evt_sw_event1": 1,
              "evt_sw_event3": 3,
              "evt_sw_event4": 4,
              "evt_sw_event5": 5,
              "evt_sw_event6": 6,
              "evt_sw_event7": 7,
              "evt_timer0": 10,
              "evt_timer1": 11,
              "evt_clkref": 14,
              "evt_gpio": 15,
              "evt_rtc": 16,
              "evt_adv_timer0": 17,
              "evt_adv_timer1": 18,
              "evt_adv_timer2": 19,
              "evt_adv_timer3": 20,
              "evt_cluster_not_busy": 21,
              "evt_cluster_pok": 22,
              "evt_cluster_cg_ok": 23,
              "evt_picl_ok": 24,
              "evt_scu_ok": 25,
              "evt_soc_evt": 26,
              "evt_queue_error": 29
            }
          },
          "xip": {
            "version": 1
          },
          "fc_timer": {
            "version": 2
          },
          "fc_timer_1": {
            "version": 2
          },
          "fc_icache": {
            "version": 2,
            "config": {
              "nb_sets_bits": 5,
              "nb_ways_bits": 2,
              "line_size_bits": 4
            }
          },
          "stdout": {
            "version": 3
          },
          "fc_dbg_unit": {
            "version": 3
          },
          "debug_rom": {
            "version": 2
          }
        },
        "soc_events": {
          "soc_evt_spim0_rx": 0,
          "soc_evt_spim0_tx": 1,
          "soc_evt_spim1_rx": 2,
          "soc_evt_spim1_tx": 3,
          "soc_evt_hyper0_rx": 4,
          "soc_evt_hyper0_tx": 5,
          "soc_evt_uart0_rx": 6,
          "soc_evt_uart0_tx": 7,
          "soc_evt_i2c0_rx": 8,
          "soc_evt_i2c0_tx": 9,
          "soc_evt_i2c1_rx": 10,
          "soc_evt_i2c1_tx": 11,
          "soc_evt_i2s_ch0": 12,
          "soc_evt_i2s_ch1": 13,
          "soc_evt_cam0": 14,
          "soc_evt_spim0_eot": 22,
          "soc_evt_l2l2_eot": 23,
          "soc_evt_uart_eot": 25,
          "soc_evt_i2c0_extra": 26,
          "soc_evt_i2c1_extra": 27,
          "soc_evt_i2s_extra": 28,
          "soc_evt_cam0_eot": 29,
          "soc_evt_cluster_pok": 31,
          "soc_evt_cluster_not_busy": 34,
          "soc_evt_cluster_cg_ok": 35,
          "soc_evt_picl_ok": 36,
          "soc_evt_scu_ok": 37,
          "soc_evt_adv_timer0": 38,
          "soc_evt_adv_timer1": 39,
          "soc_evt_adv_timer2": 40,
          "soc_evt_adv_timer3": 41,
          "soc_evt_gpio": 42,
          "soc_evt_rtc_apb": 43,
          "soc_evt_rtc": 44,
          "soc_evt_ref_clock": 56,
          "soc_evt_sw_first": 48,
          "soc_evt_sw_nb": 8,
          "soc_evt_pmu0": 31
        },
        "bindings": [
          [
            "soc_ico->l2_shared_0",
            "l2_shared_0->input"
          ],
          [
            "l2_shared_0->out_0",
            "l2_shared_0_cut_0->input"
          ],
          [
            "l2_shared_0->out_1",
            "l2_shared_0_cut_1->input"
          ],
          [
            "l2_shared_0->out_2",
            "l2_shared_0_cut_2->input"
          ],
          [
            "l2_shared_0->out_3",
            "l2_shared_0_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_1",
            "l2_shared_1->input"
          ],
          [
            "l2_shared_1->out_0",
            "l2_shared_1_cut_0->input"
          ],
          [
            "l2_shared_1->out_1",
            "l2_shared_1_cut_1->input"
          ],
          [
            "l2_shared_1->out_2",
            "l2_shared_1_cut_2->input"
          ],
          [
            "l2_shared_1->out_3",
            "l2_shared_1_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_2",
            "l2_shared_2->input"
          ],
          [
            "l2_shared_2->out_0",
            "l2_shared_2_cut_0->input"
          ],
          [
            "l2_shared_2->out_1",
            "l2_shared_2_cut_1->input"
          ],
          [
            "l2_shared_2->out_2",
            "l2_shared_2_cut_2->input"
          ],
          [
            "l2_shared_2->out_3",
            "l2_shared_2_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_3",
            "l2_shared_3->input"
          ],
          [
            "l2_shared_3->out_0",
            "l2_shared_3_cut_0->input"
          ],
          [
            "l2_shared_3->out_1",
            "l2_shared_3_cut_1->input"
          ],
          [
            "l2_shared_3->out_2",
            "l2_shared_3_cut_2->input"
          ],
          [
            "l2_shared_3->out_3",
            "l2_shared_3_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_4",
            "l2_shared_4->input"
          ],
          [
            "l2_shared_4->out_0",
            "l2_shared_4_cut_0->input"
          ],
          [
            "l2_shared_4->out_1",
            "l2_shared_4_cut_1->input"
          ],
          [
            "l2_shared_4->out_2",
            "l2_shared_4_cut_2->input"
          ],
          [
            "l2_shared_4->out_3",
            "l2_shared_4_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_5",
            "l2_shared_5->input"
          ],
          [
            "l2_shared_5->out_0",
            "l2_shared_5_cut_0->input"
          ],
          [
            "l2_shared_5->out_1",
            "l2_shared_5_cut_1->input"
          ],
          [
            "l2_shared_5->out_2",
            "l2_shared_5_cut_2->input"
          ],
          [
            "l2_shared_5->out_3",
            "l2_shared_5_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_6",
            "l2_shared_6->input"
          ],
          [
            "l2_shared_6->out_0",
            "l2_shared_6_cut_0->input"
          ],
          [
            "l2_shared_6->out_1",
            "l2_shared_6_cut_1->input"
          ],
          [
            "l2_shared_6->out_2",
            "l2_shared_6_cut_2->input"
          ],
          [
            "l2_shared_6->out_3",
            "l2_shared_6_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_7",
            "l2_shared_7->input"
          ],
          [
            "l2_shared_7->out_0",
            "l2_shared_7_cut_0->input"
          ],
          [
            "l2_shared_7->out_1",
            "l2_shared_7_cut_1->input"
          ],
          [
            "l2_shared_7->out_2",
            "l2_shared_7_cut_2->input"
          ],
          [
            "l2_shared_7->out_3",
            "l2_shared_7_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_8",
            "l2_shared_8->input"
          ],
          [
            "l2_shared_8->out_0",
            "l2_shared_8_cut_0->input"
          ],
          [
            "l2_shared_8->out_1",
            "l2_shared_8_cut_1->input"
          ],
          [
            "l2_shared_8->out_2",
            "l2_shared_8_cut_2->input"
          ],
          [
            "l2_shared_8->out_3",
            "l2_shared_8_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_9",
            "l2_shared_9->input"
          ],
          [
            "l2_shared_9->out_0",
            "l2_shared_9_cut_0->input"
          ],
          [
            "l2_shared_9->out_1",
            "l2_shared_9_cut_1->input"
          ],
          [
            "l2_shared_9->out_2",
            "l2_shared_9_cut_2->input"
          ],
          [
            "l2_shared_9->out_3",
            "l2_shared_9_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_10",
            "l2_shared_10->input"
          ],
          [
            "l2_shared_10->out_0",
            "l2_shared_10_cut_0->input"
          ],
          [
            "l2_shared_10->out_1",
            "l2_shared_10_cut_1->input"
          ],
          [
            "l2_shared_10->out_2",
            "l2_shared_10_cut_2->input"
          ],
          [
            "l2_shared_10->out_3",
            "l2_shared_10_cut_3->input"
          ],
          [
            "soc_ico->l2_shared_11",
            "l2_shared_11->input"
          ],
          [
            "l2_shared_11->out_0",
            "l2_shared_11_cut_0->input"
          ],
          [
            "l2_shared_11->out_1",
            "l2_shared_11_cut_1->input"
          ],
          [
            "l2_shared_11->out_2",
            "l2_shared_11_cut_2->input"
          ],
          [
            "l2_shared_11->out_3",
            "l2_shared_11_cut_3->input"
          ],
          [
            "loader->out",
            "axi_ico->input"
          ],
          [
            "loader->start",
            "fc->fetchen"
          ],
          [
            "loader->entry",
            "fc->bootaddr"
          ],
          [
            "fll_soc->clock_out",
            "self->fll_soc_clock"
          ],
          [
            "fll_cluster->clock_out",
            "self->cluster_fll"
          ],
          [
            "fll_periph->clock_out",
            "periph_clock->clock_in"
          ],
          [
            "periph_clock->out",
            "udma->periph_clock"
          ],
          [
            "fc->fetch",
            "fc_icache->input_0"
          ],
          [
            "fc->irq_ack",
            "fc_itc->irq_ack"
          ],
          [
            "fc->data",
            "soc_ico->fc_data"
          ],
          [
            "fc->data_debug",
            "soc_ico->fc_data"
          ],
          [
            "fc->flush_cache_req",
            "fc_icache->flush"
          ],
          [
            "fc_icache->refill",
            "soc_ico->fc_fetch"
          ],
          [
            "fc_icache->flush_ack",
            "fc->flush_cache_ack"
          ],
          [
            "fc_itc->irq_req",
            "fc->irq_req"
          ],
          [
            "fc_icache_ctrl->enable",
            "fc_icache->enable"
          ],
          [
            "fc_icache_ctrl->flush",
            "fc_icache->flush"
          ],
          [
            "fc_icache_ctrl->flush",
            "fc->flush_cache"
          ],
          [
            "fc_icache_ctrl->flush_line",
            "fc_icache->flush_line"
          ],
          [
            "fc_icache_ctrl->flush_line_addr",
            "fc_icache->flush_line_addr"
          ],
          [
            "self->ref_clock",
            "fll_soc->ref_clock"
          ],
          [
            "self->ref_clock",
            "fll_periph->ref_clock"
          ],
          [
            "self->ref_clock",
            "fll_cluster->ref_clock"
          ],
          [
            "apb_soc_ctrl->bootaddr",
            "fc->bootaddr"
          ],
          [
            "self->bootsel",
            "apb_soc_ctrl->bootsel"
          ],
          [
            "apb_soc_ctrl->confreg_soc",
            "pulp_tag->confreg_soc"
          ],
          [
            "pulp_tag->confreg_ext",
            "apb_soc_ctrl->confreg_ext"
          ],
          [
            "apb_ico->stdout",
            "stdout->input"
          ],
          [
            "apb_ico->fc_icache_ctrl",
            "fc_icache_ctrl->input"
          ],
          [
            "apb_ico->apb_soc_ctrl",
            "apb_soc_ctrl->input"
          ],
          [
            "apb_ico->soc_eu",
            "soc_eu->input"
          ],
          [
            "apb_ico->gpio",
            "gpio->input"
          ],
          [
            "apb_ico->udma",
            "udma->input"
          ],
          [
            "apb_ico->fc_itc",
            "fc_itc->input"
          ],
          [
            "apb_ico->fc_dbg_unit",
            "riscv_tap->input"
          ],
          [
            "apb_ico->pmu",
            "self->pmu_input"
          ],
          [
            "apb_ico->debug_rom",
            "debug_rom->input"
          ],
          [
            "apb_ico->fll_soc",
            "fll_soc->input"
          ],
          [
            "apb_ico->fll_periph",
            "fll_periph->input"
          ],
          [
            "apb_ico->fll_cluster",
            "fll_cluster->input"
          ],
          [
            "apb_ico->fc_timer",
            "timer->input"
          ],
          [
            "apb_ico->fc_timer_1",
            "timer_1->input"
          ],
          [
            "soc_ico->apb",
            "apb_ico->input"
          ],
          [
            "soc_ico->l2_priv0",
            "l2_priv0->input"
          ],
          [
            "soc_ico->l2_priv1",
            "l2_priv1->input"
          ],
          [
            "soc_ico->axi_master",
            "axi_ico->input"
          ],
          [
            "axi_ico->axi_proxy",
            "self->axi_proxy"
          ],
          [
            "soc_ico->axi_proxy",
            "axi_ico->input"
          ],
          [
            "soc_ico->ddr",
            "axi_ico->input"
          ],
          [
            "axi_ico->ddr",
            "self->ddr"
          ],
          [
            "axi_ico->soc",
            "soc_ico->axi_slave"
          ],
          [
            "self->soc_input",
            "axi_ico->input"
          ],
          [
            "axi_ico->cluster",
            "self->cluster_input"
          ],
          [
            "gpio->irq",
            "fc_itc->in_event_15"
          ],
          [
            "gpio->event",
            "soc_eu->event_in"
          ],
          [
            "self->gpio0",
            "gpio->gpio0"
          ],
          [
            "self->gpio1",
            "gpio->gpio1"
          ],
          [
            "self->gpio2",
            "gpio->gpio2"
          ],
          [
            "self->gpio3",
            "gpio->gpio3"
          ],
          [
            "self->gpio4",
            "gpio->gpio4"
          ],
          [
            "self->gpio5",
            "gpio->gpio5"
          ],
          [
            "self->gpio6",
            "gpio->gpio6"
          ],
          [
            "self->gpio7",
            "gpio->gpio7"
          ],
          [
            "self->gpio8",
            "gpio->gpio8"
          ],
          [
            "self->gpio9",
            "gpio->gpio9"
          ],
          [
            "self->gpio10",
            "gpio->gpio10"
          ],
          [
            "self->gpio11",
            "gpio->gpio11"
          ],
          [
            "self->gpio12",
            "gpio->gpio12"
          ],
          [
            "self->gpio13",
            "gpio->gpio13"
          ],
          [
            "self->gpio14",
            "gpio->gpio14"
          ],
          [
            "self->gpio15",
            "gpio->gpio15"
          ],
          [
            "self->gpio16",
            "gpio->gpio16"
          ],
          [
            "self->gpio17",
            "gpio->gpio17"
          ],
          [
            "self->gpio18",
            "gpio->gpio18"
          ],
          [
            "self->gpio19",
            "gpio->gpio19"
          ],
          [
            "self->gpio20",
            "gpio->gpio20"
          ],
          [
            "self->gpio21",
            "gpio->gpio21"
          ],
          [
            "self->gpio22",
            "gpio->gpio22"
          ],
          [
            "self->gpio23",
            "gpio->gpio23"
          ],
          [
            "self->gpio24",
            "gpio->gpio24"
          ],
          [
            "self->gpio25",
            "gpio->gpio25"
          ],
          [
            "self->gpio26",
            "gpio->gpio26"
          ],
          [
            "self->gpio27",
            "gpio->gpio27"
          ],
          [
            "self->gpio28",
            "gpio->gpio28"
          ],
          [
            "self->gpio29",
            "gpio->gpio29"
          ],
          [
            "self->gpio30",
            "gpio->gpio30"
          ],
          [
            "self->gpio31",
            "gpio->gpio31"
          ],
          [
            "self->gpio32",
            "gpio->gpio32"
          ],
          [
            "self->gpio33",
            "gpio->gpio33"
          ],
          [
            "self->gpio34",
            "gpio->gpio34"
          ],
          [
            "self->gpio35",
            "gpio->gpio35"
          ],
          [
            "self->gpio36",
            "gpio->gpio36"
          ],
          [
            "self->gpio37",
            "gpio->gpio37"
          ],
          [
            "self->gpio38",
            "gpio->gpio38"
          ],
          [
            "self->gpio39",
            "gpio->gpio39"
          ],
          [
            "self->gpio40",
            "gpio->gpio40"
          ],
          [
            "self->gpio41",
            "gpio->gpio41"
          ],
          [
            "self->gpio42",
            "gpio->gpio42"
          ],
          [
            "self->gpio43",
            "gpio->gpio43"
          ],
          [
            "self->gpio44",
            "gpio->gpio44"
          ],
          [
            "self->gpio45",
            "gpio->gpio45"
          ],
          [
            "self->gpio46",
            "gpio->gpio46"
          ],
          [
            "self->gpio47",
            "gpio->gpio47"
          ],
          [
            "self->gpio48",
            "gpio->gpio48"
          ],
          [
            "self->gpio49",
            "gpio->gpio49"
          ],
          [
            "self->gpio50",
            "gpio->gpio50"
          ],
          [
            "self->gpio51",
            "gpio->gpio51"
          ],
          [
            "self->gpio52",
            "gpio->gpio52"
          ],
          [
            "self->gpio53",
            "gpio->gpio53"
          ],
          [
            "self->gpio54",
            "gpio->gpio54"
          ],
          [
            "self->gpio55",
            "gpio->gpio55"
          ],
          [
            "self->gpio56",
            "gpio->gpio56"
          ],
          [
            "self->gpio57",
            "gpio->gpio57"
          ],
          [
            "self->gpio58",
            "gpio->gpio58"
          ],
          [
            "self->gpio59",
            "gpio->gpio59"
          ],
          [
            "self->gpio60",
            "gpio->gpio60"
          ],
          [
            "self->gpio61",
            "gpio->gpio61"
          ],
          [
            "self->gpio62",
            "gpio->gpio62"
          ],
          [
            "self->gpio63",
            "gpio->gpio63"
          ],
          [
            "self->gpio64",
            "gpio->gpio64"
          ],
          [
            "udma->l2_itf",
            "soc_ico->udma_tx"
          ],
          [
            "udma->event_itf",
            "soc_eu->event_in"
          ],
          [
            "udma->spim0",
            "self->spim0"
          ],
          [
            "self->i2s0",
            "udma->i2s0"
          ],
          [
            "self->i2s1",
            "udma->i2s1"
          ],
          [
            "udma->uart0",
            "self->uart0"
          ],
          [
            "self->cpi0",
            "udma->cpi0"
          ],
          [
            "udma->hyper0",
            "self->hyper0"
          ],
          [
            "soc_eu->fc_event_itf",
            "fc_itc->soc_event"
          ],
          [
            "self->event",
            "soc_eu->event_in"
          ],
          [
            "self->ref_clock",
            "soc_eu->ref_clock"
          ],
          [
            "soc_eu->ref_clock_event",
            "fc_itc->in_event_14"
          ],
          [
            "apb_soc_ctrl->event",
            "soc_eu->event_in"
          ],
          [
            "timer->irq_itf_0",
            "fc_itc->in_event_10"
          ],
          [
            "timer->irq_itf_1",
            "fc_itc->in_event_11"
          ],
          [
            "timer_1->irq_itf_0",
            "fc_itc->in_event_12"
          ],
          [
            "timer_1->irq_itf_1",
            "fc_itc->in_event_13"
          ],
          [
            "self->ref_clock",
            "timer->ref_clock"
          ],
          [
            "self->ref_clock",
            "timer_1->ref_clock"
          ],
          [
            "self->jtag0",
            "pulp_tag->jtag_in"
          ],
          [
            "pulp_tag->jtag_out",
            "riscv_tap->jtag_in"
          ],
          [
            "riscv_tap->jtag_out",
            "self->jtag0_out"
          ],
          [
            "riscv_tap->fc",
            "fc->halt"
          ],
          [
            "riscv_tap->cluster0_pe0",
            "self->halt_cluster0_pe0"
          ],
          [
            "riscv_tap->cluster0_pe1",
            "self->halt_cluster0_pe1"
          ],
          [
            "riscv_tap->cluster0_pe2",
            "self->halt_cluster0_pe2"
          ],
          [
            "riscv_tap->cluster0_pe3",
            "self->halt_cluster0_pe3"
          ],
          [
            "riscv_tap->cluster0_pe4",
            "self->halt_cluster0_pe4"
          ],
          [
            "riscv_tap->cluster0_pe5",
            "self->halt_cluster0_pe5"
          ],
          [
            "riscv_tap->cluster0_pe6",
            "self->halt_cluster0_pe6"
          ],
          [
            "riscv_tap->cluster0_pe7",
            "self->halt_cluster0_pe7"
          ],
          [
            "riscv_tap->cluster0_pe8",
            "self->halt_cluster0_pe8"
          ],
          [
            "self->dma_irq",
            "fc_itc->in_event_8"
          ],
          [
            "pulp_tag->io",
            "soc_ico->debug"
          ]
        ],
        "components": [
          "loader",
          "debug_rom",
          "fll_soc",
          "fll_periph",
          "fll_cluster",
          "fc",
          "fc_itc",
          "fc_icache",
          "fc_icache_ctrl",
          "apb_soc_ctrl",
          "apb_ico",
          "soc_ico",
          "axi_ico",
          "gpio",
          "udma",
          "l2_priv0",
          "l2_priv1",
          "l2_shared_0",
          "l2_shared_0_cut_0",
          "l2_shared_0_cut_1",
          "l2_shared_0_cut_2",
          "l2_shared_0_cut_3",
          "l2_shared_1",
          "l2_shared_1_cut_0",
          "l2_shared_1_cut_1",
          "l2_shared_1_cut_2",
          "l2_shared_1_cut_3",
          "l2_shared_2",
          "l2_shared_2_cut_0",
          "l2_shared_2_cut_1",
          "l2_shared_2_cut_2",
          "l2_shared_2_cut_3",
          "l2_shared_3",
          "l2_shared_3_cut_0",
          "l2_shared_3_cut_1",
          "l2_shared_3_cut_2",
          "l2_shared_3_cut_3",
          "l2_shared_4",
          "l2_shared_4_cut_0",
          "l2_shared_4_cut_1",
          "l2_shared_4_cut_2",
          "l2_shared_4_cut_3",
          "l2_shared_5",
          "l2_shared_5_cut_0",
          "l2_shared_5_cut_1",
          "l2_shared_5_cut_2",
          "l2_shared_5_cut_3",
          "l2_shared_6",
          "l2_shared_6_cut_0",
          "l2_shared_6_cut_1",
          "l2_shared_6_cut_2",
          "l2_shared_6_cut_3",
          "l2_shared_7",
          "l2_shared_7_cut_0",
          "l2_shared_7_cut_1",
          "l2_shared_7_cut_2",
          "l2_shared_7_cut_3",
          "l2_shared_8",
          "l2_shared_8_cut_0",
          "l2_shared_8_cut_1",
          "l2_shared_8_cut_2",
          "l2_shared_8_cut_3",
          "l2_shared_9",
          "l2_shared_9_cut_0",
          "l2_shared_9_cut_1",
          "l2_shared_9_cut_2",
          "l2_shared_9_cut_3",
          "l2_shared_10",
          "l2_shared_10_cut_0",
          "l2_shared_10_cut_1",
          "l2_shared_10_cut_2",
          "l2_shared_10_cut_3",
          "l2_shared_11",
          "l2_shared_11_cut_0",
          "l2_shared_11_cut_1",
          "l2_shared_11_cut_2",
          "l2_shared_11_cut_3",
          "soc_eu",
          "timer",
          "timer_1",
          "stdout",
          "pulp_tag",
          "riscv_tap",
          "gdbserver",
          "periph_clock"
        ],
        "ports": [
          "fll_soc_clock",
          "cluster_fll",
          "ref_clock",
          "bootsel",
          "pmu_input",
          "axi_proxy",
          "ddr",
          "soc_input",
          "cluster_input",
          "gpio0",
          "gpio1",
          "gpio2",
          "gpio3",
          "gpio4",
          "gpio5",
          "gpio6",
          "gpio7",
          "gpio8",
          "gpio9",
          "gpio10",
          "gpio11",
          "gpio12",
          "gpio13",
          "gpio14",
          "gpio15",
          "gpio16",
          "gpio17",
          "gpio18",
          "gpio19",
          "gpio20",
          "gpio21",
          "gpio22",
          "gpio23",
          "gpio24",
          "gpio25",
          "gpio26",
          "gpio27",
          "gpio28",
          "gpio29",
          "gpio30",
          "gpio31",
          "gpio32",
          "gpio33",
          "gpio34",
          "gpio35",
          "gpio36",
          "gpio37",
          "gpio38",
          "gpio39",
          "gpio40",
          "gpio41",
          "gpio42",
          "gpio43",
          "gpio44",
          "gpio45",
          "gpio46",
          "gpio47",
          "gpio48",
          "gpio49",
          "gpio50",
          "gpio51",
          "gpio52",
          "gpio53",
          "gpio54",
          "gpio55",
          "gpio56",
          "gpio57",
          "gpio58",
          "gpio59",
          "gpio60",
          "gpio61",
          "gpio62",
          "gpio63",
          "gpio64",
          "spim0",
          "i2s0",
          "i2s1",
          "uart0",
          "cpi0",
          "hyper0",
          "event",
          "jtag0",
          "jtag0_out",
          "halt_cluster0_pe0",
          "halt_cluster0_pe1",
          "halt_cluster0_pe2",
          "halt_cluster0_pe3",
          "halt_cluster0_pe4",
          "halt_cluster0_pe5",
          "halt_cluster0_pe6",
          "halt_cluster0_pe7",
          "halt_cluster0_pe8",
          "dma_irq",
          "spim1",
          "spim2",
          "spim3",
          "uart1",
          "uart2",
          "uart3",
          "uart4",
          "i2c0",
          "i2s2",
          "hyper1",
          "clock",
          "fast_clk_ctrl",
          "ref_clk_ctrl",
          "fast_clock",
          "fast_clock_out"
        ]
      },
      "fast_clock": {
        "vp_component": "vp.clock_engine_module",
        "frequency": 49152126,
        "factor": 1,
        "ports": [
          "out",
          "clock_in"
        ]
      },
      "fast_clock_generator": {
        "vp_component": "utils.clock_impl",
        "powered_on": false,
        "powerup_time": 200000000,
        "ports": [
          "power",
          "clock",
          "clock_sync",
          "clock_ctrl"
        ]
      },
      "ref_clock": {
        "vp_component": "vp.clock_engine_module",
        "frequency": 65536,
        "factor": 1,
        "ports": [
          "out"
        ]
      },
      "ref_clock_generator": {
        "vp_component": "utils.clock_impl",
        "powered_on": true,
        "powerup_time": 0,
        "ports": [
          "clock_sync",
          "power",
          "clock"
        ]
      },
      "axi_proxy": {
        "vp_component": "interco.router_proxy",
        "ports": [
          "clock",
          "out",
          "input"
        ]
      },
      "soc_config_file": "pulp/chips/pulp_open/soc.json",
      "cluster_config_file": "pulp/chips/pulp_open/cluster.json",
      "nb_cluster": 1,
      "bindings": [
        [
          "ref_clock_generator->clock_sync",
          "padframe->ref_clock_pad"
        ],
        [
          "padframe->ref_clock",
          "soc->ref_clock"
        ],
        [
          "soc->spim0",
          "padframe->spim0"
        ],
        [
          "padframe->spim0_cs0_data_pad",
          "self->spim0_cs0_data"
        ],
        [
          "padframe->spim0_cs0_pad",
          "self->spim0_cs0"
        ],
        [
          "padframe->spim0_cs1_data_pad",
          "self->spim0_cs1_data"
        ],
        [
          "padframe->spim0_cs1_pad",
          "self->spim0_cs1"
        ],
        [
          "soc->spim1",
          "padframe->spim1"
        ],
        [
          "padframe->spim1_cs0_data_pad",
          "self->spim1_cs0_data"
        ],
        [
          "padframe->spim1_cs0_pad",
          "self->spim1_cs0"
        ],
        [
          "soc->spim2",
          "padframe->spim2"
        ],
        [
          "padframe->spim2_cs0_data_pad",
          "self->spim2_cs0_data"
        ],
        [
          "padframe->spim2_cs0_pad",
          "self->spim2_cs0"
        ],
        [
          "soc->spim3",
          "padframe->spim3"
        ],
        [
          "padframe->spim3_cs0_data_pad",
          "self->spim3_cs0_data"
        ],
        [
          "padframe->spim3_cs0_pad",
          "self->spim3_cs0"
        ],
        [
          "soc->uart0",
          "padframe->uart0"
        ],
        [
          "padframe->uart0_pad",
          "self->uart0"
        ],
        [
          "soc->uart1",
          "padframe->uart1"
        ],
        [
          "padframe->uart1_pad",
          "self->uart1"
        ],
        [
          "soc->uart2",
          "padframe->uart2"
        ],
        [
          "padframe->uart2_pad",
          "self->uart2"
        ],
        [
          "soc->uart3",
          "padframe->uart3"
        ],
        [
          "padframe->uart3_pad",
          "self->uart3"
        ],
        [
          "soc->uart4",
          "padframe->uart4"
        ],
        [
          "padframe->uart4_pad",
          "self->uart4"
        ],
        [
          "soc->i2c0",
          "padframe->i2c0"
        ],
        [
          "padframe->i2c0_pad",
          "self->i2c0"
        ],
        [
          "padframe->i2s0",
          "soc->i2s0"
        ],
        [
          "self->i2s0",
          "padframe->i2s0_pad"
        ],
        [
          "padframe->i2s1",
          "soc->i2s1"
        ],
        [
          "self->i2s1",
          "padframe->i2s1_pad"
        ],
        [
          "padframe->i2s2",
          "soc->i2s2"
        ],
        [
          "self->i2s2",
          "padframe->i2s2_pad"
        ],
        [
          "padframe->jtag0",
          "soc->jtag0"
        ],
        [
          "soc->jtag0_out",
          "padframe->jtag0_out"
        ],
        [
          "self->jtag0",
          "padframe->jtag0_pad"
        ],
        [
          "soc->hyper0",
          "padframe->hyper0"
        ],
        [
          "padframe->hyper0_cs0_data_pad",
          "self->hyper0_cs0_data"
        ],
        [
          "padframe->hyper0_cs0_pad",
          "self->hyper0_cs0"
        ],
        [
          "padframe->hyper0_cs1_data_pad",
          "self->hyper0_cs1_data"
        ],
        [
          "padframe->hyper0_cs1_pad",
          "self->hyper0_cs1"
        ],
        [
          "soc->hyper1",
          "padframe->hyper1"
        ],
        [
          "padframe->hyper1_cs0_data_pad",
          "self->hyper1_cs0_data"
        ],
        [
          "padframe->hyper1_cs0_pad",
          "self->hyper1_cs0"
        ],
        [
          "padframe->hyper1_cs1_data_pad",
          "self->hyper1_cs1_data"
        ],
        [
          "padframe->hyper1_cs1_pad",
          "self->hyper1_cs1"
        ],
        [
          "padframe->gpio0_pad",
          "soc->gpio0"
        ],
        [
          "padframe->gpio0_pad",
          "self->gpio0"
        ],
        [
          "padframe->gpio1_pad",
          "soc->gpio1"
        ],
        [
          "padframe->gpio1_pad",
          "self->gpio1"
        ],
        [
          "padframe->gpio2_pad",
          "soc->gpio2"
        ],
        [
          "padframe->gpio2_pad",
          "self->gpio2"
        ],
        [
          "padframe->gpio3_pad",
          "soc->gpio3"
        ],
        [
          "padframe->gpio3_pad",
          "self->gpio3"
        ],
        [
          "padframe->gpio4_pad",
          "soc->gpio4"
        ],
        [
          "padframe->gpio4_pad",
          "self->gpio4"
        ],
        [
          "padframe->gpio5_pad",
          "soc->gpio5"
        ],
        [
          "padframe->gpio5_pad",
          "self->gpio5"
        ],
        [
          "padframe->gpio6_pad",
          "soc->gpio6"
        ],
        [
          "padframe->gpio6_pad",
          "self->gpio6"
        ],
        [
          "padframe->gpio7_pad",
          "soc->gpio7"
        ],
        [
          "padframe->gpio7_pad",
          "self->gpio7"
        ],
        [
          "padframe->gpio8_pad",
          "soc->gpio8"
        ],
        [
          "padframe->gpio8_pad",
          "self->gpio8"
        ],
        [
          "padframe->gpio9_pad",
          "soc->gpio9"
        ],
        [
          "padframe->gpio9_pad",
          "self->gpio9"
        ],
        [
          "padframe->gpio10_pad",
          "soc->gpio10"
        ],
        [
          "padframe->gpio10_pad",
          "self->gpio10"
        ],
        [
          "padframe->gpio11_pad",
          "soc->gpio11"
        ],
        [
          "padframe->gpio11_pad",
          "self->gpio11"
        ],
        [
          "padframe->gpio12_pad",
          "soc->gpio12"
        ],
        [
          "padframe->gpio12_pad",
          "self->gpio12"
        ],
        [
          "padframe->gpio13_pad",
          "soc->gpio13"
        ],
        [
          "padframe->gpio13_pad",
          "self->gpio13"
        ],
        [
          "padframe->gpio14_pad",
          "soc->gpio14"
        ],
        [
          "padframe->gpio14_pad",
          "self->gpio14"
        ],
        [
          "padframe->gpio15_pad",
          "soc->gpio15"
        ],
        [
          "padframe->gpio15_pad",
          "self->gpio15"
        ],
        [
          "padframe->gpio16_pad",
          "soc->gpio16"
        ],
        [
          "padframe->gpio16_pad",
          "self->gpio16"
        ],
        [
          "padframe->gpio17_pad",
          "soc->gpio17"
        ],
        [
          "padframe->gpio17_pad",
          "self->gpio17"
        ],
        [
          "padframe->gpio18_pad",
          "soc->gpio18"
        ],
        [
          "padframe->gpio18_pad",
          "self->gpio18"
        ],
        [
          "padframe->gpio19_pad",
          "soc->gpio19"
        ],
        [
          "padframe->gpio19_pad",
          "self->gpio19"
        ],
        [
          "padframe->gpio20_pad",
          "soc->gpio20"
        ],
        [
          "padframe->gpio20_pad",
          "self->gpio20"
        ],
        [
          "padframe->gpio21_pad",
          "soc->gpio21"
        ],
        [
          "padframe->gpio21_pad",
          "self->gpio21"
        ],
        [
          "padframe->gpio22_pad",
          "soc->gpio22"
        ],
        [
          "padframe->gpio22_pad",
          "self->gpio22"
        ],
        [
          "padframe->gpio23_pad",
          "soc->gpio23"
        ],
        [
          "padframe->gpio23_pad",
          "self->gpio23"
        ],
        [
          "padframe->gpio24_pad",
          "soc->gpio24"
        ],
        [
          "padframe->gpio24_pad",
          "self->gpio24"
        ],
        [
          "padframe->gpio25_pad",
          "soc->gpio25"
        ],
        [
          "padframe->gpio25_pad",
          "self->gpio25"
        ],
        [
          "padframe->gpio26_pad",
          "soc->gpio26"
        ],
        [
          "padframe->gpio26_pad",
          "self->gpio26"
        ],
        [
          "padframe->gpio27_pad",
          "soc->gpio27"
        ],
        [
          "padframe->gpio27_pad",
          "self->gpio27"
        ],
        [
          "padframe->gpio28_pad",
          "soc->gpio28"
        ],
        [
          "padframe->gpio28_pad",
          "self->gpio28"
        ],
        [
          "padframe->gpio29_pad",
          "soc->gpio29"
        ],
        [
          "padframe->gpio29_pad",
          "self->gpio29"
        ],
        [
          "padframe->gpio30_pad",
          "soc->gpio30"
        ],
        [
          "padframe->gpio30_pad",
          "self->gpio30"
        ],
        [
          "padframe->gpio31_pad",
          "soc->gpio31"
        ],
        [
          "padframe->gpio31_pad",
          "self->gpio31"
        ],
        [
          "padframe->gpio32_pad",
          "soc->gpio32"
        ],
        [
          "padframe->gpio32_pad",
          "self->gpio32"
        ],
        [
          "padframe->gpio33_pad",
          "soc->gpio33"
        ],
        [
          "padframe->gpio33_pad",
          "self->gpio33"
        ],
        [
          "padframe->gpio34_pad",
          "soc->gpio34"
        ],
        [
          "padframe->gpio34_pad",
          "self->gpio34"
        ],
        [
          "padframe->gpio35_pad",
          "soc->gpio35"
        ],
        [
          "padframe->gpio35_pad",
          "self->gpio35"
        ],
        [
          "padframe->gpio36_pad",
          "soc->gpio36"
        ],
        [
          "padframe->gpio36_pad",
          "self->gpio36"
        ],
        [
          "padframe->gpio37_pad",
          "soc->gpio37"
        ],
        [
          "padframe->gpio37_pad",
          "self->gpio37"
        ],
        [
          "padframe->gpio38_pad",
          "soc->gpio38"
        ],
        [
          "padframe->gpio38_pad",
          "self->gpio38"
        ],
        [
          "padframe->gpio39_pad",
          "soc->gpio39"
        ],
        [
          "padframe->gpio39_pad",
          "self->gpio39"
        ],
        [
          "padframe->gpio40_pad",
          "soc->gpio40"
        ],
        [
          "padframe->gpio40_pad",
          "self->gpio40"
        ],
        [
          "padframe->gpio41_pad",
          "soc->gpio41"
        ],
        [
          "padframe->gpio41_pad",
          "self->gpio41"
        ],
        [
          "padframe->gpio42_pad",
          "soc->gpio42"
        ],
        [
          "padframe->gpio42_pad",
          "self->gpio42"
        ],
        [
          "padframe->gpio43_pad",
          "soc->gpio43"
        ],
        [
          "padframe->gpio43_pad",
          "self->gpio43"
        ],
        [
          "padframe->gpio44_pad",
          "soc->gpio44"
        ],
        [
          "padframe->gpio44_pad",
          "self->gpio44"
        ],
        [
          "padframe->gpio45_pad",
          "soc->gpio45"
        ],
        [
          "padframe->gpio45_pad",
          "self->gpio45"
        ],
        [
          "padframe->gpio46_pad",
          "soc->gpio46"
        ],
        [
          "padframe->gpio46_pad",
          "self->gpio46"
        ],
        [
          "padframe->gpio47_pad",
          "soc->gpio47"
        ],
        [
          "padframe->gpio47_pad",
          "self->gpio47"
        ],
        [
          "padframe->gpio48_pad",
          "soc->gpio48"
        ],
        [
          "padframe->gpio48_pad",
          "self->gpio48"
        ],
        [
          "padframe->gpio49_pad",
          "soc->gpio49"
        ],
        [
          "padframe->gpio49_pad",
          "self->gpio49"
        ],
        [
          "padframe->gpio50_pad",
          "soc->gpio50"
        ],
        [
          "padframe->gpio50_pad",
          "self->gpio50"
        ],
        [
          "padframe->gpio51_pad",
          "soc->gpio51"
        ],
        [
          "padframe->gpio51_pad",
          "self->gpio51"
        ],
        [
          "padframe->gpio52_pad",
          "soc->gpio52"
        ],
        [
          "padframe->gpio52_pad",
          "self->gpio52"
        ],
        [
          "padframe->gpio53_pad",
          "soc->gpio53"
        ],
        [
          "padframe->gpio53_pad",
          "self->gpio53"
        ],
        [
          "padframe->gpio54_pad",
          "soc->gpio54"
        ],
        [
          "padframe->gpio54_pad",
          "self->gpio54"
        ],
        [
          "padframe->gpio55_pad",
          "soc->gpio55"
        ],
        [
          "padframe->gpio55_pad",
          "self->gpio55"
        ],
        [
          "padframe->gpio56_pad",
          "soc->gpio56"
        ],
        [
          "padframe->gpio56_pad",
          "self->gpio56"
        ],
        [
          "padframe->gpio57_pad",
          "soc->gpio57"
        ],
        [
          "padframe->gpio57_pad",
          "self->gpio57"
        ],
        [
          "padframe->gpio58_pad",
          "soc->gpio58"
        ],
        [
          "padframe->gpio58_pad",
          "self->gpio58"
        ],
        [
          "padframe->gpio59_pad",
          "soc->gpio59"
        ],
        [
          "padframe->gpio59_pad",
          "self->gpio59"
        ],
        [
          "padframe->gpio60_pad",
          "soc->gpio60"
        ],
        [
          "padframe->gpio60_pad",
          "self->gpio60"
        ],
        [
          "padframe->gpio61_pad",
          "soc->gpio61"
        ],
        [
          "padframe->gpio61_pad",
          "self->gpio61"
        ],
        [
          "padframe->gpio62_pad",
          "soc->gpio62"
        ],
        [
          "padframe->gpio62_pad",
          "self->gpio62"
        ],
        [
          "padframe->gpio63_pad",
          "soc->gpio63"
        ],
        [
          "padframe->gpio63_pad",
          "self->gpio63"
        ],
        [
          "padframe->gpio64_pad",
          "soc->gpio64"
        ],
        [
          "padframe->gpio64_pad",
          "self->gpio64"
        ],
        [
          "soc_clock_domain->out",
          "soc->clock"
        ],
        [
          "soc_clock_domain->out",
          "axi_proxy->clock"
        ],
        [
          "ref_clock_generator->clock_sync",
          "cluster->ref_clock"
        ],
        [
          "cluster->dma_irq",
          "soc->dma_irq"
        ],
        [
          "soc->halt_cluster0_pe0",
          "cluster->halt_pe0"
        ],
        [
          "soc->halt_cluster0_pe1",
          "cluster->halt_pe1"
        ],
        [
          "soc->halt_cluster0_pe2",
          "cluster->halt_pe2"
        ],
        [
          "soc->halt_cluster0_pe3",
          "cluster->halt_pe3"
        ],
        [
          "soc->halt_cluster0_pe4",
          "cluster->halt_pe4"
        ],
        [
          "soc->halt_cluster0_pe5",
          "cluster->halt_pe5"
        ],
        [
          "soc->halt_cluster0_pe6",
          "cluster->halt_pe6"
        ],
        [
          "soc->halt_cluster0_pe7",
          "cluster->halt_pe7"
        ],
        [
          "soc->halt_cluster0_pe8",
          "cluster->halt_pe8"
        ],
        [
          "cluster_clock->out",
          "cluster->clock"
        ],
        [
          "soc->cluster_fll",
          "cluster_clock->clock_in"
        ],
        [
          "soc->cluster_input",
          "cluster->input"
        ],
        [
          "cluster->soc",
          "soc->soc_input"
        ],
        [
          "soc->fast_clk_ctrl",
          "fast_clock_generator->power"
        ],
        [
          "soc->ref_clk_ctrl",
          "ref_clock_generator->power"
        ],
        [
          "soc->fll_soc_clock",
          "soc_clock_domain->clock_in"
        ],
        [
          "fast_clock->out",
          "fast_clock_generator->clock"
        ],
        [
          "fast_clock_generator->clock_sync",
          "soc->fast_clock"
        ],
        [
          "fast_clock_generator->clock_ctrl",
          "fast_clock->clock_in"
        ],
        [
          "ref_clock->out",
          "ref_clock_generator->clock"
        ],
        [
          "self->bootsel",
          "soc->bootsel"
        ],
        [
          "fast_clock->out",
          "soc->fast_clock_out"
        ],
        [
          "axi_proxy->out",
          "soc->soc_input"
        ],
        [
          "soc->axi_proxy",
          "axi_proxy->input"
        ]
      ],
      "components": [
        "padframe",
        "soc_clock_domain",
        "cluster_clock",
        "cluster",
        "soc",
        "fast_clock",
        "fast_clock_generator",
        "ref_clock",
        "ref_clock_generator",
        "axi_proxy"
      ],
      "ports": [
        "spim0_cs0_data",
        "spim0_cs0",
        "spim0_cs1_data",
        "spim0_cs1",
        "spim1_cs0_data",
        "spim1_cs0",
        "spim2_cs0_data",
        "spim2_cs0",
        "spim3_cs0_data",
        "spim3_cs0",
        "uart0",
        "uart1",
        "uart2",
        "uart3",
        "uart4",
        "i2c0",
        "i2s0",
        "i2s1",
        "i2s2",
        "jtag0",
        "hyper0_cs0_data",
        "hyper0_cs0",
        "hyper0_cs1_data",
        "hyper0_cs1",
        "hyper1_cs0_data",
        "hyper1_cs0",
        "hyper1_cs1_data",
        "hyper1_cs1",
        "gpio0",
        "gpio1",
        "gpio2",
        "gpio3",
        "gpio4",
        "gpio5",
        "gpio6",
        "gpio7",
        "gpio8",
        "gpio9",
        "gpio10",
        "gpio11",
        "gpio12",
        "gpio13",
        "gpio14",
        "gpio15",
        "gpio16",
        "gpio17",
        "gpio18",
        "gpio19",
        "gpio20",
        "gpio21",
        "gpio22",
        "gpio23",
        "gpio24",
        "gpio25",
        "gpio26",
        "gpio27",
        "gpio28",
        "gpio29",
        "gpio30",
        "gpio31",
        "gpio32",
        "gpio33",
        "gpio34",
        "gpio35",
        "gpio36",
        "gpio37",
        "gpio38",
        "gpio39",
        "gpio40",
        "gpio41",
        "gpio42",
        "gpio43",
        "gpio44",
        "gpio45",
        "gpio46",
        "gpio47",
        "gpio48",
        "gpio49",
        "gpio50",
        "gpio51",
        "gpio52",
        "gpio53",
        "gpio54",
        "gpio55",
        "gpio56",
        "gpio57",
        "gpio58",
        "gpio59",
        "gpio60",
        "gpio61",
        "gpio62",
        "gpio63",
        "gpio64",
        "bootsel"
      ]
    },
    "hyperflash": {
      "content": {
        "image": "hyperflash.bin",
        "partitions": {
          "readfs": {
            "files": [],
            "type": "readfs",
            "enabled": false
          },
          "hostfs": {
            "files": [],
            "type": "hostfs"
          },
          "lfs": {
            "root_dir": null,
            "type": "lfs",
            "enabled": false
          }
        }
      },
      "vp_component": "devices.hyperbus.hyperflash_impl",
      "writeback": true,
      "size": 67108864,
      "datasheet": {
        "type": "hyper",
        "size": "64MB",
        "block-size": "256KB"
      },
      "ports": [
        "input"
      ]
    },
    "ram": {
      "size": 8388608,
      "vp_component": "devices.hyperbus.hyperram_impl",
      "ports": [
        "input"
      ]
    },
    "uart_checker": {
      "uart_checker": {
        "vp_component": "devices.uart.uart_checker",
        "verbose": false,
        "baudrate": 115200,
        "loopback": false,
        "stdout": true,
        "stdin": false,
        "telnet": false,
        "tx_file": "tx_uart.log",
        "ports": [
          "input",
          "clock",
          "clock_cfg"
        ]
      },
      "clock": {
        "vp_component": "vp.clock_engine_module",
        "frequency": 50000000,
        "factor": 1,
        "ports": [
          "out",
          "clock_in"
        ]
      },
      "bindings": [
        [
          "self->input",
          "uart_checker->input"
        ],
        [
          "clock->out",
          "uart_checker->clock"
        ],
        [
          "uart_checker->clock_cfg",
          "clock->clock_in"
        ]
      ],
      "components": [
        "uart_checker",
        "clock"
      ],
      "ports": [
        "input"
      ]
    },
    "gvsoc": {
      "proxy": {
        "enabled": false,
        "port": 42951
      },
      "events": {
        "enabled": false,
        "include_raw": [],
        "include_regex": [],
        "exclude_regex": [],
        "format": "fst",
        "active": false,
        "all": true,
        "gtkw": false,
        "gen_gtkw": false,
        "files": [],
        "traces": {},
        "tags": [
          "overview"
        ],
        "use-external-dumper": null
      },
      "include_dirs": [
        "/home/ce-user/trial2/gvsoc/install/models"
      ],
      "runner_module": "gv.gvsoc",
      "cycles_to_seconds": "int(max(cycles * nb_cores / 5000000, 600))",
      "werror": true,
      "verbose": true,
      "debug-mode": false,
      "launchers": {
        "default": "gvsoc_launcher",
        "debug": "gvsoc_launcher_debug"
      },
      "traces": {
        "level": "debug",
        "format": "long",
        "enabled": false,
        "include_regex": [],
        "exclude_regex": []
      },
      "systemc": false,
      "wunconnected-padfun": false,
      "memcheck": false
    },
    "bindings": [
      [
        "chip->hyper0_cs1_data",
        "hyperflash->input"
      ],
      [
        "chip->hyper0_cs0_data",
        "ram->input"
      ],
      [
        "chip->uart0",
        "uart_checker->input"
      ]
    ],
    "components": [
      "chip",
      "hyperflash",
      "ram",
      "uart_checker"
    ]
  }
}