# Sorting Algorithm Hardware Acellerator
This is a project of Electronics and Communications Systems Course of Computer Engineering Degree of Univerity of Pisa. The aim of this project is the development of a simple sorting hardware accelerator using VHDL language to design it and using of XILINX Vivado tool to synthesize the circuit, and analyze the results.

To have more details, see the [specification](doc/Project%20Specification.pdf) and the [documentation](doc/Sorting_Algorithm_Hardware_Accelerator.pdf)
