{
  "title": "ESP-WROOM-02D",
  "story": [
    {
      "type": "paragraph",
      "id": "aafee198e2902e73",
      "text": "ESP-WROOM-02D/02U\nDatasheet. [https://www.espressif.com/sites/default/files/documentation/esp-wroom-02u_esp-wroom-02d_datasheet_en.pdf pdf]"
    },
    {
      "type": "markdown",
      "id": "6dd941fa6ce49ade",
      "text": "* a Tensilica L106 32-bit RISC processor. [https://ip.cadence.com/news/243/330/Tensilica-Unveils-Diamond-Standard-106Micro-Processor-Smallest-Licensable-32-bit-Core page]\n* [[Harvard Architecture]]. [https://en.wikipedia.org/wiki/Harvard_architecture wikipedia]"
    }
  ],
  "journal": [
    {
      "type": "create",
      "item": {
        "title": "ESP-WROOM-02D",
        "story": []
      },
      "date": 1662794672616
    },
    {
      "item": {
        "type": "factory",
        "id": "aafee198e2902e73"
      },
      "id": "aafee198e2902e73",
      "type": "add",
      "date": 1662794679908
    },
    {
      "type": "edit",
      "id": "aafee198e2902e73",
      "item": {
        "type": "paragraph",
        "id": "aafee198e2902e73",
        "text": "â€“ [https://www.espressif.com/sites/default/files/documentation/esp-wroom-02u_esp-wroom-02d_datasheet_en.pdf pdf]"
      },
      "date": 1662794687416
    },
    {
      "type": "edit",
      "id": "aafee198e2902e73",
      "item": {
        "type": "paragraph",
        "id": "aafee198e2902e73",
        "text": "ESP-WROOM-02D/02U\nDatasheet.[https://www.espressif.com/sites/default/files/documentation/esp-wroom-02u_esp-wroom-02d_datasheet_en.pdf pdf]"
      },
      "date": 1662794701965
    },
    {
      "type": "edit",
      "id": "aafee198e2902e73",
      "item": {
        "type": "paragraph",
        "id": "aafee198e2902e73",
        "text": "ESP-WROOM-02D/02U\nDatasheet. [https://www.espressif.com/sites/default/files/documentation/esp-wroom-02u_esp-wroom-02d_datasheet_en.pdf pdf]"
      },
      "date": 1662794705792
    },
    {
      "item": {
        "type": "factory",
        "id": "6dd941fa6ce49ade"
      },
      "id": "6dd941fa6ce49ade",
      "type": "add",
      "after": "aafee198e2902e73",
      "date": 1662794754581
    },
    {
      "type": "edit",
      "id": "6dd941fa6ce49ade",
      "item": {
        "type": "markdown",
        "id": "6dd941fa6ce49ade",
        "text": "* a Tensilica L106 32-bit RISC processo"
      },
      "date": 1662794761481
    },
    {
      "type": "edit",
      "id": "6dd941fa6ce49ade",
      "item": {
        "type": "markdown",
        "id": "6dd941fa6ce49ade",
        "text": "* a Tensilica L106 32-bit RISC processor. [https://ip.cadence.com/news/243/330/Tensilica-Unveils-Diamond-Standard-106Micro-Processor-Smallest-Licensable-32-bit-Core page]"
      },
      "date": 1662794807701
    },
    {
      "type": "edit",
      "id": "6dd941fa6ce49ade",
      "item": {
        "type": "markdown",
        "id": "6dd941fa6ce49ade",
        "text": "* a Tensilica L106 32-bit RISC processor. [https://ip.cadence.com/news/243/330/Tensilica-Unveils-Diamond-Standard-106Micro-Processor-Smallest-Licensable-32-bit-Core page]\n* [[Harvard Architecture]]"
      },
      "date": 1662795034121
    },
    {
      "type": "edit",
      "id": "6dd941fa6ce49ade",
      "item": {
        "type": "markdown",
        "id": "6dd941fa6ce49ade",
        "text": "* a Tensilica L106 32-bit RISC processor. [https://ip.cadence.com/news/243/330/Tensilica-Unveils-Diamond-Standard-106Micro-Processor-Smallest-Licensable-32-bit-Core page]\n* [[Harvard Architecture]]. [https://en.wikipedia.org/wiki/Harvard_architecture wikipedia]"
      },
      "date": 1662795048751
    }
  ]
}