// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Inverse (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x,
        M,
        N_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] x;
input  [5:0] M;
input  [7:0] N_read;
output  [31:0] ap_return_0;
output  [7:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [11:0] xf_division_lut_address0;
reg    xf_division_lut_ce0;
wire   [15:0] xf_division_lut_q0;
wire   [0:0] icmp_ln242_fu_257_p2;
reg   [0:0] icmp_ln242_reg_591;
wire   [5:0] sub_ln307_fu_560_p2;
reg   [5:0] sub_ln307_reg_639;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] ap_phi_mux_pos_6_phi_fu_122_p26;
wire   [2:0] ap_phi_reg_pp0_iter0_pos_6_reg_119;
wire   [0:0] icmp_ln246_fu_273_p2;
wire   [0:0] tmp_79_fu_279_p3;
wire   [0:0] icmp_ln253_fu_297_p2;
wire   [0:0] icmp_ln259_fu_328_p2;
wire   [0:0] tmp_80_fu_334_p3;
wire   [0:0] icmp_ln266_fu_352_p2;
wire   [0:0] icmp_ln272_fu_383_p2;
wire   [0:0] tmp_83_fu_389_p3;
wire   [0:0] icmp_ln279_fu_407_p2;
wire   [0:0] tmp_82_fu_438_p3;
wire   [0:0] icmp_ln292_fu_456_p2;
wire   [0:0] icmp_ln292_1_fu_472_p2;
wire   [2:0] select_ln292_fu_484_p3;
wire   [2:0] select_ln279_fu_429_p3;
wire   [2:0] select_ln266_fu_374_p3;
wire   [2:0] select_ln253_fu_319_p3;
reg   [3:0] ap_phi_mux_block_2_phi_fu_162_p26;
wire   [3:0] ap_phi_reg_pp0_iter0_block_2_reg_159;
reg   [14:0] ap_phi_mux_index_0_in_in_phi_fu_206_p4;
wire   [14:0] shl_ln302_fu_532_p2;
wire   [14:0] ap_phi_reg_pp0_iter0_index_0_in_in_reg_203;
wire   [0:0] icmp_ln301_fu_511_p2;
wire   [14:0] trunc_ln301_fu_517_p1;
reg   [7:0] ap_phi_mux_phi_ln311_phi_fu_215_p4;
wire   [7:0] zext_ln307_fu_566_p1;
reg   [7:0] ap_phi_reg_pp0_iter1_phi_ln311_reg_212;
wire   [7:0] ap_phi_reg_pp0_iter0_phi_ln311_reg_212;
reg   [15:0] ap_phi_mux_p_0_in_phi_fu_225_p4;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_in_reg_221;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_in_reg_221;
wire   [63:0] zext_ln306_fu_549_p1;
wire   [3:0] tmp_fu_263_p4;
wire   [1:0] tmp_81_fu_287_p4;
wire   [2:0] tmp_85_fu_303_p4;
wire   [0:0] icmp_ln253_1_fu_313_p2;
wire   [3:0] tmpx_fu_233_p4;
wire   [1:0] tmp_84_fu_342_p4;
wire   [2:0] tmp_88_fu_358_p4;
wire   [0:0] icmp_ln266_1_fu_368_p2;
wire   [3:0] tmpx_1_fu_243_p4;
wire   [1:0] tmp_87_fu_397_p4;
wire   [2:0] tmp_90_fu_413_p4;
wire   [0:0] icmp_ln279_1_fu_423_p2;
wire   [1:0] tmp_86_fu_446_p4;
wire   [2:0] tmp_89_fu_462_p4;
wire   [3:0] tmpx_2_fu_253_p1;
wire   [0:0] icmp_ln292_2_fu_478_p2;
wire   [4:0] zext_ln299_1_fu_497_p1;
wire   [4:0] zext_ln299_fu_493_p1;
wire   [4:0] B_L_fu_501_p2;
wire   [4:0] add_ln302_fu_522_p2;
wire   [14:0] zext_ln302_fu_528_p1;
wire   [10:0] index_fu_539_p4;
wire   [5:0] add_ln307_fu_554_p2;
wire   [5:0] zext_ln299_2_fu_507_p1;
wire   [31:0] val_fu_570_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_48;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

Inverse_xf_divisiwdI #(
    .DataWidth( 16 ),
    .AddressRange( 2049 ),
    .AddressWidth( 12 ))
xf_division_lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xf_division_lut_address0),
    .ce0(xf_division_lut_ce0),
    .q0(xf_division_lut_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_48)) begin
        if ((icmp_ln242_fu_257_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_0_in_reg_221 <= 16'd65535;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_in_reg_221 <= ap_phi_reg_pp0_iter0_p_0_in_reg_221;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_48)) begin
        if ((icmp_ln242_fu_257_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_phi_ln311_reg_212 <= N_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln311_reg_212 <= ap_phi_reg_pp0_iter0_phi_ln311_reg_212;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln242_reg_591 <= icmp_ln242_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_fu_257_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln307_reg_639 <= sub_ln307_fu_560_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln292_1_fu_472_p2 == 1'd1) & (icmp_ln292_fu_456_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln292_fu_456_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln292_1_fu_472_p2 == 1'd0) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln292_fu_456_p2 == 1'd0) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_82_fu_438_p3 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_block_2_phi_fu_162_p26 = 4'd12;
    end else if ((((icmp_ln279_fu_407_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_83_fu_389_p3 == 1'd0) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln279_fu_407_p2 == 1'd0) & (tmp_83_fu_389_p3 == 1'd0) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_83_fu_389_p3 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_block_2_phi_fu_162_p26 = 4'd8;
    end else if ((((icmp_ln266_fu_352_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_80_fu_334_p3 == 1'd0) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln266_fu_352_p2 == 1'd0) & (tmp_80_fu_334_p3 == 1'd0) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_80_fu_334_p3 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_block_2_phi_fu_162_p26 = 4'd4;
    end else if ((((tmp_79_fu_279_p3 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln253_fu_297_p2 == 1'd1) & (tmp_79_fu_279_p3 == 1'd0) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_79_fu_279_p3 == 1'd0) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln253_fu_297_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_block_2_phi_fu_162_p26 = 4'd0;
    end else begin
        ap_phi_mux_block_2_phi_fu_162_p26 = ap_phi_reg_pp0_iter0_block_2_reg_159;
    end
end

always @ (*) begin
    if ((icmp_ln242_fu_257_p2 == 1'd0)) begin
        if ((icmp_ln301_fu_511_p2 == 1'd1)) begin
            ap_phi_mux_index_0_in_in_phi_fu_206_p4 = trunc_ln301_fu_517_p1;
        end else if ((icmp_ln301_fu_511_p2 == 1'd0)) begin
            ap_phi_mux_index_0_in_in_phi_fu_206_p4 = shl_ln302_fu_532_p2;
        end else begin
            ap_phi_mux_index_0_in_in_phi_fu_206_p4 = ap_phi_reg_pp0_iter0_index_0_in_in_reg_203;
        end
    end else begin
        ap_phi_mux_index_0_in_in_phi_fu_206_p4 = ap_phi_reg_pp0_iter0_index_0_in_in_reg_203;
    end
end

always @ (*) begin
    if ((icmp_ln242_reg_591 == 1'd0)) begin
        ap_phi_mux_p_0_in_phi_fu_225_p4 = xf_division_lut_q0;
    end else begin
        ap_phi_mux_p_0_in_phi_fu_225_p4 = ap_phi_reg_pp0_iter1_p_0_in_reg_221;
    end
end

always @ (*) begin
    if ((icmp_ln242_reg_591 == 1'd0)) begin
        ap_phi_mux_phi_ln311_phi_fu_215_p4 = zext_ln307_fu_566_p1;
    end else begin
        ap_phi_mux_phi_ln311_phi_fu_215_p4 = ap_phi_reg_pp0_iter1_phi_ln311_reg_212;
    end
end

always @ (*) begin
    if (((icmp_ln253_fu_297_p2 == 1'd1) & (tmp_79_fu_279_p3 == 1'd0) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = select_ln253_fu_319_p3;
    end else if (((icmp_ln266_fu_352_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_80_fu_334_p3 == 1'd0) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = select_ln266_fu_374_p3;
    end else if (((icmp_ln279_fu_407_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_83_fu_389_p3 == 1'd0) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = select_ln279_fu_429_p3;
    end else if (((icmp_ln292_1_fu_472_p2 == 1'd1) & (icmp_ln292_fu_456_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = select_ln292_fu_484_p3;
    end else if (((icmp_ln292_fu_456_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln292_1_fu_472_p2 == 1'd0) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = 3'd3;
    end else if ((((tmp_79_fu_279_p3 == 1'd0) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln253_fu_297_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln292_fu_456_p2 == 1'd0) & (tmp_82_fu_438_p3 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln279_fu_407_p2 == 1'd0) & (tmp_83_fu_389_p3 == 1'd0) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln266_fu_352_p2 == 1'd0) & (tmp_80_fu_334_p3 == 1'd0) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = 3'd2;
    end else if ((((tmp_79_fu_279_p3 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_82_fu_438_p3 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_83_fu_389_p3 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln272_fu_383_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)) | ((tmp_80_fu_334_p3 == 1'd1) & (icmp_ln246_fu_273_p2 == 1'd1) & (icmp_ln259_fu_328_p2 == 1'd0) & (icmp_ln242_fu_257_p2 == 1'd0)))) begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = 3'd1;
    end else begin
        ap_phi_mux_pos_6_phi_fu_122_p26 = ap_phi_reg_pp0_iter0_pos_6_reg_119;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xf_division_lut_ce0 = 1'b1;
    end else begin
        xf_division_lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_L_fu_501_p2 = (zext_ln299_1_fu_497_p1 + zext_ln299_fu_493_p1);

assign add_ln302_fu_522_p2 = ($signed(B_L_fu_501_p2) + $signed(5'd31));

assign add_ln307_fu_554_p2 = (M + 6'd16);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_48 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_block_2_reg_159 = 'bx;

assign ap_phi_reg_pp0_iter0_index_0_in_in_reg_203 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_in_reg_221 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln311_reg_212 = 'bx;

assign ap_phi_reg_pp0_iter0_pos_6_reg_119 = 'bx;

assign ap_return_0 = val_fu_570_p1;

assign ap_return_1 = ap_phi_mux_phi_ln311_phi_fu_215_p4;

assign icmp_ln242_fu_257_p2 = ((x == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_273_p2 = ((tmp_fu_263_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln253_1_fu_313_p2 = ((tmp_85_fu_303_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln253_fu_297_p2 = ((tmp_81_fu_287_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln259_fu_328_p2 = ((tmpx_fu_233_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_1_fu_368_p2 = ((tmp_88_fu_358_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_352_p2 = ((tmp_84_fu_342_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_383_p2 = ((tmpx_1_fu_243_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln279_1_fu_423_p2 = ((tmp_90_fu_413_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_407_p2 = ((tmp_87_fu_397_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln292_1_fu_472_p2 = ((tmp_89_fu_462_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln292_2_fu_478_p2 = ((tmpx_2_fu_253_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_456_p2 = ((tmp_86_fu_446_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_511_p2 = ((B_L_fu_501_p2 == 5'd0) ? 1'b1 : 1'b0);

assign index_fu_539_p4 = {{ap_phi_mux_index_0_in_in_phi_fu_206_p4[14:4]}};

assign select_ln253_fu_319_p3 = ((icmp_ln253_1_fu_313_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln266_fu_374_p3 = ((icmp_ln266_1_fu_368_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln279_fu_429_p3 = ((icmp_ln279_1_fu_423_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln292_fu_484_p3 = ((icmp_ln292_2_fu_478_p2[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign shl_ln302_fu_532_p2 = trunc_ln301_fu_517_p1 << zext_ln302_fu_528_p1;

assign sub_ln307_fu_560_p2 = (add_ln307_fu_554_p2 - zext_ln299_2_fu_507_p1);

assign tmp_79_fu_279_p3 = x[32'd15];

assign tmp_80_fu_334_p3 = x[32'd11];

assign tmp_81_fu_287_p4 = {{x[15:14]}};

assign tmp_82_fu_438_p3 = x[32'd3];

assign tmp_83_fu_389_p3 = x[32'd7];

assign tmp_84_fu_342_p4 = {{x[11:10]}};

assign tmp_85_fu_303_p4 = {{x[15:13]}};

assign tmp_86_fu_446_p4 = {{x[3:2]}};

assign tmp_87_fu_397_p4 = {{x[7:6]}};

assign tmp_88_fu_358_p4 = {{x[11:9]}};

assign tmp_89_fu_462_p4 = {{x[3:1]}};

assign tmp_90_fu_413_p4 = {{x[7:5]}};

assign tmp_fu_263_p4 = {{x[15:12]}};

assign tmpx_1_fu_243_p4 = {{x[7:4]}};

assign tmpx_2_fu_253_p1 = x[3:0];

assign tmpx_fu_233_p4 = {{x[11:8]}};

assign trunc_ln301_fu_517_p1 = x[14:0];

assign val_fu_570_p1 = ap_phi_mux_p_0_in_phi_fu_225_p4;

assign xf_division_lut_address0 = zext_ln306_fu_549_p1;

assign zext_ln299_1_fu_497_p1 = ap_phi_mux_block_2_phi_fu_162_p26;

assign zext_ln299_2_fu_507_p1 = B_L_fu_501_p2;

assign zext_ln299_fu_493_p1 = ap_phi_mux_pos_6_phi_fu_122_p26;

assign zext_ln302_fu_528_p1 = add_ln302_fu_522_p2;

assign zext_ln306_fu_549_p1 = index_fu_539_p4;

assign zext_ln307_fu_566_p1 = sub_ln307_reg_639;

endmodule //Inverse
