# Verilog Backend

The Verilog backend generates Verilog RTL code, enabling high-level synthesis (HLS) flows where Chomsky programs are compiled into hardware circuits.
