# FPGA_DEMO_LAB
FPGA Demo Lab 5th Sem UG
Xilinx Vivado Project
1. Half Adder
2. Up/Down Counter
