#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 23 17:45:57 2024
# Process ID: 8963
# Current directory: /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding
# Command line: vivado -mode tcl -source 03_scripts/run_impl.tcl
# Log file: /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/vivado.log
# Journal file: /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/vivado.jou
#-----------------------------------------------------------
source 03_scripts/run_impl.tcl
# source 03_scripts/create_vivado_project.tcl
## proc customlogicCreateProject {} {
## 	puts  " "
## 	puts  "EURESYS_INFO: Creating the CustomLogic Vivado project..."
## 	
## 	# Check Vivado version
## 	set sup_viv_version 2018.3
## 	set cur_viv_version [version -short]
## 	puts "EURESYS_INFO: Current Vivado version: $cur_viv_version"
## 	if {[expr $cur_viv_version == $sup_viv_version]} {
## 		puts "EURESYS_INFO: CustomLogic is fully supported by the current Vivado version."
## 	} else {
## 		if {[expr $cur_viv_version > $sup_viv_version]} {
## 			puts "EURESYS_WARNING: The current Vivado version is newer than $sup_viv_version. CustomLogic may not be fully supported in this version."
## 		}
## 		if {[expr $cur_viv_version < $sup_viv_version]} {
## 			puts "EURESYS_ERROR: The current Vivado version is older than $sup_viv_version."
## 			puts "EURESYS_ERROR: Creating the CustomLogic Vivado project... aborted!"
## 			return
## 		}
## 	}
## 
## 	# Set the reference directory for source file relative paths
## 	set script_dir [file dirname [file normalize [info script]]]
## 	set customlogic_dir [file normalize $script_dir/..]
## 	
## 	# Set Project name
## 	set project_name CustomLogic
## 
## 	# Create project
## 	create_project $project_name $customlogic_dir/07_vivado_project -part xcku035-fbva676-2-e
## 
## 	# Deactivate automatic order
## 	set_property source_mgmt_mode DisplayOnly [current_project]
## 
## 	# Activate XPM_LIBRARIES
## 	set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## 
## 	# Create 'sources_1' fileset (if not found)
## 	if {[string equal [get_filesets -quiet sources_1] ""]} {
## 		create_fileset -srcset sources_1
## 	}
## 
## 	# Set 'sources_1' fileset object
## 	set obj [get_filesets sources_1]
## 	set files [list \
## 		"[file normalize "$customlogic_dir/02_coaxlink/hdl_enc/CustomLogicPkt.vp"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/dcp/CoaxlinkDcp.dcp"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/axi_dwidth_converter_S128_M512.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/axi_interconnect_3xS512_M512.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/axis_data_fifo.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/clk_wiz_1.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/CounterDsp.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/EventSignalingBram.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/EventSignalingFifo_ku.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/ExtIOConfigBram.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/fifo_memento.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/FrameSizeDwDsp.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/gth_cxp_low.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/LUT12x8.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/mem_if.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/MultiplierDsp.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/PEGBram.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/PEGFifo_ku.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/PIXO_FIFO_259x1024.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/PoCXP_uBlaze.elf"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/PoCXP_uBlaze.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/reg2mem_rddwc.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/reg2mem_rdfifo.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/reg2mem_wrdwc.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/reg2mem_wrfifo.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/sin_fifo_134bx4k.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/sout_fifo.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/TimingMachineProg_BRAM_72x512.xcix"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/ips/WrAxiAddrFifo.xcix"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/frame_to_line.vhd"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/mem_traffic_gen.vhd"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/control_registers.vhd"]"\
##     "[file normalize "$customlogic_dir/04_ref_design/lut_bram_8x256.xcix"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/pix_lut8b.vhd"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/myproject_axi_wrp.vhd"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/CustomLogic.vhd"]"\
## 	]
## 
##   # Add model HDL files
##   add_files -norecurse [glob 05_model_design_hls/myproject_axi/KCU035/syn/vhdl/*.vhd] -fileset sources_1
## 
## 	add_files -norecurse -fileset $obj $files
## 
## 	# Set 'sources_1' fileset properties
## 	set obj [get_filesets sources_1]
## 	set_property "top" "CustomLogicTop" $obj
## 
## 	# Create 'constrs_1' fileset (if not found)
## 	if {[string equal [get_filesets -quiet constrs_1] ""]} {
## 		create_fileset -constrset constrs_1
## 	}
## 
## 	# Set 'constrs_1' fileset object
## 	set obj [get_filesets constrs_1]
## 	set files [list \
## 		"[file normalize "$customlogic_dir/02_coaxlink/constr/CxlOcto_loc_common.xdc"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/constr/CxlOcto_timing_common.xdc"]"\
## 		"[file normalize "$customlogic_dir/02_coaxlink/constr/Bitstream_settings.xdc"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/CustomLogic.xdc"]"\
## 	]
## 	add_files -norecurse -fileset $obj $files
## 
## 	# Set 'constrs_1' fileset properties
## 	set obj [get_filesets constrs_1]
## 	set_property "target_constrs_file" "[file normalize "$customlogic_dir/04_ref_design/CustomLogic.xdc"]" $obj
## 	
## 	# Upgrade IPs (if needed)
## 	upgrade_ip [get_ips]
## 	
## 	# Generate IPs
## 	foreach IpName [get_ips] {
## 		generate_target all [get_files "$IpName.xci"]
## 	}
## 
## 	# Associate ELF file
## 	set_property SCOPED_TO_REF PoCXP_uBlaze [get_files -all -of_objects [get_fileset sources_1] {PoCXP_uBlaze.elf}]
## 	set_property SCOPED_TO_CELLS { inst/microblaze_I } [get_files -all -of_objects [get_fileset sources_1] {PoCXP_uBlaze.elf}]
## 
## 	# Set Implementation strategy
## 	set_property strategy Performance_EarlyBlockPlacement [get_runs impl_1]
## 	
## 	# Create 'sim_1' fileset (if not found)
## 	if {[string equal [get_filesets -quiet sim_1] ""]} {
## 		create_fileset -constrset sim_1
## 	}
## 	
## 	# Set 'sim_1' fileset object
## 	set obj [get_filesets sim_1]
## 	set files [list \
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/Simulation_FileIO_pkg.vhd"]" \
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/CustomLogicSimPkt.vhdp"]" \
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/onboardmem.xcix"]"\
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/SimulationCtrl_tb.vhd"]" \
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/tb_top.vhd"]" \
## 		"[file normalize "$customlogic_dir/04_ref_design/sim/tb_top_behav.wcfg"]" \
## 	]
## 	add_files -norecurse -fileset $obj $files
## 	
## 	# Set 'sim_1' fileset properties
## 	set obj [get_filesets sim_1]
## 	set_property "top" "tb_top" $obj
## 	set_property RUNTIME 100us $obj
## 	set ipList [get_ips]
## 	foreach file $ipList {
## 		set_property used_in_simulation false [get_files $file.xci]
## 	}
## 	set_property used_in_simulation false [get_files "$customlogic_dir/02_coaxlink/hdl_enc/CustomLogicPkt.vp"]
## 	set_property used_in_simulation false [get_files "$customlogic_dir/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp"]
## 	set_property used_in_synthesis false [get_files "$customlogic_dir/04_ref_design/sim/onboardmem/onboardmem.xci"]
## 	set_property used_in_implementation false [get_files "$customlogic_dir/04_ref_design/sim/onboardmem/onboardmem.xci"]
## 	set_property used_in_simulation true [get_files "$customlogic_dir/04_ref_design/sim/onboardmem/onboardmem.xci"]
## 	
## 	puts  "EURESYS_INFO: Creating the CustomLogic Vivado project... done"
## }
## customlogicCreateProject
 
EURESYS_INFO: Creating the CustomLogic Vivado project...
EURESYS_INFO: Current Vivado version: 2018.3
EURESYS_INFO: CustomLogic is fully supported by the current Vivado version.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.270 ; gain = 32.883 ; free physical = 612 ; free virtual = 71032
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
EURESYS_INFO: Creating the CustomLogic Vivado project... done
# launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/data/rforelli/Xilinx_2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_top'...
Generating merged BMM file for the design top 'tb_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
WARNING: [SIM-utils-42] Failed to copy file '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/blk_mem_gen_v8_4.v /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/onboardmem.v /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/onboardmem.xml' to '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim' : error copying "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/blk_mem_gen_v8_4.v /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/onboardmem.v /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/mem_init_files/onboardmem.xml": no such file or directory
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/CounterDsp/CounterDsp.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingBram/EventSignalingBram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/EventSignalingFifo_ku.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/ExtIOConfigBram/ExtIOConfigBram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/FrameSizeDwDsp.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/LUT12x8/LUT12x8.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/MultiplierDsp/MultiplierDsp.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGBram/PEGBram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/PEGFifo_ku.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/PIXO_FIFO_259x1024.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/PoCXP_uBlaze.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/TimingMachineProg_BRAM_72x512/TimingMachineProg_BRAM_72x512.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/WrAxiAddrFifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/axi_dwidth_converter_S128_M512.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/axis_data_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/fifo_memento.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/gth_cxp_low.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/lut_bram_8x256/lut_bram_8x256.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/mem_if.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/onboardmem/onboardmem.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rddwc/reg2mem_rddwc.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/reg2mem_rdfifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrdwc/reg2mem_wrdwc.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/reg2mem_wrfifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/sin_fifo_134bx4k.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_0/mem_if_microblaze_mcs.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/mem_if_phy.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_4/bd_5b11_dlmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_5/bd_5b11_ilmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/bd_5b11_iomodule_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_6/bd_5b11_lmb_bram_I_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/bd_f178_dlmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_5/bd_f178_ilmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/bd_f178_iomodule_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_6/bd_f178_lmb_bram_I_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_7/bd_f178_second_dlmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_8/bd_f178_second_ilmb_cntlr_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_9/bd_f178_second_lmb_bram_I_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/axi_dwidth_converter_S128_M512/sim/axi_dwidth_converter_S128_M512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_S128_M512
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/axi_dwidth_clk_converter_S128_M512/sim/axi_dwidth_clk_converter_S128_M512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dwidth_clk_converter_S128_M512
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/axi_interconnect_3xS512_M512/sim/axi_interconnect_3xS512_M512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_3xS512_M512
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/axis_data_fifo/sim/axis_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/EventSignalingBram/sim/EventSignalingBram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EventSignalingBram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/EventSignalingFifo_ku/sim/EventSignalingFifo_ku.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EventSignalingFifo_ku
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/ExtIOConfigBram/sim/ExtIOConfigBram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtIOConfigBram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/fifo_memento/sim/fifo_memento.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_memento
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_5_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gth_cxp_low_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gth_cxp_low_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gth_cxp_low_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/gth_cxp_low/sim/gth_cxp_low.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gth_cxp_low
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/LUT12x8/sim/LUT12x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT12x8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_6/sim/bd_f178_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f178_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_9/sim/bd_f178_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f178_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/sim/bd_f178.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_f178
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_0/sim/mem_if_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/ip_1/rtl/ip_top/mem_if_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_6_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/ddr4_v2_2_6_ddr4_assert.vh:942]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/ddr4_v2_2_6_ddr4_assert.vh:943]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../CustomLogic.ip_user_files/ip/mem_if/rtl/ip_top/ddr4_v2_2_6_ddr4_assert.vh:944]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_if_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mem_if_microblaze_mcs' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PEGBram/sim/PEGBram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEGBram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PEGFifo_ku/sim/PEGFifo_ku.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PEGFifo_ku
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PIXO_FIFO_259x1024/sim/PIXO_FIFO_259x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIXO_FIFO_259x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_6/sim/bd_5b11_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_5b11_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/sim/bd_5b11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_5b11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/sim/PoCXP_uBlaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoCXP_uBlaze
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/reg2mem_rddwc/sim/reg2mem_rddwc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2mem_rddwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/reg2mem_rdfifo/sim/reg2mem_rdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2mem_rdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/reg2mem_wrdwc/sim/reg2mem_wrdwc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2mem_wrdwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/reg2mem_wrfifo/sim/reg2mem_wrfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg2mem_wrfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/sin_fifo_134bx4k/sim/sin_fifo_134bx4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_fifo_134bx4k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/sout_fifo/sim/sout_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/TimingMachineProg_BRAM_72x512/sim/TimingMachineProg_BRAM_72x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingMachineProg_BRAM_72x512
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/WrAxiAddrFifo/sim/WrAxiAddrFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WrAxiAddrFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/lut_bram_8x256/sim/lut_bram_8x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut_bram_8x256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/onboardmem/sim/onboardmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onboardmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_top_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/read_pixel_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'read_pixel_data'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/pix_threshold.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pix_threshold'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/send_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'send_output'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myproject'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myproject_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w128_d10240_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w128_d10240_A'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w4_d10240_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w4_d10240_A'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_pix_threshold_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_pix_threshold_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_pix_threshold_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start_for_send_output_U0_shiftReg'
INFO: [VRFC 10-3107] analyzing entity 'start_for_send_output_U0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/CounterDsp/sim/CounterDsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CounterDsp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/FrameSizeDwDsp/sim/FrameSizeDwDsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FrameSizeDwDsp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_0/sim/bd_f178_microblaze_I_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_microblaze_I_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_1/sim/bd_f178_rst_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_rst_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_2/sim/bd_f178_ilmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_ilmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_3/sim/bd_f178_dlmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_dlmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_4/sim/bd_f178_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_5/sim/bd_f178_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_7/sim/bd_f178_second_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_second_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_8/sim/bd_f178_second_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_second_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/mem_if/bd_0/ip/ip_10/sim/bd_f178_iomodule_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_f178_iomodule_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/MultiplierDsp/sim/MultiplierDsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MultiplierDsp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_0/sim/bd_5b11_microblaze_I_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_microblaze_I_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_1/sim/bd_5b11_rst_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_rst_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_2/sim/bd_5b11_ilmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_ilmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_3/sim/bd_5b11_dlmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_dlmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_4/sim/bd_5b11_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_5/sim/bd_5b11_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.ip_user_files/ip/PoCXP_uBlaze/bd_0/ip/ip_7/sim/bd_5b11_iomodule_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_5b11_iomodule_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/frame_to_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_to_line'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/mem_traffic_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_traffic_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/control_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_registers'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/pix_lut8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pix_lut8b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/myproject_axi_wrp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_wrp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CustomLogic'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/Simulation_FileIO_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/CustomLogicSimPkt.vhdp" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tl_trans_gen_rd_file'
INFO: [VRFC 10-3107] analyzing entity 'tl_channel'
INFO: [VRFC 10-3107] analyzing entity 'acquisition_ctrl_fsm'
INFO: [VRFC 10-3107] analyzing entity 'acquisition_ctrl_tb'
INFO: [VRFC 10-3107] analyzing entity 'onboardmem_tb'
INFO: [VRFC 10-3107] analyzing entity 'frontend_tb'
INFO: [VRFC 10-3107] analyzing entity 'backend_tb'
INFO: [VRFC 10-3107] analyzing entity 'memento_tb'
INFO: [VRFC 10-3107] analyzing entity 'PostEventGenerator_tb'
INFO: [VRFC 10-3107] analyzing entity 'CoaxlinkCore_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/SimulationCtrl_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimulationCtrl_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/rforelli/Xilinx_2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 65ec5fc164ae49589760a952214e07b7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L blk_mem_gen_v8_4_2 -L axi_dwidth_converter_v2_1_18 -L axi_interconnect_v1_7_15 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_0 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L xbip_dsp48_macro_v3_0_16 -L gtwizard_ultrascale_v1_7_5 -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.customlogic_tb_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.simulation_fileio_pkg
Compiling package xil_defaultlib.simulationctrl_tb_pkg
Compiling package ieee.math_real
Compiling package std.env
Compiling package xil_defaultlib.tl_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behav of entity xil_defaultlib.SimulationCtrl_tb [simulationctrl_tb_default]
Compiling architecture tl_trans_gen_rd_file_arch of entity xil_defaultlib.tl_trans_gen_rd_file [\tl_trans_gen_rd_file(1,200)\]
Compiling architecture behaviour of entity xil_defaultlib.tl_channel [tl_channel_default]
Compiling architecture behav of entity xil_defaultlib.frontend_tb [\frontend_tb(cl_stream_data_widt...]
Compiling architecture behav of entity xil_defaultlib.backend_tb [\backend_tb(cl_stream_data_width...]
Compiling architecture behav of entity xil_defaultlib.acquisition_ctrl_fsm [acquisition_ctrl_fsm_default]
Compiling architecture behav of entity xil_defaultlib.acquisition_ctrl_tb [acquisition_ctrl_tb_default]
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.onboardmem
Compiling architecture behav of entity xil_defaultlib.onboardmem_tb [\onboardmem_tb(cl_memory_data_wi...]
Compiling architecture behav of entity xil_defaultlib.memento_tb [memento_tb_default]
Compiling architecture behav of entity xil_defaultlib.PostEventGenerator_tb [posteventgenerator_tb_default]
Compiling architecture behav of entity xil_defaultlib.CoaxlinkCore_tb [\CoaxlinkCore_tb(cl_stream_data_...]
Compiling architecture behav of entity xil_defaultlib.read_pixel_data [read_pixel_data_default]
Compiling architecture behav of entity xil_defaultlib.pix_threshold [pix_threshold_default]
Compiling architecture behav of entity xil_defaultlib.send_output [send_output_default]
Compiling architecture arch of entity xil_defaultlib.fifo_w128_d10240_A [\fifo_w128_d10240_A(1,5)\]
Compiling architecture arch of entity xil_defaultlib.fifo_w4_d10240_A [\fifo_w4_d10240_A(1,5)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_pix_threshold_U0_shiftReg [start_for_pix_threshold_u0_shift...]
Compiling architecture rtl of entity xil_defaultlib.start_for_pix_threshold_U0 [\start_for_pix_threshold_U0(1,8)...]
Compiling architecture rtl of entity xil_defaultlib.start_for_send_output_U0_shiftReg [start_for_send_output_u0_shiftre...]
Compiling architecture rtl of entity xil_defaultlib.start_for_send_output_U0 [\start_for_send_output_U0(1,8)\]
Compiling architecture behav of entity xil_defaultlib.myproject [myproject_default]
Compiling architecture behav of entity xil_defaultlib.myproject_axi [myproject_axi_default]
Compiling architecture behav of entity xil_defaultlib.myproject_axi_wrp [\myproject_axi_wrp(data_width=12...]
Compiling architecture behav of entity xil_defaultlib.control_registers [control_registers_default]
Compiling architecture behav of entity xil_defaultlib.mem_traffic_gen [\mem_traffic_gen(data_width=128)...]
Compiling architecture behav of entity xil_defaultlib.CustomLogic [customlogic_default]
Compiling architecture behav of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 23 17:47:04 2024...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.543 ; gain = 0.000 ; free physical = 1009 ; free virtual = 70746
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/CustomLogic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/sim/tb_top_behav.wcfg
source tb_top.tcl
## current_wave_config
Block Memory Generator module tb_top.iCoaxlinkCore.iOnBoardMem.iOnBoardMemory.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [CustomLogic] XSim@(0 ns):Ch=0: Executing 'Ref_MementoEvent_gen'...
INFO: [CustomLogic] XSim@(40 ns):----: SRST250 => '0'
INFO: [CustomLogic] XSim@(48 ns):----: Control Interface Write => Address=0x1001, Data=0xAAAAAAAA
INFO: [CustomLogic] XSim@(80 ns):Ch=0: Executing 'EnableDataStream'...
INFO: [CustomLogic] XSim@(1004 ns):Ch=0: DataStream enabled
INFO: [CustomLogic] XSim@(1012 ns):Ch=0: Executing 'FrameRequest'... Requesting 10 frames
INFO: [CustomLogic] XSim@(1036 ns):Ch=0: Camera readout start. InputTag=0
INFO: [CustomLogic] XSim@(1088 ns):Ch=0: DMA start. OutputTag=0
INFO: [CustomLogic] XSim@(71480 ns):Ch=0: Camera readout completed. InputTag=0
INFO: [CustomLogic] XSim@(71512 ns):Ch=0: Camera readout start. InputTag=1
INFO: [CustomLogic] XSim@(71540 ns):Ch=0: DMA completed. OutputTag=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 2011.543 ; gain = 514.273 ; free physical = 1050 ; free virtual = 70936
# synth_design -directive Default
Command: synth_design -directive Default
Starting synth_design
Using part: xcku035-fbva676-2-e
Top: CustomLogicTop
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49703 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2011.543 ; gain = 0.000 ; free physical = 608 ; free virtual = 70267
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.v:72]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1_clk_wiz' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26908]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (2#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26908]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1_clk_wiz' (4#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (5#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.v:72]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (6#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized1' (6#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'gth_cxp_low' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.v:62]
INFO: [Synth 8-6157] synthesizing module 'gth_cxp_low_gtwizard_top' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 3125.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 0 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 2 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000111 
	Parameter C_RX_CC_LEN_SEQ bound to: 4 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000010110101000011110000001111000010111100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 6.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 8 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 250.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 156.250000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 6.250000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 8 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 250.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'gth_cxp_low_gtwizard_gthe3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_gthe3.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 3125.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 6.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 8 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 4 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 8 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010110100101010100000 
INFO: [Synth 8-6157] synthesizing module 'gth_cxp_low_gthe3_channel_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gthe3_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gthe3_channel' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0100111100 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0100111100 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0010110101 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0010000111111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000100 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1110000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011101100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: PCS - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1000 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 31 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 24 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100111100 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100111100 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 4 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0010000111111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000100 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 2 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1110000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011101100110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b01 
	Parameter RXPI_CFG1 bound to: 2'b01 
	Parameter RXPI_CFG2 bound to: 2'b01 
	Parameter RXPI_CFG3 bound to: 2'b01 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b011 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1000 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: FALSE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b01 
	Parameter TXPI_CFG1 bound to: 2'b01 
	Parameter TXPI_CFG2 bound to: 2'b01 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b011 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (10#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gthe3_channel' (11#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gth_cxp_low_gthe3_channel_wrapper' (12#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' (13#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' (14#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gth_cxp_low_gtwizard_gthe3' (15#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_gthe3.v:143]
INFO: [Synth 8-6155] done synthesizing module 'gth_cxp_low_gtwizard_top' (16#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'gth_cxp_low' (17#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.v:62]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (19#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_pulse' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:715]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (22#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-6014] Unused sequential element dest_pulse_ff_reg was removed.  [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:860]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_pulse' (23#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:715]
INFO: [Synth 8-638] synthesizing module 'FrameSizeDwDsp' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/synth/FrameSizeDwDsp.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 25 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 9 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 43 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 128 - type: integer 
	Parameter C_OPMODES bound to: 000100111000010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000000000011000011000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_16' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_16' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/synth/FrameSizeDwDsp.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'FrameSizeDwDsp' (37#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/synth/FrameSizeDwDsp.vhd:70]
INFO: [Synth 8-638] synthesizing module 'sin_fifo_134bx4k' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/synth/sin_fifo_134bx4k.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 134 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 134 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4094 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/synth/sin_fifo_134bx4k.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'sin_fifo_134bx4k' (66#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/synth/sin_fifo_134bx4k.vhd:75]
INFO: [Synth 8-638] synthesizing module 'CounterDsp' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/CounterDsp/synth/CounterDsp.vhd:71]
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 2 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 1 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/CounterDsp/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/CounterDsp/synth/CounterDsp.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'CounterDsp' (73#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/CounterDsp/synth/CounterDsp.vhd:71]
INFO: [Synth 8-638] synthesizing module 'sout_fifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/synth/sout_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/synth/sout_fifo.vhd:546]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized3' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized3' (73#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized3' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized3' (73#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (74#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'sout_fifo' (80#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/synth/sout_fifo.vhd:75]
INFO: [Synth 8-638] synthesizing module 'WrAxiAddrFifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/synth/WrAxiAddrFifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/synth/WrAxiAddrFifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'WrAxiAddrFifo' (86#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/synth/WrAxiAddrFifo.vhd:74]
INFO: [Synth 8-638] synthesizing module 'MultiplierDsp' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/MultiplierDsp/synth/MultiplierDsp.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 25 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_C_WIDTH bound to: 48 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 42 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 128 - type: integer 
	Parameter C_OPMODES bound to: 000100100000010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000011000000000000000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_16' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/FrameSizeDwDsp/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_16' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/MultiplierDsp/synth/MultiplierDsp.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'MultiplierDsp' (91#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/MultiplierDsp/synth/MultiplierDsp.vhd:69]
INFO: [Synth 8-638] synthesizing module 'LUT12x8' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/LUT12x8/synth/LUT12x8.vhd:71]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: LUT12x8.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.799202 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/LUT12x8/synth/LUT12x8.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'LUT12x8' (92#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/LUT12x8/synth/LUT12x8.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/synth/axis_data_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_0_top' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010000011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825503796 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825503796 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 167 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 144 - type: integer 
	Parameter P_TLAST_INDX bound to: 160 - type: integer 
	Parameter P_TID_INDX bound to: 161 - type: integer 
	Parameter P_TDEST_INDX bound to: 162 - type: integer 
	Parameter P_TUSER_INDX bound to: 163 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (94#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 167 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 128 - type: integer 
	Parameter P_TKEEP_INDX bound to: 144 - type: integer 
	Parameter P_TLAST_INDX bound to: 160 - type: integer 
	Parameter P_TID_INDX bound to: 161 - type: integer 
	Parameter P_TDEST_INDX bound to: 162 - type: integer 
	Parameter P_TUSER_INDX bound to: 163 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (95#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (96#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2277]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2279]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 128 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 4 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825503796 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001010000000100 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001010000000100 
	Parameter USE_ADV_FEATURES_INT bound to: 825503796 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 128 - type: integer 
	Parameter TSTRB_OFFSET bound to: 144 - type: integer 
	Parameter TKEEP_OFFSET bound to: 160 - type: integer 
	Parameter TID_OFFSET bound to: 161 - type: integer 
	Parameter TDEST_OFFSET bound to: 162 - type: integer 
	Parameter TUSER_OFFSET bound to: 166 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 167 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 167 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 3933 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (97#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 167 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825503796 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 167 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 171008 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001010000000100 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 171008 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 167 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 167 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 167 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 167 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 167 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 167 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 167 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 167 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 167 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (98#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (99#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-226] default block is never used [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (100#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (101#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (101#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (101#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (101#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (102#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (103#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_0_top' (104#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo' (105#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axis_data_fifo/synth/axis_data_fifo.v:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'PIXO_FIFO_259x1024' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/synth/PIXO_FIFO_259x1024.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 259 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 259 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 990 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 989 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/synth/PIXO_FIFO_259x1024.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'PIXO_FIFO_259x1024' (108#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/synth/PIXO_FIFO_259x1024.vhd:75]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'RAMB36SDP' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51052]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36SDP' (111#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51052]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (114#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20580]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (115#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'GTHE3_COMMON' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:6951]
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_COMMON' (120#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:6951]
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL__parameterized0' (122#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:5899]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (129#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (134#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (138#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:50759]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E2' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49997]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2' (141#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49997]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E2__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49997]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2__parameterized0' (143#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49997]
INFO: [Synth 8-6157] synthesizing module 'PCIE_3_1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:38856]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_1' (147#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:38856]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:787]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (150#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:787]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized4' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized4' (150#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized5' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized5' (150#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
WARNING: [Synth 8-5858] RAM CICSequencerCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM CICCycleTriggerManagerCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM LutConfig_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ImgProcCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM FFC_CtrlStatus_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM JpegEncCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM TapGCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM BinningCtrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element MaxPendingCICTriggers_reg was removed. 
INFO: [Synth 8-638] synthesizing module 'unimacro_ADDSUB_MACRO' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48_2' to cell 'DSP48E1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'unimacro_ADDSUB_MACRO' (158#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ExtIOConfigBram' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/ExtIOConfigBram/synth/ExtIOConfigBram.vhd:69]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: ExtIOConfigBram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 33 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 40 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 40 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 33 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 40 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 40 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.577546 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/ExtIOConfigBram/synth/ExtIOConfigBram.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'ExtIOConfigBram' (162#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/ExtIOConfigBram/synth/ExtIOConfigBram.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'PoCXP_uBlaze' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/synth/PoCXP_uBlaze.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_5b11' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_dlmb_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/synth/bd_5b11_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/synth/bd_5b11_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'POR_FF_I' of component 'FDS' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (169#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (170#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_dlmb_0' (171#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/synth/bd_5b11_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_5b11_dlmb_0' requires 25 connections, but only 24 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_dlmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_4/synth/bd_5b11_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_4/synth/bd_5b11_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' (172#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (173#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (174#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_dlmb_cntlr_0' (175#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_4/synth/bd_5b11_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_ilmb_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/synth/bd_5b11_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/synth/bd_5b11_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'POR_FF_I' of component 'FDS' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (175#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_ilmb_0' (176#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/synth/bd_5b11_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_5b11_ilmb_0' requires 25 connections, but only 24 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:161]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_ilmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_5/synth/bd_5b11_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_5/synth/bd_5b11_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' (176#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (176#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (176#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_ilmb_cntlr_0' (177#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_5/synth/bd_5b11_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_iomodule_0_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/synth/bd_5b11_iomodule_0_0.vhd:87]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 5 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 1 - type: integer 
	Parameter C_GPO3_SIZE bound to: 4 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 1 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 1 - type: integer 
	Parameter C_GPI3_SIZE bound to: 4 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000001 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b0000000000000000 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/synth/bd_5b11_iomodule_0_0.vhd:298]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 5 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 1 - type: integer 
	Parameter C_GPO3_SIZE bound to: 4 - type: integer 
	Parameter C_GPO3_INIT bound to: 15 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 1 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 1 - type: integer 
	Parameter C_GPI3_SIZE bound to: 4 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000001 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b0000000000000000 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8892]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask' (178#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 5 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 1 - type: integer 
	Parameter C_GPO3_SIZE bound to: 4 - type: integer 
	Parameter C_GPO3_INIT bound to: 15 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 1 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 1 - type: integer 
	Parameter C_GPI3_SIZE bound to: 4 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000001 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b0000000000000000 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 5 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 1 - type: integer 
	Parameter C_GPO3_SIZE bound to: 4 - type: integer 
	Parameter C_GPO3_INIT bound to: 15 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 1 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 1 - type: integer 
	Parameter C_GPI3_SIZE bound to: 4 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 1 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000001 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b0000000000000000 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (179#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (180#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7790]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7828]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 5 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 5 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (181#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7874]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized1' (181#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 4 - type: integer 
	Parameter C_GPO_INIT bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7893]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 4 - type: integer 
	Parameter C_GPO_INIT bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized3' (181#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7912]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized5' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized5' (181#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7934]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (182#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 1 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7949]
INFO: [Synth 8-638] synthesizing module 'GPI_Module__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 1 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Using_GPI.GPI_Sampled_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2714]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module__parameterized1' (182#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 1 - type: integer 
	Parameter C_GPI_SIZE bound to: 4 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 1 - type: integer 
	Parameter C_GPI_SIZE bound to: 4 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Using_GPI.GPI_Sampled_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2714]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module__parameterized3' (182#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7979]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 65536 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000011111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8020]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 65536 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 131071 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 0 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3486]
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3542]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDR' (183#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
WARNING: [Synth 8-3936] Found unconnected internal register 'Using_Fast.fast_ack_reg' and it is trimmed from '32' to '17' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3319]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (184#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (185#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (186#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_iomodule_0_0' (187#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/synth/bd_5b11_iomodule_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_lmb_bram_I_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_6/synth/bd_5b11_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_5b11_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.839147 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_6/synth/bd_5b11_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_lmb_bram_I_0' (190#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_6/synth/bd_5b11_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_5b11_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:231]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_microblaze_I_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/synth/bd_5b11_microblaze_I_0.vhd:88]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_5b11_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 15 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/synth/bd_5b11_microblaze_I_0.vhd:749]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_microblaze_I_0' (238#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/synth/bd_5b11_microblaze_I_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_5b11_rst_0_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/synth/bd_5b11_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/synth/bd_5b11_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (239#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (240#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (241#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (242#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (243#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (244#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_5b11_rst_0_0' (245#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/synth/bd_5b11_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_5b11_rst_0_0' requires 10 connections, but only 8 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bd_5b11' (246#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/synth/bd_5b11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PoCXP_uBlaze' (247#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/synth/PoCXP_uBlaze.v:60]
INFO: [Synth 8-638] synthesizing module 'EventSignalingBram' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingBram/synth/EventSignalingBram.vhd:75]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: EventSignalingBram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.695789 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingBram/synth/EventSignalingBram.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'EventSignalingBram' (250#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingBram/synth/EventSignalingBram.vhd:75]
INFO: [Synth 8-638] synthesizing module 'EventSignalingFifo_ku' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/synth/EventSignalingFifo_ku.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2040 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2039 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/synth/EventSignalingFifo_ku.vhd:544]
INFO: [Synth 8-256] done synthesizing module 'EventSignalingFifo_ku' (251#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/synth/EventSignalingFifo_ku.vhd:76]
INFO: [Synth 8-638] synthesizing module 'PEGFifo_ku' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/synth/PEGFifo_ku.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 52 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 52 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 500 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 499 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/synth/PEGFifo_ku.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'PEGFifo_ku' (254#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/synth/PEGFifo_ku.vhd:75]
INFO: [Synth 8-638] synthesizing module 'PEGBram' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGBram/synth/PEGBram.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: PEGBram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 53 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 53 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 53 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 53 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.064687 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGBram/synth/PEGBram.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'PEGBram' (256#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGBram/synth/PEGBram.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized5' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized5' (274#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_TC_MACRO' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_TC_MACRO' (278#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd:54]
INFO: [Synth 8-638] synthesizing module 'TimingMachineProg_BRAM_72x512' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/TimingMachineProg_BRAM_72x512/synth/TimingMachineProg_BRAM_72x512.vhd:71]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: TimingMachineProg_BRAM_72x512.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.828623 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/TimingMachineProg_BRAM_72x512/synth/TimingMachineProg_BRAM_72x512.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'TimingMachineProg_BRAM_72x512' (281#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/TimingMachineProg_BRAM_72x512/synth/TimingMachineProg_BRAM_72x512.vhd:71]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_LOAD_MACRO' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:52]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_LOAD_MACRO' (283#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unimacro_COUNTER_LOAD_MACRO__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:52]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'unimacro_COUNTER_LOAD_MACRO__parameterized0' (283#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unimacro_EQ_COMPARE_MACRO' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhd:55]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E_2' to cell 'DSP48E1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'unimacro_EQ_COMPARE_MACRO' (284#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhd:55]
INFO: [Synth 8-638] synthesizing module 'reg2mem_wrfifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/synth/reg2mem_wrfifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 256 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 255 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/synth/reg2mem_wrfifo.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'reg2mem_wrfifo' (288#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/synth/reg2mem_wrfifo.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'reg2mem_wrdwc' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrdwc/synth/reg2mem_wrdwc.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' (289#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (290#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' (291#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (292#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (292#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (292#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (292#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (292#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (293#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (294#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (295#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_18_axi_upsizer does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' (296#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (297#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'reg2mem_wrdwc' (298#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrdwc/synth/reg2mem_wrdwc.v:58]
INFO: [Synth 8-6157] synthesizing module 'reg2mem_rddwc' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rddwc/synth/reg2mem_rddwc.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' (299#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'reg2mem_rddwc' (300#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rddwc/synth/reg2mem_rddwc.v:58]
INFO: [Synth 8-638] synthesizing module 'reg2mem_rdfifo' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/synth/reg2mem_rdfifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_3' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38578' bound to instance 'U0' of component 'fifo_generator_v13_2_3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/synth/reg2mem_rdfifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'reg2mem_rdfifo' (301#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/synth/reg2mem_rdfifo.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'mem_if' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if.sv:73]
INFO: [Synth 8-6157] synthesizing module 'mem_if_ddr4' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4.sv:162]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 32 - type: integer 
	Parameter tRTW bound to: 12 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tREFI bound to: 8315 - type: integer 
	Parameter ZQINTVL bound to: 1066098082 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 7 - type: integer 
	Parameter tRRD_S bound to: 6 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3336 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xcku035-fbva676-2-e- - type: string 
	Parameter DEVICE bound to: xcku035- - type: string 
	Parameter FAMILY bound to: ULTRASCALE - type: string 
	Parameter DEBUG_SIGNAL bound to: Disable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: MT40A512M16HA-083E - type: string 
	Parameter COMPONENT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0011100110000 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53305 - type: integer 
	Parameter t500us bound to: 133263 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4.sv:463]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4.sv:464]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4.sv:534]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_6_infrastructure' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
	Parameter CLKIN_PERIOD_MMCM bound to: 3336 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 3.336000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:164]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26908]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.336000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV__parameterized0' (302#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26908]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_6_infrastructure' (303#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'mem_if_ddr4_mem_intfc' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:70]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 32 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 12 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8315 - type: integer 
	Parameter ZQINTVL bound to: 1066098082 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 7 - type: integer 
	Parameter tRRD_S bound to: 6 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xcku035- - type: string 
	Parameter MEMORY_DENSITY bound to: 8Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0011100110000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 53305 - type: integer 
	Parameter t500us bound to: 133263 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 3 - type: integer 
	Parameter tWTR_L_HOST bound to: 8 - type: integer 
	Parameter tRTW_HOST bound to: 12 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 2132 - type: integer 
	Parameter mts_final bound to: 2132 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00101100 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:604]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:605]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-6157] synthesizing module 'mem_if_phy' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/ip_top/mem_if_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'mem_if_phy_ddr4' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:90]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 10'b0000000000 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 10'b0011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 8'b11110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 20 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:358]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:359]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:360]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:360]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:382]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:425]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111101 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000010 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010101 
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (304#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (305#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (305#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (305#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (305#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51445]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (305#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:52710]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (306#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:52710]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (307#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:280]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (308#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:280]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (309#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (309#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:280]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (309#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (310#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51345]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (311#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (312#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26416]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (313#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111101111100 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111100 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010000 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (313#1) [/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:280]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (313#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111111111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010111 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 3752 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 3.752000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 3.752000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BYTES bound to: 10 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter IOBTYPE bound to: 39'b001001001001001101101001001001001000000 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter IOBTYPE bound to: 39'b001001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net ddr4_c in module/entity mem_if_phy_ddr4 does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:176]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity mem_if_phy_ddr4 does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_1/rtl/phy/mem_if_phy_ddr4.sv:274]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: COMPONENT - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 32 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 12 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 8315 - type: integer 
	Parameter ZQINTVL bound to: 1066098082 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tRRD_L bound to: 7 - type: integer 
	Parameter tRRD_S bound to: 6 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 267 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc.sv:339]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 15 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 2 - type: integer 
	Parameter tRCDF bound to: 2 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 2 - type: integer 
	Parameter tRCDFLVALUE bound to: 2 - type: integer 
	Parameter tRPF_TEMP bound to: 2 - type: integer 
	Parameter tRPF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:215]
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:886]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:579]
	Parameter tFAW bound to: 32 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 7 - type: integer 
	Parameter tRRD_S bound to: 6 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
	Parameter tFAW bound to: 32 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 7 - type: integer 
	Parameter tRRD_S bound to: 6 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S bound to: 1 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 1 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 5 - type: integer 
	Parameter tFAWF_slr bound to: 5 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv:135]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv:163]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv:155]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv:200]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter tRTW bound to: 12 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter tWTR_L bound to: 8 - type: integer 
	Parameter tWTR_S bound to: 3 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:147]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:175]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:176]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[20] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[19] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[18] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[17] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[16] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[15] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[14] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[13] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[12] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[11] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[10] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[9] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[8] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[7] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[6] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[5] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[4] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[3] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[2] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[1] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[0] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element slotCnt_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:245]
WARNING: [Synth 8-6014] Unused sequential element win_l_rank_cas_int_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:252]
WARNING: [Synth 8-6014] Unused sequential element nRdSlot_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:257]
WARNING: [Synth 8-6014] Unused sequential element nSlotCnt_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_arb_c.sv:258]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 35 - type: integer 
	Parameter tRTP bound to: 8 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-6014] Unused sequential element prev2CAS_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv:307]
WARNING: [Synth 8-6014] Unused sequential element prevLRank_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ctl.sv:310]
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 8315 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 15 - type: integer 
	Parameter tWR bound to: 16 - type: integer 
	Parameter ZQINTVL bound to: 1066098082 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tREFIFR bound to: 2078 - type: integer 
	Parameter tREFIF bound to: 2077 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 187 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 94 - type: integer 
	Parameter tRFCWAIT bound to: 86 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 4 - type: integer 
	Parameter tRPWAIT bound to: 2 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
WARNING: [Synth 8-6014] Unused sequential element sre_issued_r_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:259]
WARNING: [Synth 8-6014] Unused sequential element tckoff_timer_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:262]
WARNING: [Synth 8-6014] Unused sequential element sre_tckoff_ok_r_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:271]
WARNING: [Synth 8-6014] Unused sequential element tckev_timer_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:274]
WARNING: [Synth 8-6014] Unused sequential element um_ref_req_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:690]
WARNING: [Synth 8-6014] Unused sequential element um_pre_iss_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:887]
WARNING: [Synth 8-6014] Unused sequential element um_ref_iss_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:888]
WARNING: [Synth 8-6014] Unused sequential element um_zq_iss_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:889]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_periodic.sv:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_periodic.sv:147]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui.sv:201]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 16 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK_INTLV - type: string 
WARNING: [Synth 8-3848] Net lr in module/entity ddr4_v2_2_6_ui_cmd does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_cmd.sv:172]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:243]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:395]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:399]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:400]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:401]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:463]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:470]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:472]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:603]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[1].rd_buf_indx_r_reg[1] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[3].rd_buf_indx_r_reg[3] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[4].rd_buf_indx_r_reg[4] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[6].rd_buf_indx_r_reg[6] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[7].rd_buf_indx_r_reg[7] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[8].rd_buf_indx_r_reg[8] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[10].rd_buf_indx_r_reg[10] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[11].rd_buf_indx_r_reg[11] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[12].rd_buf_indx_r_reg[12] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[13].rd_buf_indx_r_reg[13] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[15].rd_buf_indx_r_reg[15] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[16].rd_buf_indx_r_reg[16] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[17].rd_buf_indx_r_reg[17] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[18].rd_buf_indx_r_reg[18] was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter CH0_DBYTES bound to: 8 - type: integer 
	Parameter CH1_DBYTES bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter MR0 bound to: 13'b0011100110000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter tCK bound to: 938 - type: integer 
	Parameter t200us bound to: 53305 - type: integer 
	Parameter t500us bound to: 133263 - type: integer 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b00110 
	Parameter TCL3 bound to: 5'b00111 
	Parameter TCL4 bound to: 6'b001111 
	Parameter TCL bound to: 6'b001111 
	Parameter RL_DDR bound to: 15 - type: integer 
	Parameter RL bound to: 15 - type: integer 
	Parameter TCWL3 bound to: 5'b00110 
	Parameter TCWL4 bound to: 5'b01010 
	Parameter TCWL bound to: 10 - type: integer 
	Parameter WL_DDR bound to: 10 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 8 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv:277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv:649]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter t200us bound to: 53305 - type: integer 
	Parameter t500us bound to: 133263 - type: integer 
	Parameter tXPR bound to: 96 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 374 - type: integer 
	Parameter MR0 bound to: 13'b0011100110000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter RL bound to: 15 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 4 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b010 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100010 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000101100 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00101011 
	Parameter REG_RC4 bound to: 8'b00101100 
	Parameter REG_RC5 bound to: 8'b01010101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0100 
	Parameter REG_RC10 bound to: 8'b10100010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b010 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100010 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 94 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1599 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1954]
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000000000000100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 16 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1388]
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:160]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:272]
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-6014] Unused sequential element cplx_PAR_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01011 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01111 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1000]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1001]
WARNING: [Synth 8-6014] Unused sequential element margin_right_p_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1002]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_n_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1014]
WARNING: [Synth 8-6014] Unused sequential element margin_left_n_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1015]
WARNING: [Synth 8-6014] Unused sequential element margin_right_n_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1016]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_write_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1082]
WARNING: [Synth 8-6014] Unused sequential element cal_DQOut_B_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1204]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element margin_right_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1247]
WARNING: [Synth 8-6014] Unused sequential element margin_left_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1248]
WARNING: [Synth 8-6014] Unused sequential element margin_p_active_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1249]
WARNING: [Synth 8-6014] Unused sequential element margin_n_active_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1250]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_read_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1548]
WARNING: [Synth 8-6014] Unused sequential element cal_ODT_mux_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1973]
WARNING: [Synth 8-6014] Unused sequential element extended_write_r_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:2048]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1848]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 1 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 8 - type: integer 
	Parameter MEM8 bound to: 16 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0011100110000 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000010000 
	Parameter MEM19 bound to: 13'b0001000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0100000010100 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 1 - type: integer 
	Parameter MEM33 bound to: 1 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 4 - type: integer 
	Parameter MEM41 bound to: 4 - type: integer 
	Parameter MEM42 bound to: 4 - type: integer 
	Parameter MEM43 bound to: 46 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 94 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:86]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:135]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slave_rdy_r_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:155]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 1 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 3 - type: integer 
	Parameter DQBITS bound to: 64 - type: integer 
	Parameter NIBBLE bound to: 16 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 938 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 4 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 46 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0011100110000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000010000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100101100 
	Parameter MR0_0 bound to: 9'b100110000 
	Parameter MR0_1 bound to: 9'b000000011 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000010000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000001 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000010100 
	Parameter MR6_1 bound to: 9'b000000100 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000001000 
	Parameter mem0_init_7 bound to: 9'b000010000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b011010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001000 
	Parameter mem0_init_24 bound to: 9'b000010000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b001001001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000000100 
	Parameter mem0_init_33 bound to: 9'b000000100 
	Parameter mem0_init_34 bound to: 9'b000000100 
	Parameter mem0_init_35 bound to: 9'b000101110 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000100001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100101100 
	Parameter mem0_init_54 bound to: 9'b100110000 
	Parameter mem0_init_55 bound to: 9'b000000011 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000010000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000001 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000010100 
	Parameter mem0_init_67 bound to: 9'b000000100 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b110101010 
	Parameter mem0_init_70 bound to: 9'b000000001 
	Parameter mem0_init_71 bound to: 9'b000000001 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000001000 
	Parameter mem0_init_76 bound to: 9'b000000011 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101010000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011100110000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101010000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011100110000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101010000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011100110000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001000000000001000000100000000001000000001000000001110101010000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000010000000000001100000001000000011100110000100101100001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101110000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element init_cal_DMOut_n_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1938]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DQOut_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1939]
WARNING: [Synth 8-6014] Unused sequential element init_cal_inv_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1512]
WARNING: [Synth 8-6014] Unused sequential element init_cal_mrs_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1513]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter DBYTES_PI bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 15 - type: integer 
	Parameter WL bound to: 10 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_pi.sv:158]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 15 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_rd_en.sv:116]
WARNING: [Synth 8-6014] Unused sequential element rdcs_rdcas_lsb_slot0_reg was removed.  [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_rd_en.sv:196]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter RL bound to: 15 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 10 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 10 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 1 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 2 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TCQ bound to: 0.100000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_write.sv:217]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:114]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:115]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:117]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:118]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:121]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:122]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'bd_f178_dlmb_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/synth/bd_f178_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/synth/bd_f178_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/data/rforelli/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'POR_FF_I' of component 'FDS' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized3' (365#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_dlmb_0' (366#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/synth/bd_f178_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_f178_dlmb_0' requires 25 connections, but only 24 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_f178_dlmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/synth/bd_f178_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/synth/bd_f178_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized1' (366#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (366#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (366#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_dlmb_cntlr_0' (367#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/synth/bd_f178_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_f178_ilmb_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/synth/bd_f178_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/synth/bd_f178_ilmb_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_ilmb_0' (368#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/synth/bd_f178_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_f178_ilmb_0' requires 25 connections, but only 24 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_f178_ilmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_5/synth/bd_f178_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_5/synth/bd_f178_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized2' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized2' (368#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (368#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (368#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_ilmb_cntlr_0' (369#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_5/synth/bd_f178_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_f178_iomodule_0_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/synth/bd_f178_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/synth/bd_f178_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8951]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask__parameterized0' (369#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core__parameterized0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'intr_ctrl__parameterized1' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl__parameterized1' (369#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core__parameterized0' (369#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule__parameterized1' (369#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_iomodule_0_0' (370#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/synth/bd_f178_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_f178_lmb_bram_I_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_6/synth/bd_f178_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_f178_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.015361 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_f178_lmb_bram_I_0' (371#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_6/synth/bd_f178_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_f178_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_f178_microblaze_I_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/synth/bd_f178_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_f178_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_f178_microblaze_I_0' (402#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/synth/bd_f178_microblaze_I_0.vhd:118]
WARNING: [Synth 8-350] instance 'microblaze_I' of module 'bd_f178_microblaze_I_0' requires 54 connections, but only 53 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_f178_rst_0_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/synth/bd_f178_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_f178_rst_0_0' (403#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/synth/bd_f178_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_f178_rst_0_0' requires 10 connections, but only 8 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_f178_second_dlmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_7/synth/bd_f178_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized7' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized7' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized3' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized3' (403#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized7' (403#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized7' (403#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_second_dlmb_cntlr_0' (404#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_7/synth/bd_f178_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_f178_second_ilmb_cntlr_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_8/synth/bd_f178_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized9' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized9' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized4' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized4' (404#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized9' (404#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized9' (404#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_f178_second_ilmb_cntlr_0' (405#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_8/synth/bd_f178_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_f178_second_lmb_bram_I_0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_9/synth/bd_f178_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_f178_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.839147 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_f178_second_lmb_bram_I_0' (406#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_9/synth/bd_f178_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'second_lmb_bram_I' of module 'bd_f178_second_lmb_bram_I_0' requires 16 connections, but only 14 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/synth/bd_f178.v:498]
WARNING: [Synth 8-350] instance 'mcs0' of module 'mem_if_microblaze_mcs' requires 40 connections, but only 11 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/mem_if_ddr4_cal_riu.sv:227]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ip_top/mem_if_ddr4_mem_intfc.sv:497]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 581 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_6_axi_w_channel does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_w_channel.sv:108]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 29'b11111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
	Parameter C_MC_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b0 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 16 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 4 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 6 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 576 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 67 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9041]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_2' requires 63 connections, but only 59 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b0 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 16 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 4 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_BUF_LIMIT bound to: 7 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 11 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 256 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 8 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 4096 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 12 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 16 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 8 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 9 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 31 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 23 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 61 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11759]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11919]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12117]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12207]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11969]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12166]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11681]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b1 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 16 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 4 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 6 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 576 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 67 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9041]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_2' requires 63 connections, but only 59 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 16 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 4 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 4 - type: integer 
	Parameter P_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_BUF_LIMIT bound to: 7 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 11 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 256 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 8 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 4096 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 12 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 16 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 8 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 9 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 31 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 23 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 61 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11759]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11919]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12117]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12207]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11969]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12166]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11681]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_PORTS bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_THREAD_ID_PORT_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S02_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S03_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S04_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S05_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S06_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S07_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S08_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S09_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S01_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S02_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S03_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S04_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S05_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S06_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S07_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S08_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S09_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S10_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S11_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S12_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S13_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S14_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S15_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_S00_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S01_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S02_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S03_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S04_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S05_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S06_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S07_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S08_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S09_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S10_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S11_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S12_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S13_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S14_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S15_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_M00_AXI_ACLK_RATIO bound to: 1:1 - type: string 
	Parameter C_M00_AXI_IS_ACLK_ASYNC bound to: 1'b0 
	Parameter C_S00_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S01_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S02_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S03_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S04_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S05_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S06_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S07_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S08_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S09_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S10_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S11_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S12_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S13_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S14_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S15_AXI_READ_WRITE_SUPPORT bound to: READ/WRITE - type: string 
	Parameter C_S00_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S01_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S02_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S03_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S00_AXI_READ_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_S01_AXI_READ_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_S02_AXI_READ_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_S03_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S04_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S05_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S06_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S07_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S08_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S09_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S10_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S11_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S12_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S13_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S14_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S15_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M00_AXI_WRITE_ISSUING bound to: 6 - type: integer 
	Parameter C_M00_AXI_READ_ISSUING bound to: 9 - type: integer 
	Parameter C_S00_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S02_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S03_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S04_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S05_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S06_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S07_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S08_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S09_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S10_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S11_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S12_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S13_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S14_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S15_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S01_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S02_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S03_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S04_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S05_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S06_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S07_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S08_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S09_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S10_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S11_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S12_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S13_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S14_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S15_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M00_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S00_AXI_REGISTER bound to: 1'b0 
	Parameter C_S01_AXI_REGISTER bound to: 1'b0 
	Parameter C_S02_AXI_REGISTER bound to: 1'b0 
	Parameter C_S03_AXI_REGISTER bound to: 1'b0 
	Parameter C_S04_AXI_REGISTER bound to: 1'b0 
	Parameter C_S05_AXI_REGISTER bound to: 1'b0 
	Parameter C_S06_AXI_REGISTER bound to: 1'b0 
	Parameter C_S07_AXI_REGISTER bound to: 1'b0 
	Parameter C_S08_AXI_REGISTER bound to: 1'b0 
	Parameter C_S09_AXI_REGISTER bound to: 1'b0 
	Parameter C_S10_AXI_REGISTER bound to: 1'b0 
	Parameter C_S11_AXI_REGISTER bound to: 1'b0 
	Parameter C_S12_AXI_REGISTER bound to: 1'b0 
	Parameter C_S13_AXI_REGISTER bound to: 1'b0 
	Parameter C_S14_AXI_REGISTER bound to: 1'b0 
	Parameter C_S15_AXI_REGISTER bound to: 1'b0 
	Parameter C_M00_AXI_REGISTER bound to: 1'b0 
	Parameter P_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter P_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter P_OR_DATA_WIDTHS bound to: 512 - type: integer 
	Parameter P_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter P_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter P_M_AXI_HIGH_ADDR bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter P_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter K bound to: 720720 - type: integer 
	Parameter P_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000101011111111010100000000000000001010111111110101000000000000000010101111111101010000 
	Parameter P_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter P_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter P_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000110 
	Parameter P_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001001 
	Parameter P_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter P_S_AXI_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_BASEFAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 512'b00000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000101011111111010100000000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_S_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_M_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_INTERCONNECT_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000110 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_S_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_S_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_M_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_M_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_M_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_B_REGISTER bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_S_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_M_AXI_DEBUG_SLOT bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_M_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter P_S_AXI_ID_WIDTH_MAX1 bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_RANGE_CHECK bound to: 0 - type: integer 
	Parameter P_ADDR_DECODE bound to: 0 - type: integer 
	Parameter P_IGNORE_RID bound to: 0 - type: integer 
	Parameter P_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_AR_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_W_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_R_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_B_REGISTER bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 578 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_B_REGISTER bound to: 0 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_AUTO bound to: 8 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 581 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IGNORE_RID bound to: 0 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI3_BYPASS bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_M_AXI_DATA_WIDTH bound to: 96'b000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000101011111111010100000000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_M_AXI_ACLK_RATIO bound to: 96'b000000000000101011111111010100000000000000001010111111110101000000000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_HEMISPHERE bound to: si - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_W_SIZE bound to: 577 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 578 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 516 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000010101111111101010000 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 16'b0000000000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_HEMISPHERE bound to: mi - type: string 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONDITIONAL_PACK bound to: 1 - type: integer 
	Parameter P_NEVER_PACK bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 720720 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ROUNDING_OFFSET bound to: 360360 - type: integer 
	Parameter P_ACLK_RATIO bound to: 1 - type: integer 
	Parameter P_LOAD_CNT bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO_LOG bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_W_SIZE bound to: 577 - type: integer 
	Parameter C_W_FIFOGEN_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 96'b000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 16'b0000000000000000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 62 - type: integer 
	Parameter P_WIDTH_WACH bound to: 62 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 516 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 577 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 512'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_AXI_ID_MAX_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: 16'b1111111111111111 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: lut - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 0 - type: integer 
	Parameter P_WIDTH_RACH bound to: 65 - type: integer 
	Parameter P_WIDTH_WACH bound to: 65 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 519 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 577 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_INTERCONNECT_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000110 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERCONNECT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_DATA_MAX_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512'b00000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000000000110010000000000000000000000000001100100000000000000000000000000011001000000000000000000000001000000000 
	Parameter C_S_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_M_AXI_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_S_AXI_BASE_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IS_INTERCONNECT bound to: 16'b0000000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 16'b1111111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 16'b1111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CONNECTIVITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 16'b0000000000000000 
	Parameter C_M_AXI_SUPPORTS_REORDERING bound to: 16'b1111111111111111 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000110 
	Parameter C_M_AXI_READ_ISSUING bound to: 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_USE_CTRL_PORT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_W_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_DATA_WIDTH bound to: 64'b0000000000000000000000000010000000000000000000000000001000000000 
	Parameter P_M_AXI_PROTOCOL bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter P_SI_WRITE_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_SI_READ_CONNECTIVITY bound to: 544'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_WRITE_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_MI_READ_CONNECTIVITY bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 520 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter C_BASE_ADDR bound to: 16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111... (message truncated)
	Parameter C_HIGH_ADDR bound to: 16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_IS_INTERCONNECT bound to: 1'b0 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_M_AXI_SECURE bound to: 16'b0000000000000000 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_M_PROTOCOL bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 0 - type: integer 
	Parameter C_ADDR_DECODE bound to: 0 - type: integer 
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_MAX_DEBUG_THREADS bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_VAL bound to: 2'b10 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_ID_MAX_WIDTH bound to: 16 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter C_MAX_M bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 0 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 32'b11111111111111111111111111111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:7473]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 577 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:8016]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 1 - type: integer 
	Parameter C_AWID_RIGHT bound to: 31 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 1 - type: integer 
	Parameter C_ARID_RIGHT bound to: 31 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_MAX_S bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 67 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_memento' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/synth/fifo_memento.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1010 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1009 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_memento' (464#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/synth/fifo_memento.vhd:76]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'CustomLogic' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.vhd:132]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_wrp' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/myproject_axi_wrp.vhd:58]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-638] synthesizing module 'read_pixel_data' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/read_pixel_data.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'read_pixel_data' (468#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/read_pixel_data.vhd:37]
INFO: [Synth 8-638] synthesizing module 'pix_threshold' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/pix_threshold.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'pix_threshold' (469#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/pix_threshold.vhd:39]
INFO: [Synth 8-638] synthesizing module 'send_output' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/send_output.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'send_output' (470#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/send_output.vhd:34]
INFO: [Synth 8-638] synthesizing module 'fifo_w128_d10240_A' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w128_d10240_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 10240 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w128_d10240_A' (471#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w128_d10240_A.vhd:34]
INFO: [Synth 8-638] synthesizing module 'fifo_w4_d10240_A' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w4_d10240_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 10240 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w4_d10240_A' (472#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w4_d10240_A.vhd:34]
INFO: [Synth 8-638] synthesizing module 'start_for_pix_threshold_U0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_pix_threshold_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pix_threshold_U0_shiftReg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_pix_threshold_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pix_threshold_U0_shiftReg' (473#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_pix_threshold_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_pix_threshold_U0' (474#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_pix_threshold_U0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'start_for_send_output_U0' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_send_output_U0_shiftReg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_send_output_U0_shiftReg' (475#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_send_output_U0' (476#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/start_for_send_output_U0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'myproject' (477#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi' (478#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/myproject_axi.vhd:73]
WARNING: [Synth 8-3848] Net user_output_ctrl in module/entity myproject_axi_wrp does not have driver. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/myproject_axi_wrp.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_wrp' (479#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/myproject_axi_wrp.vhd:58]
INFO: [Synth 8-638] synthesizing module 'control_registers' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/control_registers.vhd:62]
	Parameter NB_OF_DEVICES bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/control_registers.vhd:263]
INFO: [Synth 8-226] default block is never used [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/control_registers.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'control_registers' (480#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/control_registers.vhd:62]
INFO: [Synth 8-638] synthesizing module 'mem_traffic_gen' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/mem_traffic_gen.vhd:70]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mem_traffic_gen' (481#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/mem_traffic_gen.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'CustomLogic' (482#1) [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.vhd:132]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[127]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[126]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[125]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[124]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[123]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[122]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[121]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[120]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[119]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[118]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[117]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[116]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[115]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[114]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[113]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[112]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[111]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[110]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[109]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[108]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[107]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[106]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[105]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[104]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[103]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[102]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[101]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[100]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[99]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[98]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[97]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[96]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[95]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[94]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[93]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[92]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[91]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[90]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[89]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[88]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[87]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[86]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[85]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[84]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[83]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[82]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[81]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[80]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[79]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[78]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[77]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[76]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[75]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[74]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[73]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[72]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[71]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[70]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[69]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[68]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[67]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[66]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[65]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[64]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[63]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[62]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[61]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[60]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[59]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[58]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[57]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[56]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[55]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[54]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[53]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[52]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[51]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[50]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[49]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[48]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[47]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[46]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[45]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[44]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[43]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[42]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[41]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[40]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[39]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[38]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[37]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[36]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[35]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[34]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[33]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[32]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[31]
WARNING: [Synth 8-3331] design mem_traffic_gen has unconnected port m_axi_rdata[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:43 ; elapsed = 00:13:15 . Memory (MB): peak = 3337.988 ; gain = 1326.445 ; free physical = 1568 ; free virtual = 63063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:54 ; elapsed = 00:13:29 . Memory (MB): peak = 3337.988 ; gain = 1326.445 ; free physical = 2959 ; free virtual = 64268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:54 ; elapsed = 00:13:29 . Memory (MB): peak = 3337.988 ; gain = 1326.445 ; free physical = 2959 ; free virtual = 64268
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_in_context.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_in_context.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/EventSignalingFifo_ku.xdc] for cell 'iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/EventSignalingFifo_ku.xdc] for cell 'iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/fifo_memento.xdc] for cell 'iCoaxlinkCore/iMemento/fifo_memento_inst/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/fifo_memento.xdc] for cell 'iCoaxlinkCore/iMemento/fifo_memento_inst/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.xdc] for cell 'iCoaxlinkCore/iCxphGth/gth_inst/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.xdc] for cell 'iCoaxlinkCore/iCxphGth/gth_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/mem_if_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/mem_if_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc:258]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc:265]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc:266]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_0/mem_if_microblaze_mcs_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_0/mem_if_microblaze_mcs_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/bd_f178_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/bd_f178_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/PEGFifo_ku.xdc] for cell 'iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/PEGFifo_ku.xdc] for cell 'iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/PIXO_FIFO_259x1024.xdc] for cell 'iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/PIXO_FIFO_259x1024.xdc] for cell 'iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/PoCXP_uBlaze_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/PoCXP_uBlaze_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/bd_5b11_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/bd_5b11_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/reg2mem_rdfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/reg2mem_rdfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/reg2mem_wrfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/reg2mem_wrfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/sin_fifo_134bx4k.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/sin_fifo_134bx4k.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/WrAxiAddrFifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/WrAxiAddrFifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4247.531 ; gain = 0.000 ; free physical = 620 ; free virtual = 54516
write_xdc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4247.531 ; gain = 27.000 ; free physical = 620 ; free virtual = 54517
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_loc_common.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_loc_common.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_loc_common.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:17]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:28]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:30]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:34]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:36]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:38]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:40]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:42]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:44]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:46]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:49]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:51]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:53]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:55]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:57]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:59]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:61]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:63]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:65]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[4]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:118]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[4]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:119]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[3]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[3]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:121]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[4]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:122]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[4]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:123]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[5]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:124]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[5]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:125]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[6]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:126]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[6]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:127]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[7]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:128]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[7]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:129]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[8]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:130]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[8]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:131]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[9]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:132]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[9]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:133]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[10]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:134]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[10]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:135]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[11]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:136]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[11]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:137]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[12]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:138]
WARNING: [Vivado 12-508] No pins matched 'io_ext1_IOBUF[12]_inst/T'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:139]
WARNING: [Vivado 12-508] No pins matched '*/*/*/MULTILINK_GEN[*].LINK_ERR_CNT_INST/EncLock_s_reg[2]/D'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:151]
WARNING: [Vivado 12-508] No pins matched '*/*/*/MULTILINK_GEN[*].LINK_ERR_CNT_INST/ResetEncCnt_t_reg/C'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:165]
WARNING: [Vivado 12-508] No pins matched '*/*/*/MULTILINK_GEN[*].LINK_ERR_CNT_INST/ResetEncCnt_s_reg[2]/D'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:165]
WARNING: [Vivado 12-508] No pins matched '*/*/*/MULTILINK_GEN[*].LINK_ERR_CNT_INST/EncErrCnt_s_reg[*]/D'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:166]
WARNING: [Vivado 12-508] No pins matched '*/*/*/MULTILINK_GEN[*].LINK_ERR_CNT_INST/EncErrDspOVF_s_reg[*]/D'. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:167]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CustomLogicTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/Bitstream_settings.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/Bitstream_settings.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4303.527 ; gain = 0.000 ; free physical = 1874 ; free virtual = 55952
write_xdc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4303.527 ; gain = 0.000 ; free physical = 1874 ; free virtual = 55952
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo_clocks.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo_clocks.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_locked_clk'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_locked_clk'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS0_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS0_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS1_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS1_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS2_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS2_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_Clk125Rst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_Clk125Rst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CustomLogicTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CustomLogicTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4303.531 ; gain = 0.000 ; free physical = 2595 ; free virtual = 56686
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4315.527 ; gain = 0.000 ; free physical = 3332 ; free virtual = 57432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1338 instances were transformed.
  BUFG => BUFGCE: 13 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 148 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 77 instances
  FDR => FDRE: 215 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 8 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  MULT_AND => LUT2: 4 instances
  MUXCY_L => MUXCY: 262 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAMB18E1 => RAMB18E2: 48 instances
  RAMB36SDP => RAMB36E2: 5 instances
  SRL16 => SRL16E: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4315.531 ; gain = 0.000 ; free physical = 3462 ; free virtual = 57679
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4315.531 ; gain = 0.004 ; free physical = 3460 ; free virtual = 57679
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:15:09 ; elapsed = 00:16:52 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 4188 ; free virtual = 60054
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-fbva676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:15:09 ; elapsed = 00:16:52 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 4186 ; free virtual = 60051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iRdBurstAddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iWrBurstAddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iEventSignaling/EventSignalingBram_Cnt_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iEventSignaling/EventSignalingBram_Ctrl_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iExtIOBrdIface/ExtIO_Bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/STM_PROC_INST/iStmOptmizer/iFrameSizeDwDsp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[0].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[10].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[11].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[12].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[13].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[14].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[15].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[1].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[2].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[3].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[4].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[5].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[6].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[7].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[8].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/\gLutSupported.g_LUT12x8[9].LUT12x8_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iBitsPerLine. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPostEventGenerator/iPEGBram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCameraIlluminationController/\gTimingMachineProg.TimingMachineProg_inst /iTimingMachineProg_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiInterconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iClockNetwork. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iClockNetwork/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/\gEventSignalingFifo_ku.iEventSignalingFifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/\gEventSignalingFifo_ku.iEventSignalingFifo /U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemento/fifo_memento_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemento/fifo_memento_inst/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphGth/gth_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphGth/gth_inst/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPostEventGenerator/iPEGFifo/\gFifo_ku.iPEGFifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPostEventGenerator/iPEGFifo/\gFifo_ku.iPEGFifo /U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iReadDwc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iReadDwc/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iReadFifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/\gSin_fifo_134bx4k.sin_fifo_134bx4k_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/\gSin_fifo_134bx4k.sin_fifo_134bx4k_inst /U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCDC_locked_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iS0_axi_resetn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iS1_axi_resetn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iS2_axi_resetn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCDC_Clk125Rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/\g_PassSteady[0].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/\g_PassSteady[1].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/\g_PassSteady[2].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/\g_PassSteady[0].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/\g_PassSteady[1].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/\g_PassSteady[2].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/\g_PassSteady[0].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/\g_PassSteady[1].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/\g_PassSteady[2].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/\g_PassSteady[0].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/\g_PassSteady[1].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/\g_PassSteady[2].iPassSteady_xpm /iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[0].iLEDG_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[0].iLEDR_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[0].iPocEnIsns_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[0].iPocEn24v_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[1].iLEDG_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[1].iLEDR_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[1].iPocEnIsns_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[1].iPocEn24v_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[2].iLEDG_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[2].iLEDR_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[2].iPocEnIsns_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[2].iPocEn24v_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[3].iLEDG_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[3].iLEDR_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[3].iPocEnIsns_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iIoExpander_low/\gCDC[3].iPocEn24v_cdc /iPassSteady_xpm/iXpmCdcSingle. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /\gen_awpop_fifo.dw_fifogen_awpop /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_rresp/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/\gSoutFifo1.iSoutFifo /U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:15:17 ; elapsed = 00:17:01 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 2341 ; free virtual = 58649
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'lock_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'reconf_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__1'
INFO: [Synth 8-5544] ROM "gtx_rxreset_cnt_15_14_13_is_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_2us_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_rxslide" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_ph" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_it" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_di" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lock_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'reconf_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__2'
INFO: [Synth 8-5544] ROM "gtx_rxreset_cnt_15_14_13_is_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_2us_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_rxslide" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_ph" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_it" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_di" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lock_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'reconf_state_reg' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__3'
INFO: [Synth 8-5544] ROM "gtx_rxreset_cnt_15_14_13_is_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_2us_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_rxslide" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_ph" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_it" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_di" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lock_state_reg' in module 'cxp_host_tport_downlink_x7_gtx'
INFO: [Synth 8-802] inferred FSM for state register 'reconf_state_reg' in module 'cxp_host_tport_downlink_x7_gtx'
INFO: [Synth 8-5544] ROM "gtx_rxreset_cnt_15_14_13_is_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_2us_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_timer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_rxslide" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lock_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_ph" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_it" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_drp_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtx_di" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reconf_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hdr_img_Linescan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[11]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[12]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[13]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[14]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[15]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[16]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[17]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[18]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[19]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[20]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[21]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s1_hdr_img_mem_reg[22]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s3_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s3_strb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s3_soh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'awr_state_reg' in module 'fb'
INFO: [Synth 8-802] inferred FSM for state register 'ard_state_reg' in module 'fb'
INFO: [Synth 8-802] inferred FSM for state register 'fb_clear_state_reg' in module 'fb'
INFO: [Synth 8-5544] ROM "WrBurstPerFrame" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bvalid_cnt_eq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RdBurstPerFrameCntCE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ard_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_awvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WrBurstPointer_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WrBurstAddr_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb_clear_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "awr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "awr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_arvalid_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FrameReq_ack_fb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RdBurstAddr_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RdBurstPointer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RdBurstAddr_ce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ard_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ard_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlushPipeLine" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "GenICamPixelF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fb_state_reg' in module 'OutputFormatter'
INFO: [Synth 8-5546] ROM "PixelFormat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pu_pixw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BitsPerPixelUnp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctrl_fb_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ComponetSwapping" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadHeader_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AcqTimeStamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_img_SourceTag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_img_Yoffs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pu_dout_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_req_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fb_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c2s_coupler_state_reg' in module 'DmaAxisBridge'
INFO: [Synth 8-5544] ROM "packet_req_hold" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WriteHeader_phase" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Metadata_En" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'abort_state_reg' in module 'c2s_pkt_streaming_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'c2s_pkt_streaming_fifo'
INFO: [Synth 8-5544] ROM "data_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "abort_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "abort_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eop_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eop_req_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_primary_eop_seen_ctr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_ultrascale_0_phy_rst'
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpllreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txprogdivreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_ultrascale_0_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_ultrascale_0_phy_rxeq'
INFO: [Synth 8-5546] ROM "reg_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phase1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ug580'
INFO: [Synth 8-802] inferred FSM for state register 'target_wr_state_reg' in module 'target_interface'
INFO: [Synth 8-802] inferred FSM for state register 'wra_state_reg' in module 'target_interface'
INFO: [Synth 8-802] inferred FSM for state register 'wrb_state_reg' in module 'target_interface'
INFO: [Synth 8-802] inferred FSM for state register 'target_rd_state_reg' in module 'target_interface'
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IoLineFilterStrenght_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "QDCToolSelector_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DEL1ToolSelector_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "QDCToolSelector_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DEL1ToolSelector_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'OneWireReset_reg' in module 'onewiremaster'
INFO: [Synth 8-802] inferred FSM for state register 'OneWireIO_reg' in module 'onewiremaster'
INFO: [Synth 8-802] inferred FSM for state register 'EEP_state_reg' in module 'OW_master_iface'
INFO: [Synth 8-802] inferred FSM for state register 'OW_bus_state_reg' in module 'OW_master_iface'
INFO: [Synth 8-802] inferred FSM for state register 'GrabberState_reg' in module 'EXTIO_iface'
INFO: [Synth 8-802] inferred FSM for state register 'Using_Fast.Fast_FSM_TMR_No.fast_state_reg' in module 'intr_ctrl'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'EventProcState_reg' in module 'EventSignaling'
INFO: [Synth 8-802] inferred FSM for state register 'BramCtrlState_reg' in module 'EventSignaling'
INFO: [Synth 8-802] inferred FSM for state register 'WriteFifoState_reg' in module 'EventSignaling'
INFO: [Synth 8-802] inferred FSM for state register 'BramRdCtrlState_reg' in module 'PostEventGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'check1_state_reg' in module 'DelayTool'
INFO: [Synth 8-802] inferred FSM for state register 'check2_state_reg' in module 'DelayTool'
INFO: [Synth 8-802] inferred FSM for state register 'CmdPhaseI2C_CurrentState_reg' in module 'I2C_ISSP_PSOC'
INFO: [Synth 8-802] inferred FSM for state register 'CICSequencerState_reg' in module 'Sequencer'
INFO: [Synth 8-802] inferred FSM for state register 'CICTimingState_reg' in module 'TimingMachine'
INFO: [Synth 8-802] inferred FSM for state register 'TrigToRdoTimeOutState_reg' in module 'TimingMachine'
INFO: [Synth 8-802] inferred FSM for state register 'StartRdoToEndRdoTimeOutState_reg' in module 'TimingMachine'
INFO: [Synth 8-802] inferred FSM for state register 'bram_rd_fms_reg' in module 'TimingMachineProg'
INFO: [Synth 8-802] inferred FSM for state register 'trigger_state_reg' in module 'trigger_interface'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'reg2mem_coupler'
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_6_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_6_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_6_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_6_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_6_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_6_mc_group'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.app_rd_data_ns_reg' and it is trimmed from '6' to '2' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/ui/ddr4_v2_2_ui_rd_data.sv:541]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_6_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_6_cal_cplx'
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_low_reg[31:0]' into 'clb2phy_wrcs0_low_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1164]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_low_reg[31:0]' into 'clb2phy_wrcs1_low_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1165]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_upp_reg[31:0]' into 'clb2phy_wrcs0_upp_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1168]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_upp_reg[31:0]' into 'clb2phy_wrcs1_upp_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1169]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1351]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1848]
INFO: [Synth 8-5545] ROM "cal_timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_bit" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_nibble" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_code" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_pre_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_post_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'init_cal_RAS_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1930]
INFO: [Synth 8-4471] merging register 'init_cal_WE_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1931]
INFO: [Synth 8-4471] merging register 'init_cal_ODT_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1940]
INFO: [Synth 8-4471] merging register 'init_cal_PAR_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal.sv:1941]
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_6_axi_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'si_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo'
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-802] inferred FSM for state register 'si_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-802] inferred FSM for state register 'si_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_15_axic_register_slice__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:18664]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/hdl/axi_interconnect_v1_7_vl_rfs.v:18669]
INFO: [Synth 8-802] inferred FSM for state register 'SizeCheck_state_reg' in module 'MemSizeChecker'
INFO: [Synth 8-802] inferred FSM for state register 'ArbiterState_reg' in module 'EventArbiter'
INFO: [Synth 8-802] inferred FSM for state register 'mst_state_reg' in module 'Memento'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w128_d10240_A.vhd:91]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/myproject_axi/KCU035/syn/vhdl/fifo_w4_d10240_A.vhd:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'awr_state_reg' in module 'mem_traffic_gen'
INFO: [Synth 8-802] inferred FSM for state register 'ard_state_reg' in module 'mem_traffic_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ls_idle |                              000 |                              000
                ls_slide |                              001 |                              001
       ls_slide_2_cycles |                              010 |                              010
            ls_slide_gap |                              011 |                              011
         ls_align_detect |                              100 |                              100
           ls_lock_check |                              101 |                              101
             ls_lock_acq |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_state_reg' using encoding 'sequential' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rs_idle |                          0000001 |                              000
       rs_addr_mask_read |                          0000010 |                              001
             rs_drp_read |                          0000100 |                              010
           rs_drp_modify |                          0001000 |                              011
            rs_drp_write |                          0010000 |                              100
            rs_wait_2_us |                          0100000 |                              101
            rs_gtx_reset |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reconf_state_reg' using encoding 'one-hot' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ls_idle |                              000 |                              000
                ls_slide |                              001 |                              001
       ls_slide_2_cycles |                              010 |                              010
            ls_slide_gap |                              011 |                              011
         ls_align_detect |                              100 |                              100
           ls_lock_check |                              101 |                              101
             ls_lock_acq |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_state_reg' using encoding 'sequential' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rs_idle |                          0000001 |                              000
       rs_addr_mask_read |                          0000010 |                              001
             rs_drp_read |                          0000100 |                              010
           rs_drp_modify |                          0001000 |                              011
            rs_drp_write |                          0010000 |                              100
            rs_wait_2_us |                          0100000 |                              101
            rs_gtx_reset |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reconf_state_reg' using encoding 'one-hot' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ls_idle |                              000 |                              000
                ls_slide |                              001 |                              001
       ls_slide_2_cycles |                              010 |                              010
            ls_slide_gap |                              011 |                              011
         ls_align_detect |                              100 |                              100
           ls_lock_check |                              101 |                              101
             ls_lock_acq |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_state_reg' using encoding 'sequential' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rs_idle |                          0000001 |                              000
       rs_addr_mask_read |                          0000010 |                              001
             rs_drp_read |                          0000100 |                              010
           rs_drp_modify |                          0001000 |                              011
            rs_drp_write |                          0010000 |                              100
            rs_wait_2_us |                          0100000 |                              101
            rs_gtx_reset |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reconf_state_reg' using encoding 'one-hot' in module 'cxp_host_tport_downlink_x7_gtx__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ls_idle |                              000 |                              000
                ls_slide |                              001 |                              001
       ls_slide_2_cycles |                              010 |                              010
            ls_slide_gap |                              011 |                              011
         ls_align_detect |                              100 |                              100
           ls_lock_check |                              101 |                              101
             ls_lock_acq |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_state_reg' using encoding 'sequential' in module 'cxp_host_tport_downlink_x7_gtx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rs_idle |                          0000001 |                              000
       rs_addr_mask_read |                          0000010 |                              001
             rs_drp_read |                          0000100 |                              010
           rs_drp_modify |                          0001000 |                              011
            rs_drp_write |                          0010000 |                              100
            rs_wait_2_us |                          0100000 |                              101
            rs_gtx_reset |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reconf_state_reg' using encoding 'one-hot' in module 'cxp_host_tport_downlink_x7_gtx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    awr_stm_in_fifo_wait |                              000 |                              000
           awr_addr_wait |                              001 |                              001
          awr_addr_write |                              010 |                              010
          awr_data_write |                              011 |                              011
                 awr_eof |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'awr_state_reg' using encoding 'sequential' in module 'fb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ard_frame_req_wait |                     000000000001 |                             0000
                 ard_sof |                     000000000010 |                             0001
     ard_wait_fb_level_1 |                     000000000100 |                             0010
     ard_wait_fb_level_2 |                     000000001000 |                             0011
ard_least_one_burst_in_fb_wait |                     000000010000 |                             0100
      ard_sout_fifo_wait |                     000000100000 |                             0101
          ard_addr_write |                     000001000000 |                             0110
           ard_burst_req |                     000010000000 |                             0111
            ard_wait_dsp |                     000100000000 |                             1000
       ard_img_hdr_check |                     001000000000 |                             1001
           ard_eof_check |                     010000000000 |                             1010
                 ard_eof |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ard_state_reg' using encoding 'one-hot' in module 'fb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               fcs_start |                             0000 |                             0000
          fcs_wait_abort |                             0001 |                             0001
     fcs_stop_write_read |                             0010 |                             0010
     fcs_write_side_wait |                             0011 |                             0011
  fcs_write_side_check_1 |                             0100 |                             0100
  fcs_write_side_check_2 |                             0101 |                             0101
     fcs_read_side_check |                             0110 |                             0110
               fcs_clear |                             0111 |                             0111
                fcs_done |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fb_clear_state_reg' using encoding 'sequential' in module 'fb'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                cfb_idle |                              000 |                              000
           cfb_frame_req |                              001 |                              001
  cfb_frame_req_ack_wait |                              010 |                              010
         cfb_read_header |                              011 |                              011
        cfb_write_header |                              100 |                              100
                 cfb_sof |                              101 |                              101
                 cfb_mof |                              110 |                              110
                 cfb_eof |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fb_state_reg' using encoding 'sequential' in module 'OutputFormatter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             latch_mdata |                              001 |                              001
          wait_mdata_rdy |                              010 |                              010
        write_metadata_0 |                              011 |                              011
        write_metadata_1 |                              100 |                              100
              first_line |                              101 |                              101
          wait_last_line |                              110 |                              110
        wait_pixel_flush |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c2s_coupler_state_reg' using encoding 'sequential' in module 'DmaAxisBridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              ABORT_IDLE |                            00001 |                            00001
              ABORT_DATA |                            00010 |                            00010
             ABORT_FLUSH |                            00100 |                            00100
              ABORT_WAIT |                            01000 |                            01000
              ABORT_EXIT |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'abort_state_reg' in module 'c2s_pkt_streaming_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               DATA_IDLE |                             0001 |                             0001
              DATA_DESCR |                             1000 |                             1000
               DATA_CHCK |                             0010 |                             0010
               DATA_RESP |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'c2s_pkt_streaming_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_ultrascale_0_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie3_ultrascale_0_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_ultrascale_0_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               init_read |                            00000 |                            00000
           read_waitdrdy |                            00001 |                            00001
          write_waitdrdy |                            00010 |                            00010
              read_reg00 |                            00011 |                            00011
          reg00_waitdrdy |                            00100 |                            00100
              read_reg01 |                            00101 |                            00101
          reg01_waitdrdy |                            00110 |                            00110
              read_reg02 |                            00111 |                            00111
          reg02_waitdrdy |                            01000 |                            01000
              read_reg06 |                            01001 |                            01001
          reg06_waitdrdy |                            01010 |                            01010
              read_reg10 |                            01011 |                            01011
          reg10_waitdrdy |                            01100 |                            01100
              read_reg11 |                            01101 |                            01101
          reg11_waitdrdy |                            01110 |                            01110
              read_reg12 |                            01111 |                            01111
          reg12_waitdrdy |                            10000 |                            10000
              read_reg13 |                            10001 |                            10001
          reg13_waitdrdy |                            10010 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ug580'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                tws_idle |                              000 |                              000
     tws_write_addr_data |                              001 |                              001
        tws_wait_axi_end |                              010 |                              010
          tws_wait_cycle |                              011 |                              011
   tws_wait_register_end |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'target_wr_state_reg' using encoding 'sequential' in module 'target_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                trs_idle |                              000 |                              000
          trs_write_addr |                              001 |                              001
   trs_wait_axi_read_end |                              010 |                              010
       trs_wait_for_data |                              011 |                              011
          trs_latch_data |                              100 |                              100
      trs_write_data_end |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'target_rd_state_reg' using encoding 'sequential' in module 'target_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               awas_idle |                              001 |                               00
         awas_write_addr |                              010 |                               01
         awas_bresp_wait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wra_state_reg' using encoding 'one-hot' in module 'target_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                aws_idle |                              001 |                               00
          aws_data_burst |                              010 |                               01
          aws_bresp_wait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrb_state_reg' using encoding 'one-hot' in module 'target_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idles |                             0000 |                            00000
              clrlowdone |                             0001 |                            01111
                    load |                             0010 |                            00001
                 checkow |                             0011 |                            00010
                   dqlow |                             0100 |                            00011
                 readbit |                             0101 |                            00110
             firstpasssr |                             0110 |                            00111
              writebitsr |                             0111 |                            01000
                writebit |                             1000 |                            01001
             odwritezero |                             1001 |                            01101
              odwriteone |                             1010 |                            01110
               writezero |                             1011 |                            00100
                writeone |                             1100 |                            00101
                  waitts |                             1101 |                            01010
                indexinc |                             1110 |                            01011
              updatebuff |                             1111 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OneWireIO_reg' using encoding 'sequential' in module 'onewiremaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                checkowr |                              001 |                              001
               reset_low |                              010 |                              010
                 pd_wait |                              011 |                              011
                pd_force |                              100 |                              110
              pd_release |                              101 |                              111
               pd_sample |                              110 |                              100
              reset_high |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OneWireReset_reg' using encoding 'sequential' in module 'onewiremaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                send_add |                              001 |                              001
               write_val |                              010 |                              010
                  w_stop |                              011 |                              100
                read_val |                              100 |                              011
                  r_stop |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EEP_state_reg' using encoding 'sequential' in module 'OW_master_iface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    stop |                              001 |                              111
                    idle |                              010 |                              001
             ow_ask_read |                              011 |                              101
            ow_r_pending |                              100 |                              010
                 ow_read |                              101 |                              110
                ow_write |                              110 |                              100
            ow_w_pending |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OW_bus_state_reg' using encoding 'sequential' in module 'OW_master_iface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                     run |                              001 |                              010
          wait_conf_mode |                              010 |                              011
                    conf |                              011 |                              100
          wait_conf_read |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GrabberState_reg' using encoding 'sequential' in module 'EXTIO_iface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            interrupting |                               01 |                               01
                handling |                               10 |                               10
             acknowledge |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Using_Fast.Fast_FSM_TMR_No.fast_state_reg' using encoding 'sequential' in module 'intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            eps_iotb_lin |                           000000 |                           000000
        eps_iotb_qdc_out |                           000001 |                           000001
        eps_iotb_qdc_dir |                           000010 |                           000010
            eps_iotb_div |                           000011 |                           000011
            eps_iotb_mdv |                           000100 |                           000100
           eps_iotb_del1 |                           000101 |                           000101
           eps_iotb_del2 |                           000110 |                           000110
            eps_iotb_peg |                           000111 |                           000111
          eps_iotb_csync |                           001000 |                           001000
            eps_iotb_ein |                           001001 |                           001001
            eps_iotb_dlt |                           001010 |                           001010
           eps_crc_error |                           001011 |                           001011
  eps_cic_trigger_rising |                           001100 |                           001100
 eps_cic_trigger_falling |                           001101 |                           001101
   eps_cic_strobe_rising |                           001110 |                           001110
  eps_cic_strobe_falling |                           001111 |                           001111
eps_cic_allow_next_cycle |                           010000 |                           010000
eps_cic_trigger_discarded |                           010001 |                           010001
 eps_cic_trigger_pending |                           010010 |                           010010
     eps_cic_trigger_ack |                           010011 |                           010011
   eps_cic_trigger_retry |                           010100 |                           010100
eps_cic_hardsoft_cic_trigger |                           010101 |                           010101
eps_cic_hardsoft_cics_trigger |                           010110 |                           010110
eps_cic_hardsoft_cicsend_trigger |                           010111 |                           010111
 eps_device_link_trigger |                           011000 |                           011000
eps_cic_trig_rdo_timeout |                           011001 |                           011001
eps_cic_start_rdo_end_rdo_timeout |                           011010 |                           011010
    eps_ds_readout_start |                           011011 |                           011011
eps_ds_readout_completed |                           011100 |                           011100
    eps_ds_start_of_scan |                           011101 |                           011101
      eps_ds_end_of_scan |                           011110 |                           011110
   eps_ds_rejected_frame |                           011111 |                           011111
     eps_ds_broken_frame |                           100000 |                           100000
    eps_ds_rejected_scan |                           100001 |                           100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EventProcState_reg' using encoding 'sequential' in module 'EventSignaling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               bcs_clear |                             0000 |                             0000
                bcs_idle |                             0001 |                             0001
          bcs_wait_bram1 |                             0010 |                             0010
          bcs_wait_bram2 |                             0011 |                             0011
        bcs_incr_counter |                             0100 |                             0100
     bcs_check_fifo_arg1 |                             0101 |                             0101
     bcs_check_fifo_arg2 |                             0110 |                             0110
     bcs_check_fifo_arg3 |                             0111 |                             0111
     bcs_latch_fifo_arg1 |                             1000 |                             1000
     bcs_latch_fifo_arg2 |                             1001 |                             1001
     bcs_latch_fifo_arg3 |                             1010 |                             1010
          bcs_write_fifo |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BramCtrlState_reg' using encoding 'sequential' in module 'EventSignaling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wfs_idle |                              000 |                              000
      wfs_write_event_id |                              001 |                              001
          wfs_write_arg1 |                              010 |                              010
          wfs_write_arg2 |                              011 |                              011
          wfs_write_arg3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WriteFifoState_reg' using encoding 'sequential' in module 'EventSignaling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     brc_wait_clear_bram |                               00 |                               00
 brc_wait_ref_change_pls |                               01 |                               01
           brc_scan_bram |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BramRdCtrlState_reg' using encoding 'sequential' in module 'PostEventGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
              wait_cycle |                             0010 |                               01
                readfifo |                             0100 |                               10
                   check |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'check1_state_reg' using encoding 'one-hot' in module 'DelayTool'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
              wait_cycle |                             0010 |                               01
                readfifo |                             0100 |                               10
                   check |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'check2_state_reg' using encoding 'one-hot' in module 'DelayTool'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   start |                            00001 |                            00001
              chip_add_1 |                            00010 |                            00010
                   ack_1 |                            00011 |                            00011
                 sub_add |                            00100 |                            00100
                   ack_2 |                            00101 |                            00101
                data_wr1 |                            00110 |                            00110
                 ack_wr1 |                            00111 |                            00111
                data_wr2 |                            01000 |                            01000
                 ack_wr2 |                            01001 |                            01001
              prestop_rd |                            01010 |                            01010
                 stop_rd |                            01011 |                            01011
                start_rd |                            01100 |                            01100
             chip_add_rd |                            01101 |                            01101
                 ack_rd0 |                            01110 |                            01110
                data_rd1 |                            01111 |                            01111
                 ack_rd1 |                            10000 |                            10000
                data_rd2 |                            10001 |                            10001
                  no_ack |                            10010 |                            10010
                pre_stop |                            10011 |                            10011
                    stop |                            10100 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CmdPhaseI2C_CurrentState_reg' using encoding 'sequential' in module 'I2C_ISSP_PSOC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   check_start_condition |                             0001 |                               00
              load_pipe1 |                             0010 |                               01
              load_pipe2 |                             0100 |                               10
                     run |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CICSequencerState_reg' using encoding 'one-hot' in module 'Sequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
  wait_counter_loading_1 |                              001 |                              001
  wait_counter_loading_2 |                              010 |                              010
  wait_counter_loading_3 |                              011 |                              011
         wait_offset_neg |                              100 |                              100
         wait_offset_pos |                              101 |                              101
  wait_readout_completed |                              110 |                              110
       wait_end_of_cycle |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CICTimingState_reg' using encoding 'sequential' in module 'TimingMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
  wait_counter_loading_1 |                              001 |                              001
  wait_counter_loading_2 |                              010 |                              010
  wait_counter_loading_3 |                              011 |                              011
         wait_on_timeout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TrigToRdoTimeOutState_reg' using encoding 'sequential' in module 'TimingMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
  wait_counter_loading_1 |                              001 |                              001
  wait_counter_loading_2 |                              010 |                              010
  wait_counter_loading_3 |                              011 |                              011
         wait_on_timeout |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StartRdoToEndRdoTimeOutState_reg' using encoding 'sequential' in module 'TimingMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
         wait_cyclestart |                               01 |                               01
            next_program |                               10 |                               10
           wait_progload |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bram_rd_fms_reg' using encoding 'sequential' in module 'TimingMachineProg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         trig_req_rising |                              001 |                              001
         wait_ack_camera |                              010 |                              011
wait_rising_packet_arrived |                              011 |                              101
        trig_req_falling |                              100 |                              010
              wait_cycle |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trigger_state_reg' using encoding 'sequential' in module 'trigger_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ws_begin |                          0000001 |                              000
            ws_wait_addr |                          0000010 |                              001
         ws_compute_addr |                          0000100 |                              010
      ws_wait_burst_data |                          0001000 |                              011
           ws_write_addr |                          0010000 |                              100
      ws_wait_burst_done |                          0100000 |                              101
          ws_burst_abort |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'reg2mem_coupler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_6_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_6_cal_cplx'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_DONE1 |                              011 |                              110
                M_ISSUE2 |                              100 |                              111
              M_WRITING2 |                              101 |                              101
              M_AW_DONE2 |                              110 |                              100
              M_AW_STALL |                              111 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_WRITING |                               01 |                               01
                S_AWFULL |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_DONE1 |                              011 |                              110
                M_ISSUE2 |                              100 |                              111
              M_WRITING2 |                              101 |                              101
              M_AW_DONE2 |                              110 |                              100
              M_AW_STALL |                              111 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_WRITING |                               01 |                               01
                S_AWFULL |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_DONE1 |                              011 |                              110
                M_ISSUE2 |                              100 |                              111
              M_WRITING2 |                              101 |                              101
              M_AW_DONE2 |                              110 |                              100
              M_AW_STALL |                              111 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
               S_WRITING |                               01 |                               01
                S_AWFULL |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'si_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_18_w_upsizer_pktfifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_15_axic_register_slice__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_interconnect_v1_7_15_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               mig_start |                              000 |                              000
            wr_first_add |                              001 |                              001
                 wr_zero |                              010 |                              011
             wr_last_add |                              011 |                              010
                   wr_aa |                              100 |                              100
            rd_first_add |                              101 |                              101
           rd_data_check |                              110 |                              110
                    idle |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SizeCheck_state_reg' using encoding 'sequential' in module 'MemSizeChecker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ArbiterState_reg' using encoding 'sequential' in module 'EventArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     req |                              010 |                               01
                     gnt |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_state_reg' using encoding 'one-hot' in module 'Memento'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM mem_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ard_start_new_cycle |                               00 |                               00
         ard_wait_bvalid |                               01 |                               01
          ard_write_addr |                               10 |                               10
           ard_read_data |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ard_state_reg' using encoding 'sequential' in module 'mem_traffic_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     awr_start_new_cycle |                               00 |                               00
          awr_write_addr |                               01 |                               01
          awr_write_data |                               10 |                               10
        awr_wait_rd_last |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'awr_state_reg' using encoding 'sequential' in module 'mem_traffic_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:17:07 ; elapsed = 00:19:14 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 1434 ; free virtual = 48393
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0             |           1|         5|
|2     |pcie_wrapper__GC0                  |           1|      7938|
|3     |target_interface__GB0              |           1|     27493|
|4     |target_interface__GB1              |           1|     23159|
|5     |PoCXP_uBlaze_wrapper__GC0          |           1|      8545|
|6     |ddr4_phy_v2_2_0_pll__GC0           |           1|        10|
|7     |mem_if_phy_ddr4__GC0               |           1|      7058|
|8     |ddr4_v2_2_6_mc__GB0                |           1|     45164|
|9     |ddr4_v2_2_6_mc__GB1                |           1|     11189|
|10    |ddr4_v2_2_6_cal_addr_decode__GB0   |           1|     41107|
|11    |ddr4_v2_2_6_cal_addr_decode__GB1   |           1|     11355|
|12    |ddr4_v2_2_6_cal_addr_decode__GB2   |           1|     12654|
|13    |ddr4_v2_2_6_cal__GC0               |           1|      3469|
|14    |ddr4_v2_2_6_cal_pi__GB0            |           1|     27686|
|15    |ddr4_v2_2_6_cal_pi__GB1            |           1|      9280|
|16    |ddr4_v2_2_6_cal_pi__GB2            |           1|     13920|
|17    |ddr4_v2_2_6_cal_pi__GB3            |           1|     13920|
|18    |ddr4_v2_2_6_cal_pi__GB4            |           1|     18561|
|19    |ddr4_v2_2_6_cal_top__GC0           |           1|      3518|
|20    |mem_if_ddr4_mem_intfc__GC0         |           1|     25062|
|21    |mem_if_ddr4__GC0                   |           1|      6268|
|22    |mem_if_wrapper__GCB0               |           1|     32729|
|23    |mem_if_wrapper__GCB1               |           1|     20220|
|24    |axi_dwidth_clk_converter_S128_M512 |           1|     16007|
|25    |CoaxlinkCore__GCB0                 |           1|     40240|
|26    |CoaxlinkCore__GCB1                 |           1|     29808|
|27    |CoaxlinkCore__GCB2                 |           1|     17341|
|28    |CoaxlinkCore__GCB3                 |           1|     42426|
|29    |CustomLogic                        |           1|      9938|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_and_stg_reg' and it is trimmed from '12' to '11' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv:1549]
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_or_stg_reg' and it is trimmed from '12' to '11' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_top.sv:1548]
INFO: [Synth 8-3971] The signal mem_inst/gen_mem[0].inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM grp_myproject_fu_302/VideoBuffer_V_User_V_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 18 for RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM grp_myproject_fu_302/ThresholdOut_V_User_s_U/mem_reg
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[0]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[0]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[5]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[18]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[18]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[1]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[1]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[4]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[14]' (FDRE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]' (FD) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'iPcieWrapperi_3_0/pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iPcieWrapperi_3_0/\pcie/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'um_ref_ack_reg' into 'um_zq_iss_all_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:445]
INFO: [Synth 8-4471] merging register 'um_zq_ack_reg' into 'um_zq_iss_all_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_ref.sv:446]
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port O1318[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port O1318[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port O1318[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port O1318[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_6_mc__GB0 has port eccMultiple[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_user_fsm_reg) is unused and will be removed from module ddr4_v2_2_6_mc_ref.
INFO: [Synth 8-4471] merging register 'wtrs[1].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[2].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[3].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'u_ddr_mc_wr_dm/wosp_reg[2:1]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
WARNING: [Synth 8-3917] design ddr4_v2_2_6_cal_pi__GB0 has port rdDataEnd driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[7] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[6] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_if_ddr4_mem_intfc__GC0 has port raw_not_ecc[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'iAxiPartitionChecker/s0_bytes_in_wr_transfer_reg[7:0]' into 'iAxiPartitionChecker/s0_bytes_in_wr_transfer_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp:9312]
INFO: [Synth 8-4471] merging register 'iAxiPartitionChecker/s0_bytes_in_rd_transfer_reg[7:0]' into 'iAxiPartitionChecker/s0_bytes_in_rd_transfer_reg[7:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp:9381]
INFO: [Synth 8-4471] merging register 'iAxiPartitionChecker/s1_s_axi_awaddr_reg[31:0]' into 'iAxiPartitionChecker/s1_s_axi_awaddr_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp:9326]
INFO: [Synth 8-4471] merging register 'iAxiPartitionChecker/s1_s_axi_araddr_reg[31:0]' into 'iAxiPartitionChecker/s1_s_axi_araddr_reg[31:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp:9395]
INFO: [Synth 8-4471] merging register 'iAxiPartitionChecker/s0_wr_burst_length_reg[8:0]' into 'iAxiPartitionChecker/s0_wr_burst_length_reg[8:0]' [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/hdl_enc/CustomLogicPkt.vhdp:9322]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg, operation Mode is: (C'+((D+(A:0x1))*B2)')'.
DSP Report: register iAxiPartitionChecker/s0_bytes_in_wr_transfer_reg is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_s_axi_awaddr_reg is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s2_awaddr_end_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_bytes_in_wr_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s0_wr_burst_length_reg is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/s2_awaddr_end_burst0 is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/s1_bytes_in_wr_burst0 is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/plusOp is absorbed into DSP iAxiPartitionChecker/s2_awaddr_end_burst_reg.
DSP Report: Generating DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg, operation Mode is: ((D+(A:0x1))*B2)'.
DSP Report: register iAxiPartitionChecker/s0_bytes_in_wr_transfer_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: register iAxiPartitionChecker/s2_bytes_in_wr_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_bytes_in_wr_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: register iAxiPartitionChecker/s0_wr_burst_length_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: operator iAxiPartitionChecker/s1_bytes_in_wr_burst0 is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: operator iAxiPartitionChecker/plusOp is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_wr_burst_reg.
DSP Report: Generating DSP iAxiPartitionChecker/s2_araddr_end_burst_reg, operation Mode is: (C'+((D+(A:0x1))*B2)')'.
DSP Report: register iAxiPartitionChecker/s0_bytes_in_rd_transfer_reg is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_s_axi_araddr_reg is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s2_araddr_end_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_bytes_in_rd_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: register iAxiPartitionChecker/s0_rd_burst_length_reg is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/s2_araddr_end_burst0 is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/s1_bytes_in_rd_burst0 is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: operator iAxiPartitionChecker/plusOp is absorbed into DSP iAxiPartitionChecker/s2_araddr_end_burst_reg.
DSP Report: Generating DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg, operation Mode is: ((D+(A:0x1))*B2)'.
DSP Report: register iAxiPartitionChecker/s0_bytes_in_rd_transfer_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
DSP Report: register iAxiPartitionChecker/s2_bytes_in_rd_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
DSP Report: register iAxiPartitionChecker/s1_bytes_in_rd_burst_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
DSP Report: register iAxiPartitionChecker/s0_rd_burst_length_reg is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
DSP Report: operator iAxiPartitionChecker/s1_bytes_in_rd_burst0 is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
DSP Report: operator iAxiPartitionChecker/plusOp is absorbed into DSP iAxiPartitionChecker/s2_bytes_in_rd_burst_reg.
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awid[3] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awid[2] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awid[1] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awid[0] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[9] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[8] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[7] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[6] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[5] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[4] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[3] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[2] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[1] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awaddr[0] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awlen[7] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awlen[6] driven by constant 0
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awlen[5] driven by constant 1
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awlen[4] driven by constant 1
WARNING: [Synth 8-3917] design CoaxlinkCore__GCB0 has port m_axi_awlen[3] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '132' to '131' bits. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:55 ; elapsed = 00:21:08 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 1425 ; free virtual = 47068
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6837] The timing for the instance iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr_cal_addr_decodei_3_3/u_ddr_cal_cplx/u_ddr_cal_cplx_data/i_3_0/rd_addr_101_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_2/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_bram_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_5/grp_myproject_fu_302/VideoBuffer_V_User_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_6/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_bram_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/i_3_7/grp_myproject_fu_302/ThresholdOut_V_User_s_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0             |           1|         5|
|2     |pcie_wrapper__GC0                  |           1|      5338|
|3     |target_interface__GB0              |           1|      9090|
|4     |target_interface__GB1              |           1|      6935|
|5     |PoCXP_uBlaze_wrapper__GC0          |           1|      2777|
|6     |ddr4_phy_v2_2_0_pll__GC0           |           1|        10|
|7     |mem_if_phy_ddr4__GC0               |           1|      4225|
|8     |ddr4_v2_2_6_mc__GB0                |           1|     22331|
|9     |ddr4_v2_2_6_mc__GB1                |           1|      5754|
|10    |ddr4_v2_2_6_cal_addr_decode__GB0   |           1|     15224|
|11    |ddr4_v2_2_6_cal_addr_decode__GB1   |           1|      4721|
|12    |ddr4_v2_2_6_cal_addr_decode__GB2   |           1|       773|
|13    |ddr4_v2_2_6_cal__GC0               |           1|      1750|
|14    |ddr4_v2_2_6_cal_pi__GB0            |           1|      5773|
|15    |ddr4_v2_2_6_cal_pi__GB1            |           1|      1287|
|16    |ddr4_v2_2_6_cal_pi__GB2            |           1|      1632|
|17    |ddr4_v2_2_6_cal_pi__GB3            |           1|      1632|
|18    |ddr4_v2_2_6_cal_pi__GB4            |           1|      2177|
|19    |ddr4_v2_2_6_cal_top__GC0           |           1|      2479|
|20    |mem_if_ddr4_mem_intfc__GC0         |           1|     15748|
|21    |mem_if_ddr4__GC0                   |           1|      4859|
|22    |mem_if_wrapper__GCB0               |           1|     14116|
|23    |mem_if_wrapper__GCB1               |           1|     10613|
|24    |axi_dwidth_clk_converter_S128_M512 |           1|      8099|
|25    |CoaxlinkCore__GCB0                 |           1|     27758|
|26    |CoaxlinkCore__GCB1                 |           1|      7426|
|27    |CoaxlinkCore__GCB2                 |           1|     13386|
|28    |CoaxlinkCore__GCB3                 |           1|     12646|
|29    |CustomLogic                        |           1|      7406|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 308 of /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc:308]
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'iPoCXP_uBlaze/inst/microblaze_I/U0/Reset' to pin 'iPoCXP_uBlaze/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 147 of /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:147]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 149 of /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc:149]
INFO: [Synth 8-5578] Moved timing constraint from pin 'iCDC_locked_clk/src_arst' to pin 'mmcme3_adv_inst/LOCKED'
INFO: [Synth 8-5578] Moved timing constraint from pin 'iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_3_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_3_0/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:19:25 ; elapsed = 00:22:19 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 603 ; free virtual = 44529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_3_4/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/\inst_fifo_gen/inverted_reset_inferred /i_3_0' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_3_4/iAxiDataWidthConverter_0/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset_inferred /i_3_0' with timing assertions on output pin 'O'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5582] The block RAM grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM grp_myproject_fu_302/VideoBuffer_V_User_V_U/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM grp_myproject_fu_302/VideoBuffer_V_User_V_U/mem_reg
INFO: [Synth 8-5582] The block RAM grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM grp_myproject_fu_302/ThresholdOut_V_User_s_U/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM grp_myproject_fu_302/ThresholdOut_V_User_s_U/mem_reg
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:20:24 ; elapsed = 00:23:22 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 2655 ; free virtual = 46347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0             |           1|         5|
|2     |pcie_wrapper__GC0                  |           1|      5338|
|3     |target_interface__GB0              |           1|      6631|
|4     |target_interface__GB1              |           1|      1076|
|5     |PoCXP_uBlaze_wrapper__GC0          |           1|      2777|
|6     |ddr4_phy_v2_2_0_pll__GC0           |           1|        10|
|7     |mem_if_phy_ddr4__GC0               |           1|      4225|
|8     |ddr4_v2_2_6_cal_addr_decode__GB0   |           1|     12702|
|9     |ddr4_v2_2_6_cal_addr_decode__GB1   |           1|      3717|
|10    |ddr4_v2_2_6_cal_addr_decode__GB2   |           1|       323|
|11    |ddr4_v2_2_6_cal__GC0               |           1|      1628|
|12    |ddr4_v2_2_6_cal_pi__GB0            |           1|      5761|
|13    |ddr4_v2_2_6_cal_pi__GB1            |           1|      1287|
|14    |ddr4_v2_2_6_cal_pi__GB2            |           1|      1632|
|15    |ddr4_v2_2_6_cal_pi__GB3            |           1|      1632|
|16    |ddr4_v2_2_6_cal_pi__GB4            |           1|      2177|
|17    |ddr4_v2_2_6_cal_top__GC0           |           1|      2095|
|18    |mem_if_ddr4_mem_intfc__GC0         |           1|     15466|
|19    |mem_if_ddr4__GC0                   |           1|      4852|
|20    |mem_if_wrapper__GCB0               |           1|     14116|
|21    |mem_if_wrapper__GCB1               |           1|     10641|
|22    |axi_dwidth_clk_converter_S128_M512 |           1|      8099|
|23    |CoaxlinkCore__GCB0                 |           1|     27771|
|24    |CoaxlinkCore__GCB1                 |           1|      7354|
|25    |CoaxlinkCore__GCB2                 |           1|     13352|
|26    |CoaxlinkCore__GCB3                 |           1|     12647|
|27    |CustomLogic                        |           1|      7406|
|28    |mem_if_ddr4_GT0                    |           1|     18285|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_User_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'iMemInterfacei_4/\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:26 ; elapsed = 00:24:50 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 618 ; free virtual = 41541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |clk_wiz_1_clk_wiz__GC0             |           1|         5|
|2     |pcie_wrapper__GC0                  |           1|      3729|
|3     |target_interface__GB0              |           1|      3180|
|4     |target_interface__GB1              |           1|       921|
|5     |PoCXP_uBlaze_wrapper__GC0          |           1|      2118|
|6     |ddr4_phy_v2_2_0_pll__GC0           |           1|         8|
|7     |mem_if_phy_ddr4__GC0               |           1|       886|
|8     |ddr4_v2_2_6_cal_addr_decode__GB0   |           1|      7321|
|9     |ddr4_v2_2_6_cal_addr_decode__GB1   |           1|      1519|
|10    |ddr4_v2_2_6_cal_addr_decode__GB2   |           1|       117|
|11    |ddr4_v2_2_6_cal__GC0               |           1|       964|
|12    |ddr4_v2_2_6_cal_pi__GB0            |           1|      3351|
|13    |ddr4_v2_2_6_cal_pi__GB1            |           1|       522|
|14    |ddr4_v2_2_6_cal_pi__GB2            |           1|       738|
|15    |ddr4_v2_2_6_cal_pi__GB3            |           1|       738|
|16    |ddr4_v2_2_6_cal_pi__GB4            |           1|       985|
|17    |ddr4_v2_2_6_cal_top__GC0           |           1|      1706|
|18    |mem_if_ddr4_mem_intfc__GC0         |           1|      9597|
|19    |mem_if_ddr4__GC0                   |           1|      3724|
|20    |mem_if_wrapper__GCB0               |           1|      6107|
|21    |mem_if_wrapper__GCB1               |           1|      6253|
|22    |axi_dwidth_clk_converter_S128_M512 |           1|      4157|
|23    |CoaxlinkCore__GCB0                 |           1|     17836|
|24    |CoaxlinkCore__GCB1                 |           1|      4424|
|25    |CoaxlinkCore__GCB2                 |           1|      7618|
|26    |CoaxlinkCore__GCB3                 |           1|      6808|
|27    |CustomLogic                        |           1|      4713|
|28    |mem_if_ddr4_GT0                    |           1|      5420|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance '\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0 /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
INFO: [Synth 8-6064] Net \iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/push  is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_560 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_559 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_558 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_557 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_556 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_555 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_554 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_553 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_552 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_551 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_550 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_549 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_548 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_547 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0_StreamOut_V_User_V_write  is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
INFO: [Synth 8-6064] Net \iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_full_n  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_full_n  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-5365] Flop iCoaxlinkCore/iC2sPktStreamFifo/d_int_rst_n_reg is being inverted and renamed to iCoaxlinkCore/iC2sPktStreamFifo/d_int_rst_n_reg_inv.
INFO: [Synth 8-5365] Flop iCoaxlinkCore/iCSyncIOs/GEN_FOR_AREASCAN.CycleManagerRdyOutput_reg[0] is being inverted and renamed to iCoaxlinkCore/iCSyncIOs/GEN_FOR_AREASCAN.CycleManagerRdyOutput_reg[0]_inv.
INFO: [Synth 8-5778] max_fanout handling on net \iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/rst_cpllreset  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net srst250 is driving 1090 big block pins (URAM, BRAM and DSP loads). Created 109 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net srst250 is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_3_1422:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1424:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1447:I4 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1535:I4 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1536:I4 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1537:I4 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1544:I5 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1545:I5 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1546:I5 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1547:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1549:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1551:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1552:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1553:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1554:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1555:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1556:I5 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1557:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1558:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1559:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1560:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3_1561:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iTargetInterfacei_3_2072:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_pipe_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10987:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10988:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10989:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10990:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10991:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10992:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10993:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10994:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10995:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10996:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10997:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10998:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_10999:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11000:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11001:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11002:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11003:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11004:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11005:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11006:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin iCoaxlinkCorei_3_11007:I3 to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:48 ; elapsed = 00:25:14 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 613 ; free virtual = 41880
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:49 ; elapsed = 00:25:15 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 602 ; free virtual = 41875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:07 ; elapsed = 00:25:33 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 608 ; free virtual = 41762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:22:07 ; elapsed = 00:25:34 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 602 ; free virtual = 41756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:22:11 ; elapsed = 00:25:37 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 614 ; free virtual = 41729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:22:11 ; elapsed = 00:25:38 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 615 ; free virtual = 41721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CoaxlinkDcp   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |CoaxlinkDcp        |     1|
|2     |AND2B1L            |     1|
|3     |BITSLICE_CONTROL   |     8|
|4     |BITSLICE_CONTROL_1 |     8|
|5     |BITSLICE_CONTROL_2 |     4|
|6     |BUFG               |    13|
|7     |BUFG_GT            |     9|
|8     |BUFG_GT_SYNC       |     1|
|9     |CARRY8             |   278|
|10    |DSP48E1            |   132|
|11    |DSP_ALU            |     5|
|12    |DSP_ALU_1          |     1|
|13    |DSP_ALU_2          |     1|
|14    |DSP_A_B_DATA       |     4|
|15    |DSP_A_B_DATA_1     |     3|
|16    |DSP_C_DATA         |     6|
|17    |DSP_C_DATA_1       |     1|
|18    |DSP_MULTIPLIER     |     5|
|19    |DSP_MULTIPLIER_1   |     2|
|20    |DSP_M_DATA         |     6|
|21    |DSP_M_DATA_1       |     1|
|22    |DSP_OUTPUT         |     6|
|23    |DSP_OUTPUT_1       |     1|
|24    |DSP_PREADD         |     7|
|25    |DSP_PREADD_DATA    |     4|
|26    |DSP_PREADD_DATA_1  |     2|
|27    |DSP_PREADD_DATA_2  |     1|
|28    |FIFO18E2           |     1|
|29    |FIFO18E2_1         |     1|
|30    |FIFO36E2           |     4|
|31    |FIFO36E2_1         |     4|
|32    |FIFO36E2_2         |     1|
|33    |FIFO36E2_3         |     1|
|34    |FIFO36E2_4         |     1|
|35    |FIFO36E2_5         |     1|
|36    |GTHE3_CHANNEL      |    12|
|37    |GTHE3_COMMON       |     2|
|38    |HPIO_VREF          |     8|
|39    |IBUFDS_GTE3        |     2|
|40    |LUT1               |  1206|
|41    |LUT2               |  4358|
|42    |LUT3               | 10705|
|43    |LUT4               |  6569|
|44    |LUT5               |  6540|
|45    |LUT6               | 15559|
|46    |LUT6_2             |   144|
|47    |MMCME3_ADV         |     1|
|48    |MMCME3_ADV_1       |     1|
|49    |MULT_AND           |     3|
|50    |MUXCY              |   131|
|51    |MUXCY_L            |   224|
|52    |MUXF7              |   899|
|53    |MUXF8              |     4|
|54    |PCIE_3_1           |     1|
|55    |PLLE3_ADV          |     3|
|56    |RAM16X1D           |     6|
|57    |RAM32M             |   204|
|58    |RAM32M16           |    86|
|59    |RAM32X1D           |    64|
|60    |RAM64M8            |    24|
|61    |RAMB18E1           |    48|
|62    |RAMB18E2           |     4|
|63    |RAMB18E2_1         |     8|
|64    |RAMB18E2_3         |     1|
|65    |RAMB18E2_4         |     1|
|66    |RAMB18E2_5         |     1|
|67    |RAMB36E2           |     1|
|68    |RAMB36E2_1         |     2|
|69    |RAMB36E2_10        |     1|
|70    |RAMB36E2_11        |     4|
|71    |RAMB36E2_12        |     2|
|72    |RAMB36E2_13        |     1|
|73    |RAMB36E2_2         |    16|
|74    |RAMB36E2_23        |   128|
|75    |RAMB36E2_24        |     2|
|76    |RAMB36E2_25        |     2|
|77    |RAMB36E2_27        |     1|
|78    |RAMB36E2_28        |     5|
|79    |RAMB36E2_4         |    16|
|80    |RAMB36E2_5         |    24|
|81    |RAMB36E2_6         |    15|
|82    |RAMB36E2_7         |     2|
|83    |RAMB36E2_8         |    16|
|84    |RAMB36SDP          |     5|
|85    |RIU_OR             |    10|
|86    |RXTX_BITSLICE      |    72|
|87    |RXTX_BITSLICE_1    |    22|
|88    |RXTX_BITSLICE_2    |    11|
|89    |SRL16              |     2|
|90    |SRL16E             |   474|
|91    |SRLC32E            |   590|
|92    |STARTUPE3          |     1|
|93    |SYSMONE1           |     1|
|94    |TX_BITSLICE_TRI    |    20|
|95    |USR_ACCESSE2       |     1|
|96    |XORCY              |   174|
|97    |FD                 |    32|
|98    |FDCE               |  1155|
|99    |FDE                |    77|
|100   |FDPE               |   300|
|101   |FDR                |   107|
|102   |FDRE               | 49406|
|103   |FDS                |     8|
|104   |FDSE               |  2208|
|105   |IBUF               |    14|
|106   |IBUFDS             |     2|
|107   |IOBUF              |    36|
|108   |IOBUFDS            |     8|
|109   |IOBUFE3            |    72|
|110   |OBUF               |    39|
|111   |OBUFDS             |     1|
|112   |OBUFT              |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:22:11 ; elapsed = 00:25:38 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 614 ; free virtual = 41721
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6615 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:19:06 ; elapsed = 00:22:32 . Memory (MB): peak = 4315.531 ; gain = 1326.445 ; free physical = 14190 ; free virtual = 55713
Synthesis Optimization Complete : Time (s): cpu = 00:22:12 ; elapsed = 00:25:45 . Memory (MB): peak = 4315.531 ; gain = 2303.988 ; free physical = 14190 ; free virtual = 55714
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp.dcp' for cell 'iCoaxlinkCore/iCoaxlinkDcp'
INFO: [Netlist 29-17] Analyzing 3325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: iCoaxlinkCore/iMemInterface/iMemoryInterface UUID: 7535a0ce-8dae-56ab-a526-03e7d7f0dda0 
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4585.570 ; gain = 246.027 ; free physical = 15303 ; free virtual = 58244
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc] for cell 'iCoaxlinkCore/iClockNetwork/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/EventSignalingFifo_ku.xdc] for cell 'iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/EventSignalingFifo_ku/EventSignalingFifo_ku.xdc] for cell 'iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/fifo_memento.xdc] for cell 'iCoaxlinkCore/iMemento/fifo_memento_inst/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/fifo_memento/fifo_memento.xdc] for cell 'iCoaxlinkCore/iMemento/fifo_memento_inst/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.xdc] for cell 'iCoaxlinkCore/iCxphGth/gth_inst/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/gth_cxp_low/synth/gth_cxp_low.xdc] for cell 'iCoaxlinkCore/iCxphGth/gth_inst/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/mem_if_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/mem_if_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/par/mem_if.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_0/mem_if_microblaze_mcs_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/ip_0/mem_if_microblaze_mcs_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/bd_f178_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/bd_0/ip/ip_10/bd_f178_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/PEGFifo_ku.xdc] for cell 'iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PEGFifo_ku/PEGFifo_ku.xdc] for cell 'iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/PIXO_FIFO_259x1024.xdc] for cell 'iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PIXO_FIFO_259x1024/PIXO_FIFO_259x1024.xdc] for cell 'iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/PoCXP_uBlaze_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/PoCXP_uBlaze_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/bd_5b11_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_7/bd_5b11_iomodule_0_0_board.xdc] for cell 'iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/reg2mem_rdfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rdfifo/reg2mem_rdfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/reg2mem_wrfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrfifo/reg2mem_wrfifo.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/sin_fifo_134bx4k.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sin_fifo_134bx4k/sin_fifo_134bx4k.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/WrAxiAddrFifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/WrAxiAddrFifo/WrAxiAddrFifo.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_early.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_early.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_loc_common.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_loc_common.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/CxlOcto_timing_common.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/Bitstream_settings.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/constr/Bitstream_settings.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.xdc]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/04_ref_design/CustomLogic.xdc]
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_late.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_late.xdc] for cell 'iCoaxlinkCore/iCoaxlinkDcp'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/axi_dwidth_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_converter_S128_M512/axi_dwidth_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512_clocks.xdc:16]
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_dwidth_clk_converter_S128_M512/axi_dwidth_clk_converter_S128_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_impl_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_impl_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc] for cell 'iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rddwc/reg2mem_rddwc_clocks.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadDwc/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_rddwc/reg2mem_rddwc_clocks.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iReadDwc/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrdwc/reg2mem_wrdwc_clocks.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc/inst'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/reg2mem_wrdwc/reg2mem_wrdwc_clocks.xdc] for cell 'iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc/inst'
Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo_clocks.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Finished Parsing XDC File [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/sout_fifo/sout_fifo_clocks.xdc] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_locked_clk'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_locked_clk'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS2_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS2_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS0_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS0_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS1_axi_resetn'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iS1_axi_resetn'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_Clk125Rst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iCDC_Clk125Rst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/STM_READER_INST/AXI_FIFO_INST/gAXI_FIFO_INST_LNK_CNT_4.fifo_async_148bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].TPORT_DOWNLINK_FIFO_INST/gTPORT_DOWNLINK_FIFO_INST.fifo_async_36bx512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT iCoaxlinkCore/iCxphTportDl0/RXUSRCLK2_BUFG
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT iCoaxlinkCore/iCxphTportDl1/RXUSRCLK2_BUFG
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT iCoaxlinkCore/iCxphTportDl2/RXUSRCLK2_BUFG
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT iCoaxlinkCore/iCxphTportDl3/RXUSRCLK2_BUFG
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[144].ramb36sdp_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[216].ramb36sdp_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[288].ramb36sdp_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[72].ramb36sdp_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iExtIOBrdIface/ExtIO_Bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/tph_tbl_inst/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[0].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[10].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[11].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[12].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[13].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[14].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[15].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[1].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[2].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[3].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[4].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[5].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[6].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[7].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[8].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[9].LUT12x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'CustomLogicTop'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/sw/calibration_0/Debug/calibration_ddr.elf /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5173.883 ; gain = 0.000 ; free physical = 15351 ; free virtual = 58514
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1347 instances were transformed.
  (CARRY4) => CARRY8: 57 instances
  BUFG => BUFGCE: 13 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 164 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 7 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 77 instances
  FDR => FDRE: 107 instances
  FDS => FDSE: 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 36 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 144 instances
  MULT_AND => LUT2: 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 204 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 249 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAMB18E1 => RAMB18E2: 48 instances
  RAMB36SDP => RAMB36E2: 5 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1807 Infos, 828 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:15 ; elapsed = 00:27:31 . Memory (MB): peak = 5173.883 ; gain = 3162.340 ; free physical = 16292 ; free virtual = 59571
# write_checkpoint -force ./07_vivado_project/synth_step
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5173.883 ; gain = 0.000 ; free physical = 16312 ; free virtual = 59593
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 5205.895 ; gain = 0.004 ; free physical = 17150 ; free virtual = 60454
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5205.895 ; gain = 0.000 ; free physical = 17859 ; free virtual = 61196
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/synth_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 5205.898 ; gain = 32.016 ; free physical = 17640 ; free virtual = 61821
# opt_design -directive Explore 
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5237.910 ; gain = 32.012 ; free physical = 17645 ; free virtual = 61773

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5237.910 ; gain = 0.000 ; free physical = 17623 ; free virtual = 61757
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5237.910 ; gain = 0.000 ; free physical = 17612 ; free virtual = 61749
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 17041 ; free virtual = 62543
read_xdc: Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16563 ; free virtual = 62119
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 17622 ; free virtual = 63150
Phase 1 Generate And Synthesize MIG Cores | Checksum: 2545ad010

Time (s): cpu = 00:02:15 ; elapsed = 00:02:51 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 17899 ; free virtual = 63427

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16085 ; free virtual = 62833
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16079 ; free virtual = 62828
Phase 2 Generate And Synthesize Debug Cores | Checksum: 181d77b0f

Time (s): cpu = 00:03:56 ; elapsed = 00:05:51 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16070 ; free virtual = 62819

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 239 inverter(s) to 13556 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 204249aeb

Time (s): cpu = 00:04:13 ; elapsed = 00:06:00 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16775 ; free virtual = 63544
INFO: [Opt 31-389] Phase Retarget created 1162 cells and removed 2059 cells
INFO: [Opt 31-1021] In phase Retarget, 407 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 82 load pin(s).
Phase 4 Constant propagation | Checksum: 172ac038c

Time (s): cpu = 00:04:15 ; elapsed = 00:06:03 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16695 ; free virtual = 63470
INFO: [Opt 31-389] Phase Constant propagation created 1267 cells and removed 3788 cells
INFO: [Opt 31-1021] In phase Constant propagation, 357 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Opt 31-120] Instance iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.c3 (compare__parameterized0_93) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 19c2c6092

Time (s): cpu = 00:04:25 ; elapsed = 00:06:13 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16527 ; free virtual = 63320
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4749 cells
INFO: [Opt 31-1021] In phase Sweep, 2577 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG iCoaxlinkCore/iClockNetwork/inst/clk_out1_clk_wiz_1_BUFG_inst to drive 0 load(s) on clock net iCoaxlinkCore/iClockNetwork/inst/clk_out1_clk_wiz_1_BUFGCE
INFO: [Opt 31-194] Inserted BUFG iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFG_inst to drive 0 load(s) on clock net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFGCE
INFO: [Opt 31-194] Inserted BUFG iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFG_inst to drive 0 load(s) on clock net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFGCE
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1a1b1c60d

Time (s): cpu = 00:04:29 ; elapsed = 00:06:17 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16427 ; free virtual = 63311
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 14b8f4526

Time (s): cpu = 00:04:41 ; elapsed = 00:06:28 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16323 ; free virtual = 63271
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f3aabca3

Time (s): cpu = 00:04:43 ; elapsed = 00:06:31 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16324 ; free virtual = 63276
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 277 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1162  |            2059  |                                            407  |
|  Constant propagation         |            1267  |            3788  |                                            357  |
|  Sweep                        |               0  |            4749  |                                           2577  |
|  BUFG optimization            |               1  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               9  |                                            277  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16325 ; free virtual = 63279
Ending Logic Optimization Task | Checksum: 20042e556

Time (s): cpu = 00:04:44 ; elapsed = 00:06:32 . Memory (MB): peak = 5265.629 ; gain = 27.719 ; free physical = 16325 ; free virtual = 63280

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20042e556

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16316 ; free virtual = 63274

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16316 ; free virtual = 63274
Ending Netlist Obfuscation Task | Checksum: 20042e556

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16316 ; free virtual = 63274
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:53 ; elapsed = 00:06:41 . Memory (MB): peak = 5265.629 ; gain = 59.730 ; free physical = 16314 ; free virtual = 63273
# write_checkpoint -force ./07_vivado_project/opt_step
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16326 ; free virtual = 63289
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16321 ; free virtual = 63302
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5265.629 ; gain = 0.000 ; free physical = 16254 ; free virtual = 63263
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/opt_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 5265.633 ; gain = 0.004 ; free physical = 17130 ; free virtual = 64132
# place_design -directive EarlyBlockPlacement
Command: place_design -directive EarlyBlockPlacement
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'EarlyBlockPlacement' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5297.648 ; gain = 0.000 ; free physical = 16982 ; free virtual = 63609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18667a986

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5297.648 ; gain = 0.000 ; free physical = 16982 ; free virtual = 63610
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5297.648 ; gain = 0.000 ; free physical = 16973 ; free virtual = 63601

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f60d13c5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 5692.418 ; gain = 394.770 ; free physical = 11422 ; free virtual = 58251

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a932515a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 6326 ; free virtual = 53169

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a932515a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:23 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 6239 ; free virtual = 53082
Phase 1 Placer Initialization | Checksum: 1a932515a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 6137 ; free virtual = 52980

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f8093990

Time (s): cpu = 00:02:33 ; elapsed = 00:01:33 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 4979 ; free virtual = 51824

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/srst250. Replicated 17 times.
INFO: [Physopt 32-81] Processed net iCustomLogic/iHlsModel/reset_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iCoaxlinkDcp/iDmaBackEnd/dma_back_end_pkt/dma_registers_packet_c2s0/q_desc_rst_n. Replicated 8 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 58 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 58 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 761 ; free virtual = 45119
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_3__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_31[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_21_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_36[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_9_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_3__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_5_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_32[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_19_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_13_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_13_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_13 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_4_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_4 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_4_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_1_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_3_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_5_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_5_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_6_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_1_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_1 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_6_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_39[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_1_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_4_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_2_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/p_Val2_3_reg_103_reg[3]_4[1] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/mem_reg_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_28[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_29_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_7_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_4_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_4 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_13_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_13 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_40[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_3_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_6_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/p_Val2_3_reg_103_reg[3]_3[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/mem_reg_5_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_1_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_1 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_37[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_6_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_14_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_14 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_30[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_24_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_20[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_49_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/p_Val2_3_reg_103_reg[3]_5[1] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/mem_reg_17_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_21[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_46_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_38[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_4_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_6_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_5_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_13_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_13 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/p_Val2_3_reg_103_reg[3]_5[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/mem_reg_15_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_2_i_1_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_11_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_11 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_3_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_10_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_10 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_0_i_8__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_14_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_14 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/ap_enable_reg_pp0_iter2_reg_25[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/pix_threshold_U0/mem_reg_36_i_3 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_9 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_9 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_5_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_9 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_2_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_24_i_2 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/p_Val2_3_reg_103_reg[3]_4[0] could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/read_pixel_data_U0/mem_reg_10_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_12_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_48_i_12 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_14_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_14 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_20_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_20_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_6_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_14_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_14 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_50_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_50_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_7_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_7 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_0_i_1__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_2_n_3 could not be optimized because driver iCoaxlinkCore/iC2sPktStreamFifo/fifo_ram/ram36_sdp[0].ramb36sdp_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_8_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_40_i_8 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_6_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_6 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_60_i_9 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_2__0_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_5_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_30_i_5 could not be replicated
INFO: [Physopt 32-117] Net iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_9_n_3 could not be optimized because driver iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_10_i_9 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 703 ; free virtual = 45062

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           58  |              0  |                     7  |           0  |           1  |  00:00:07  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           58  |              0  |                     7  |           0  |           7  |  00:00:08  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f6c6028a

Time (s): cpu = 00:07:40 ; elapsed = 00:04:50 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 927 ; free virtual = 45301
Phase 2 Global Placement | Checksum: 2971572ed

Time (s): cpu = 00:07:55 ; elapsed = 00:04:57 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 700 ; free virtual = 45239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2971572ed

Time (s): cpu = 00:07:57 ; elapsed = 00:04:57 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 684 ; free virtual = 45266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24ccffb42

Time (s): cpu = 00:08:11 ; elapsed = 00:05:05 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 640 ; free virtual = 45010

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d5e21bd

Time (s): cpu = 00:08:13 ; elapsed = 00:05:07 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 771 ; free virtual = 45176

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 181ad94b6

Time (s): cpu = 00:08:14 ; elapsed = 00:05:07 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 764 ; free virtual = 45170

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 25442ce6d

Time (s): cpu = 00:08:15 ; elapsed = 00:05:08 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 777 ; free virtual = 45184

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f8d4786a

Time (s): cpu = 00:08:28 ; elapsed = 00:05:15 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 701 ; free virtual = 45139

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: 1c3bad421

Time (s): cpu = 00:08:41 ; elapsed = 00:05:26 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 748 ; free virtual = 44946

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 24ec19c10

Time (s): cpu = 00:10:09 ; elapsed = 00:06:10 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 581 ; free virtual = 44283

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 22e4043e3

Time (s): cpu = 00:10:11 ; elapsed = 00:06:12 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 654 ; free virtual = 44286

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 15fe8d109

Time (s): cpu = 00:10:21 ; elapsed = 00:06:21 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 647 ; free virtual = 44295

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 145d78896

Time (s): cpu = 00:10:49 ; elapsed = 00:06:31 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 666 ; free virtual = 44243

Phase 3.12 Re-assign LUT pins
Phase 3.12 Re-assign LUT pins | Checksum: 17f4cd4f7

Time (s): cpu = 00:10:56 ; elapsed = 00:06:36 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 602 ; free virtual = 44123

Phase 3.13 Pipeline Register Optimization
Phase 3.13 Pipeline Register Optimization | Checksum: 182ebacc4

Time (s): cpu = 00:10:57 ; elapsed = 00:06:39 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 596 ; free virtual = 43739

Phase 3.14 Fast Optimization
Phase 3.14 Fast Optimization | Checksum: 2154e2d1a

Time (s): cpu = 00:11:31 ; elapsed = 00:06:55 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 680 ; free virtual = 43109
Phase 3 Detail Placement | Checksum: 2154e2d1a

Time (s): cpu = 00:11:32 ; elapsed = 00:06:56 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 605 ; free virtual = 43022

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 251c83e95

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net iCoaxlinkCore/iPcieWrapper/dma_rst_n, inserted BUFG to drive 5681 loads.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20497ac01

Time (s): cpu = 00:12:57 ; elapsed = 00:07:32 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 614 ; free virtual = 41584
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.054. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21a954efd

Time (s): cpu = 00:16:26 ; elapsed = 00:11:01 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 5062 ; free virtual = 41816
Phase 4.1 Post Commit Optimization | Checksum: 21a954efd

Time (s): cpu = 00:16:28 ; elapsed = 00:11:03 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 5047 ; free virtual = 41804

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21a954efd

Time (s): cpu = 00:16:30 ; elapsed = 00:11:04 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 5030 ; free virtual = 41795
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5011 ; free virtual = 41782

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 319435993

Time (s): cpu = 00:16:33 ; elapsed = 00:11:08 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 4973 ; free virtual = 41749

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4970 ; free virtual = 41747
Phase 4.4 Final Placement Cleanup | Checksum: 27ec9b5c7

Time (s): cpu = 00:16:34 ; elapsed = 00:11:09 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 4959 ; free virtual = 41741
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27ec9b5c7

Time (s): cpu = 00:16:35 ; elapsed = 00:11:10 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 4954 ; free virtual = 41742
Ending Placer Task | Checksum: 187c6c0e9

Time (s): cpu = 00:16:35 ; elapsed = 00:11:10 . Memory (MB): peak = 5731.457 ; gain = 433.809 ; free physical = 5109 ; free virtual = 41903
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:53 ; elapsed = 00:11:25 . Memory (MB): peak = 5731.457 ; gain = 465.824 ; free physical = 5108 ; free virtual = 41903
# write_checkpoint -force ./07_vivado_project/place_step
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5098 ; free virtual = 41901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4965 ; free virtual = 41857
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4805 ; free virtual = 41840
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/place_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:01:13 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4567 ; free virtual = 41617
# phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5282 ; free virtual = 42381

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5211 ; free virtual = 42342
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 8 Placement Based Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 14 Placement Based Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1e4b190a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5196 ; free virtual = 42332

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 57 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/srst250. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal. Replicated 1 times.
INFO: [Physopt 32-572] Net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iCoaxlinkDcp/iDmaBackEnd/dma_back_end_pkt/target_rx/rx_monitor/targ_rd_align[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iCoaxlinkDcp/iDmaBackEnd/dma_back_end_pkt/target_rx/rx_monitor/targ_rd_align[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 2 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1_from_s2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_drive_dq_reg_n_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iCoaxlinkDcp/iDmaBackEnd/dma_back_end_pkt/c2s0_dma_engine_pkt/c2s_tx_pkt/c2s0_data_remain[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemorySizeChecker/s_axi_rid[3]_i_1_n_3. Replicated 1 times.
INFO: [Physopt 32-572] Net iCustomLogic/iHlsModel/iMyProjectAXI/MetaIn_Ysize_V_ap_vld_preg_reg_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/init_ctrl_inst/p_0_in. Replicated 2 times.
INFO: [Physopt 32-572] Net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s2. Replicated 1 times.
INFO: [Physopt 32-572] Net iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/M00_AXI_WDATA[511]_INST_0_i_1_n_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5193 ; free virtual = 42471
Phase 27 Very High Fanout Optimization | Checksum: 16d934744

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5184 ; free virtual = 42470

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 28 Placement Based Optimization | Checksum: 16d934744

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5184 ; free virtual = 42470

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 16d934744

Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5183 ; free virtual = 42470

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 16d934744

Time (s): cpu = 00:01:27 ; elapsed = 00:00:35 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5177 ; free virtual = 42469

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 16d934744

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5146 ; free virtual = 42454
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5150 ; free virtual = 42458
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5120 ; free virtual = 42458
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.054 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |           20  |              0  |                    16  |           3  |           1  |  00:00:18  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |           20  |              0  |                    16  |           3  |           4  |  00:00:19  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5059 ; free virtual = 42473
Ending Physical Synthesis Task | Checksum: 16d934744

Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5059 ; free virtual = 42473
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:46 ; elapsed = 00:01:03 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5127 ; free virtual = 42541
# write_checkpoint -force ./07_vivado_project/phys_opt_step
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 5127 ; free virtual = 42545
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4995 ; free virtual = 42500
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4832 ; free virtual = 42485
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/phys_opt_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:01:11 . Memory (MB): peak = 5731.457 ; gain = 0.000 ; free physical = 4074 ; free virtual = 41801
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 51959622 ConstDB: 0 ShapeSum: 33cf28e8 RouteDB: 2457acaa

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1442c4590

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3471 ; free virtual = 41249
Post Restoration Checksum: NetGraph: 7ef9feb0 NumContArr: 2e77bd7d Constraints: 203cbea4 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cdae7ad1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3459 ; free virtual = 41238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cdae7ad1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3395 ; free virtual = 41174

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cdae7ad1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3392 ; free virtual = 41172

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: c4dafb69

Time (s): cpu = 00:01:00 ; elapsed = 00:00:36 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3333 ; free virtual = 41117

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: d3af389c

Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2753 ; free virtual = 40835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.211  | TNS=0.000  | WHS=-1.130 | THS=-67.844|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 10b6539a4

Time (s): cpu = 00:03:51 ; elapsed = 00:01:27 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3020 ; free virtual = 41301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.211  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1a43a0fe3

Time (s): cpu = 00:03:51 ; elapsed = 00:01:27 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3030 ; free virtual = 41315
Phase 2 Router Initialization | Checksum: 163433024

Time (s): cpu = 00:03:51 ; elapsed = 00:01:27 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3016 ; free virtual = 41301

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27bdd244a

Time (s): cpu = 00:05:20 ; elapsed = 00:01:54 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 3405 ; free virtual = 41677

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEL_L_X59Y145 CLEL_R_X59Y145 CLE_M_X42Y3 CLEL_R_X42Y3 CLE_M_X54Y136 CLEL_R_X54Y136 CLE_M_X52Y56 CLEL_R_X52Y56 CLE_M_X38Y10 CLEL_R_X38Y10 
 Number of Nodes with overlaps = 18837
 Number of Nodes with overlaps = 1380
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y3/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y4/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y5/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y6/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y7/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y1/COM2_REFCLKOUT1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.067 | TNS=-0.279 | WHS=-0.053 | THS=-0.366 |

Phase 4.1 Global Iteration 0 | Checksum: 110ef623c

Time (s): cpu = 00:11:13 ; elapsed = 00:04:42 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 668 ; free virtual = 40083

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a05697b9

Time (s): cpu = 00:11:43 ; elapsed = 00:05:01 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2275 ; free virtual = 41725
Phase 4 Rip-up And Reroute | Checksum: 2a05697b9

Time (s): cpu = 00:11:44 ; elapsed = 00:05:02 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2263 ; free virtual = 41717

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25860d542

Time (s): cpu = 00:12:17 ; elapsed = 00:05:16 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2387 ; free virtual = 41904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 21711bfa1

Time (s): cpu = 00:12:18 ; elapsed = 00:05:17 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2389 ; free virtual = 41906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21711bfa1

Time (s): cpu = 00:12:19 ; elapsed = 00:05:17 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2390 ; free virtual = 41907
Phase 5 Delay and Skew Optimization | Checksum: 21711bfa1

Time (s): cpu = 00:12:19 ; elapsed = 00:05:17 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2391 ; free virtual = 41908

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23d29e744

Time (s): cpu = 00:12:49 ; elapsed = 00:05:29 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2410 ; free virtual = 41938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21671bcd8

Time (s): cpu = 00:12:50 ; elapsed = 00:05:30 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2407 ; free virtual = 41936
Phase 6 Post Hold Fix | Checksum: 21671bcd8

Time (s): cpu = 00:12:50 ; elapsed = 00:05:30 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2408 ; free virtual = 41937

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.58631 %
  Global Horizontal Routing Utilization  = 7.05167 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d0cf323d

Time (s): cpu = 00:13:00 ; elapsed = 00:05:37 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2095 ; free virtual = 41721

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d0cf323d

Time (s): cpu = 00:13:01 ; elapsed = 00:05:37 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 2062 ; free virtual = 41693

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y15/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y14/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y13/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y12/NORTHREFCLK1
Phase 9 Depositing Routes | Checksum: d0cf323d

Time (s): cpu = 00:13:09 ; elapsed = 00:05:45 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1558 ; free virtual = 41576

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 139b1fe4e

Time (s): cpu = 00:14:18 ; elapsed = 00:06:04 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1308 ; free virtual = 41505
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:18 ; elapsed = 00:06:05 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1732 ; free virtual = 41929

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:40 ; elapsed = 00:06:20 . Memory (MB): peak = 5732.469 ; gain = 1.012 ; free physical = 1732 ; free virtual = 41928
# write_checkpoint -force ./07_vivado_project/route_step
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1730 ; free virtual = 41927
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1598 ; free virtual = 41887
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1309 ; free virtual = 41788
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/route_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1299 ; free virtual = 41640
# phys_opt_design -directive AggressiveExplore 
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1275 ; free virtual = 41619
# write_checkpoint -force ./07_vivado_project/post_route_phys_opt_step
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1278 ; free virtual = 41622
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1173 ; free virtual = 41591
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 982 ; free virtual = 41583
INFO: [Common 17-1381] The checkpoint '/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/07_vivado_project/post_route_phys_opt_step.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 882 ; free virtual = 40747
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file ./07_vivado_project/post_route_phys_opt_timing_summary.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 972 ; free virtual = 40628
# report_utilization -file ./07_vivado_project/post_route_util.rpt
# source ./03_scripts/customlogic_functions.tcl
## proc customlogic_help {} {
## 	puts {
## CustomLogic Functions
## -------------------------------------------------------------------------
## Syntax: 
## 	customlogic_help
##     customlogic_bitgen
## 	customlogic_prog_fpga
## 
## Usage: 
##     Name        					Description
##     ---------------------------------------------------------------------
## 	customlogic_help				The present help.
## 	customlogic_bitgen			    Generate .bit file.
##     customlogic_prog_fpga			Program FPGA via JTAG (volatile).
## 									This function requires a Xilinx JTAG
## 									programmer.
## -------------------------------------------------------------------------}
## }
## proc customlogic_bitgen {} {
## 	puts  " "
## 	puts  "EURESYS_INFO: Starting bitstream generation..."
## 
## 	# Get Project & Release Paths
## 	set currentProject [get_projects]
## 	set currentProjectPath [get_property DIRECTORY [get_projects $currentProject]]
## 	set currentSettingsPath "$currentProjectPath/../02_coaxlink/settings"
## 	set currentReleasePath "$currentProjectPath/../06_release"
## 	cd $currentReleasePath
## 
##   ### ONLY FOR PROJECT MODE ###
## 	# # Check Open Run
## 	# set checkOpenRun_a [current_design -quiet]
## 	# set checkOpenRun_b [current_run -implementation ]
## 	# if {[regexp $checkOpenRun_b $checkOpenRun_a]} { 
## 	# 	puts  "EURESYS_INFO: Implementation \"$checkOpenRun_a\" already open."
## 	# } else {
## 	# 	# open_run [current_run -implementation]
## 	# 	open_run impl_1
##   #   puts "Opened impl_1"    
## 	# }
## 
## 
## 	# Get UserID and PlatformID
## 	set fileCustomLogicSettings [open "$currentSettingsPath/CustomLogic.set" r]
## 	set dataCustomLogicSettings [read $fileCustomLogicSettings]
## 	close $fileCustomLogicSettings
## 	foreach {text value} $dataCustomLogicSettings {
## 		if [regexp {Platform:} $text] {
## 			set platformID $value
## 		}
## 		if [regexp {Firmware:} $text] {
## 			set userID $value
## 		}
## 	}
## 
## 	# Generate Bitstream
## 	set_property BITSTREAM.CONFIG.USERID 32'h$userID [current_design]
##     set_property BITSTREAM.CONFIG.USR_ACCESS $userID [current_design]
## 	set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
## 	write_bitstream -force $platformID.bit
## 	write_debug_probes -quiet -force $platformID
## 	
## 	puts  " "
## 	puts  "EURESYS_INFO: Bitstream generation completed."
## 	puts  " "
## }
## proc customlogic_prog_fpga {} {
## 	puts  " "
## 	puts  "EURESYS_INFO: Starting FPGA programming..."
## 	
## 	# Get Project & Release Paths
## 	set currentProject [get_projects]
## 	set currentProjectPath [get_property DIRECTORY [get_projects $currentProject]]
## 	set currentSettingsPath "$currentProjectPath/../02_coaxlink/settings"
## 	set currentReleasePath "$currentProjectPath/../06_release"
## 	cd $currentReleasePath
## 	
## 	# Get PlatformID
## 	set fileCustomLogicSettings [open "$currentSettingsPath/CustomLogic.set" r]
## 	set dataCustomLogicSettings [read $fileCustomLogicSettings]
## 	close $fileCustomLogicSettings
## 	foreach {text value} $dataCustomLogicSettings {
## 		if [regexp {Platform:} $text] {
## 			set platformID $value
## 		}
## 	}
## 	
## 	# Set File names
## 	set probeFile $platformID.ltx
## 	set programFile $platformID.bit
## 	
##     # Get current part
##     set devicePart [get_parts -of_objects [get_projects]]
## 
## 	# Connect to JTAG programmer
## 	open_hw
## 	connect_hw_server
## 	open_hw_target
## 	current_hw_device [lindex [get_hw_devices $devicePart] 0]
## 
## 	# Set files to be uploaded
## 	set_property PROBES.FILE $probeFile [lindex [get_hw_devices $devicePart] 0]
## 	set_property PROGRAM.FILE $programFile [lindex [get_hw_devices $devicePart] 0]
## 
## 	# Program FPGA
## 	program_hw_devices [lindex [get_hw_devices $devicePart] 0]
## 
## 	# Disconnect JTAG programmer
## 	close_hw_target
## 	disconnect_hw_server
## 	close_hw
## 
## 	puts  " "
## 	puts  "EURESYS_INFO: FPGA programming completed."
## 	puts  " "
## }
## customlogic_help

CustomLogic Functions
-------------------------------------------------------------------------
Syntax: 
	customlogic_help
    customlogic_bitgen
	customlogic_prog_fpga

Usage: 
    Name        					Description
    ---------------------------------------------------------------------
	customlogic_help				The present help.
	customlogic_bitgen			    Generate .bit file.
    customlogic_prog_fpga			Program FPGA via JTAG (volatile).
									This function requires a Xilinx JTAG
									programmer.
-------------------------------------------------------------------------
# customlogic_bitgen
 
EURESYS_INFO: Starting bitstream generation...
Command: write_bitstream -force CoaxlinkOcto_1cam.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2 input iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2 input iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2 input iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2 input iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iVideo/FB_INST/iRdBurstAddr/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive input iCoaxlinkCore/iVideo/FB_INST/iRdBurstAddr/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP iCoaxlinkCore/iVideo/FB_INST/iWrBurstAddr/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive input iCoaxlinkCore/iVideo/FB_INST/iWrBurstAddr/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[0].DSP48E1_inst output iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[0].DSP48E1_inst/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[1].DSP48E1_inst output iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[1].DSP48E1_inst/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2 output iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2 output iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iBitsPerLine/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iBitsPerLine/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net iCoaxlinkCore/iPcieWrapper/dma_rst_n_bufg_place is a gated clock net sourced by a combinational pin iCoaxlinkCore/iPcieWrapper/iCoaxlinkDcp_i_1/O, cell iCoaxlinkCore/iPcieWrapper/iCoaxlinkDcp_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_1 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_11 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_16 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_21 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_26 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_31 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_36 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_41 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_46 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_51 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_56 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_6 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/ThresholdOut_V_Data_s_U/mem_reg_61 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_12 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_17 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_2 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_22 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_27 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_32 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_37 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_42 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_47 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_52 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_57 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_62 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell iCustomLogic/iHlsModel/iMyProjectAXI/grp_myproject_fu_302/VideoBuffer_V_Data_V_U/mem_reg_7 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 479 net(s) have no routable loads. The problem bus(es) and/or net(s) are iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, iCoaxlinkCore/Q[132:0], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1]... and (the first 15 of 216 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/CycleTriggerManager_inst/COUNTER_TC_MACRO_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/Sequencer_inst/Inst_SequenceCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/CAMERA_TRIGGER_DURATION_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/CYCLE_PERIODE_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/START_RDO_TO_END_RDO_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/STROBE_DELAY_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/STROBE_DURATION_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/TRIG_TO_RDO_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[0].DSP48E1_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iDevLinkTrigGen/GenAllDevLinkTrig[1].DSP48E1_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iFanSpeedMeasure/Inst_Timer1Sec/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff1InputsUnit[1].DiffIn1_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff1InputsUnit[2].DiffIn1_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff2InputsUnit[1].DiffIn2_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff2InputsUnit[2].DiffIn2_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[10].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[10].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[11].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[11].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[12].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[12].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[13].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[13].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[14].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[14].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[15].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[15].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[16].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[16].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[17].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[17].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[18].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[18].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[19].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[19].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[1].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[1].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[20].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[20].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[21].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[21].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[22].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[22].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[23].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[23].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[24].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[24].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[25].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[25].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[26].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[26].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[27].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[27].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[28].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[28].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[29].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[29].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[2].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[2].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[30].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[30].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[31].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[31].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[32].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[32].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[33].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/CycleTriggerManager_inst/COUNTER_TC_MACRO_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/Sequencer_inst/Inst_SequenceCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/CAMERA_TRIGGER_DURATION_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/CYCLE_PERIODE_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/START_RDO_TO_END_RDO_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/STROBE_DELAY_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/STROBE_DURATION_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/TRIG_TO_RDO_COUNTER_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[0].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[1].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[2].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTRECR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTRPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/CSR_INST/MULTILINK_GEN[3].COUNTER_LTTPCR_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/CRC_ERROR_STREAM_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/DUP_BYTE_COR_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/DUP_BYTE_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/LOCK_LOSS_ERROR_DSP/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iFanSpeedMeasure/Inst_Timer1Sec/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff1InputsUnit[1].DiffIn1_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff1InputsUnit[2].DiffIn1_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff2InputsUnit[1].DiffIn2_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genDiff2InputsUnit[2].DiffIn2_INST/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[10].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[10].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[11].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[11].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[12].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[12].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[13].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[13].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[14].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[14].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[15].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[15].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[16].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[16].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[17].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[17].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[18].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[18].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[19].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[19].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[1].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[1].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[20].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[20].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[21].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[21].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[22].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[22].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[23].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[23].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[24].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[24].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[25].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[25].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[26].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[26].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[27].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[27].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[28].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[28].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[29].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[29].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[2].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[2].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[30].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[30].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[31].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[31].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[32].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[32].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[33].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[33].EXTIOControl/Inst_LongPulseEQCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: iCoaxlinkCore/iIoInterface/genEXTIO_IOctrl[34].EXTIOControl/Inst_DebouncerCounter/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-156' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1671] enum_AREG_1_connects_CEA1_GND: iCoaxlinkCore/iVideo/FB_INST/iFramebufferLevelBurst/bl.DSP48_2: When the DSP48E2 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1675] enum_BREG_1_connects_CEB1_GND: iCoaxlinkCore/iVideo/FB_INST/iFramebufferLevelBurst/bl.DSP48_2: When the DSP48E2 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iCameraIlluminationController/TimingMachine_inst/EQ0_COMPARE_STROBE_DELAY_COUNTER_inst/bl.DSP48E_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[0].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[1].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[2].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iCoaxlinkDcp/iCxp/MULTILINK_GEN[3].LINK_ERR_CNT_INST/ENCODING_ERROR_CNT_DSP/bl.DSP48_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1680] enum_PREG_0_connects_CEP_GND: iCoaxlinkCore/iFanSpeedMeasure/OffsetTempSub_inst/bl.DSP48_2: When the DSP48E2 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (iCoaxlinkCore/iCameraIlluminationController/gTimingMachineProg.TimingMachineProg_inst/iTimingMachineProg_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings, 364 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'CustomLogicTop'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/mem_if/sw/calibration_0/Debug/calibration_ddr.elf /home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/02_coaxlink/ips/PoCXP_uBlaze.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 45944064 bits.
Writing bitstream ./CoaxlinkOcto_1cam.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:59 ; elapsed = 00:03:11 . Memory (MB): peak = 5732.469 ; gain = 0.000 ; free physical = 1031 ; free virtual = 40401
 
EURESYS_INFO: Bitstream generation completed.
 
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 18:51:26 2024...
