set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {fsm1_assessment.vo fsm1_assessment_v.sdo}}
}
