version 3
g:\xilinx\projects\lab2\i_s_to_p_shiftregister\shiftreg.vhf
shiftreg
VHDL
VHDL
shiftreg_tw.xwv
Comb
25000000
25000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
D0_DIFF
D1_DIFF
D2_DIFF
D3_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-

