// Seed: 4060603343
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 'b0 &  -1 : -1] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_8 = !-1;
  wire id_15;
  ;
  wire id_16, id_17;
  wire id_18;
  parameter id_19 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wand  id_2,
    output logic id_3
    , id_6,
    input  wire  id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    id_3 = -1 - id_6;
  end
endmodule
