Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f2a8a5df1210497e81dc3201c4bc0b35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_1_1_tb_behav xil_defaultlib.lab9_1_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder_gatelevel(AND_DELAY=3,...
Compiling module xil_defaultlib.lab9_1_1
Compiling module xil_defaultlib.lab9_1_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_1_1_tb_behav
