

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Tue Jan 28 04:06:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_139 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_140 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_141 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_142 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_144 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read55" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_147 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read54" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_148 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read53" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_149 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read52" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_150 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_151 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_152 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_154 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_155 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_156 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_157 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_158 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_159 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_160 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_161 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_162 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_164 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_165 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_166 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_167 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_168 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_169 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_170 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_171 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_172 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_173 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_174 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_175 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_176 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'read' 'p_read_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_177 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 42 'read' 'p_read_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_178 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 43 'read' 'p_read_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_179 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 44 'read' 'p_read_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_180 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'read' 'p_read_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_181 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 46 'read' 'p_read_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_182 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 47 'read' 'p_read_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_183 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 48 'read' 'p_read_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_184 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'read' 'p_read_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_185 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'read' 'p_read_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_186 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'read' 'p_read_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_187 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'read' 'p_read_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_188 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 53 'read' 'p_read_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_189 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 54 'read' 'p_read_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_190 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 55 'read' 'p_read_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_191 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 56 'read' 'p_read_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_192 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 57 'read' 'p_read_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_193 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 58 'read' 'p_read_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_194 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'read' 'p_read_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_195 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 60 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_196 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 61 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_197 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 62 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_198 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 63 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_199 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 64 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_200 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_201 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 66 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 67 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln70_199 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 68 'sext' 'sext_ln70_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln70_200 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 69 'sext' 'sext_ln70_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln70_201 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 70 'sext' 'sext_ln70_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln70_202 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 71 'sext' 'sext_ln70_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln70_203 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 72 'sext' 'sext_ln70_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln70_204 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 73 'sext' 'sext_ln70_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln70_205 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 74 'sext' 'sext_ln70_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln70_206 = sext i16 %p_read_201" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 75 'sext' 'sext_ln70_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%r_V = mul i25 %sext_ln70_206, i25 157"   --->   Operation 76 'mul' 'r_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V, i32 10, i32 24"   --->   Operation 77 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V"   --->   Operation 78 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_201, i4 0"   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i20 %shl_ln"   --->   Operation 80 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_201, i1 0"   --->   Operation 81 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i17 %shl_ln1273_s"   --->   Operation 82 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i17 %shl_ln1273_s"   --->   Operation 83 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i17 %shl_ln1273_s"   --->   Operation 84 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i17 %shl_ln1273_s"   --->   Operation 85 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.80ns)   --->   "%r_V_777 = sub i21 %sext_ln1273_225, i21 %sext_ln1273"   --->   Operation 86 'sub' 'r_V_777' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_827 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_777, i32 10, i32 20"   --->   Operation 87 'partselect' 'mult_V_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln17_256 = sext i11 %mult_V_827" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 88 'sext' 'sext_ln17_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.94ns)   --->   "%r_V_778 = mul i25 %sext_ln70_206, i25 229"   --->   Operation 89 'mul' 'r_V_778' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_828 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_778, i32 10, i32 24"   --->   Operation 90 'partselect' 'mult_V_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln818_420 = sext i15 %mult_V_828"   --->   Operation 91 'sext' 'sext_ln818_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.94ns)   --->   "%r_V_779 = mul i26 %sext_ln70_203, i26 307"   --->   Operation 92 'mul' 'r_V_779' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_829 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_779, i32 10, i32 25"   --->   Operation 93 'partselect' 'mult_V_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1273_166 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_201, i7 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i23 %shl_ln1273_166"   --->   Operation 95 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.82ns)   --->   "%r_V_780 = sub i24 %sext_ln1273_226, i24 %sext_ln1273_224"   --->   Operation 96 'sub' 'r_V_780' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_780, i32 10, i32 23"   --->   Operation 97 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln818_421 = sext i14 %mult_V_830"   --->   Operation 98 'sext' 'sext_ln818_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1273_167 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_201, i3 0"   --->   Operation 99 'bitconcatenate' 'shl_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i19 %shl_ln1273_167"   --->   Operation 100 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i19 %shl_ln1273_167"   --->   Operation 101 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i19 %shl_ln1273_167"   --->   Operation 102 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.80ns)   --->   "%r_V_781 = sub i20 %sext_ln1273_229, i20 %sext_ln70_205"   --->   Operation 103 'sub' 'r_V_781' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mult_V_831 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_781, i32 10, i32 19"   --->   Operation 104 'partselect' 'mult_V_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln17_257 = sext i10 %mult_V_831" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 105 'sext' 'sext_ln17_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.80ns)   --->   "%r_V_782 = add i20 %sext_ln1273_229, i20 %sext_ln1273_223"   --->   Operation 106 'add' 'r_V_782' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_832 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_782, i32 10, i32 19"   --->   Operation 107 'partselect' 'mult_V_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln818_422 = sext i10 %mult_V_832"   --->   Operation 108 'sext' 'sext_ln818_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1273_168 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_201, i6 0"   --->   Operation 109 'bitconcatenate' 'shl_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i22 %shl_ln1273_168"   --->   Operation 110 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.82ns)   --->   "%r_V_783 = sub i23 %sext_ln1273_230, i23 %sext_ln1273_228"   --->   Operation 111 'sub' 'r_V_783' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_783, i32 10, i32 22"   --->   Operation 112 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln818_423 = sext i13 %mult_V_833"   --->   Operation 113 'sext' 'sext_ln818_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.94ns)   --->   "%r_V_784 = mul i24 %sext_ln70_199, i24 116"   --->   Operation 114 'mul' 'r_V_784' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_834 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_784, i32 10, i32 23"   --->   Operation 115 'partselect' 'mult_V_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln818_424 = sext i14 %mult_V_834"   --->   Operation 116 'sext' 'sext_ln818_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.94ns)   --->   "%r_V_785 = mul i23 %sext_ln70_202, i23 8388570"   --->   Operation 117 'mul' 'r_V_785' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_785, i32 10, i32 22"   --->   Operation 118 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln818_425 = sext i13 %mult_V_835"   --->   Operation 119 'sext' 'sext_ln818_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.94ns)   --->   "%r_V_786 = mul i26 %sext_ln70_203, i26 278"   --->   Operation 120 'mul' 'r_V_786' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_836 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_786, i32 10, i32 25"   --->   Operation 121 'partselect' 'mult_V_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.94ns)   --->   "%r_V_787 = mul i24 %sext_ln70_199, i24 74"   --->   Operation 122 'mul' 'r_V_787' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_837 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_787, i32 10, i32 23"   --->   Operation 123 'partselect' 'mult_V_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln818_426 = sext i14 %mult_V_837"   --->   Operation 124 'sext' 'sext_ln818_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.94ns)   --->   "%r_V_788 = mul i25 %sext_ln70_206, i25 33554281"   --->   Operation 125 'mul' 'r_V_788' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_788, i32 10, i32 24"   --->   Operation 126 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln818_427 = sext i15 %mult_V_838"   --->   Operation 127 'sext' 'sext_ln818_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.94ns)   --->   "%r_V_789 = mul i25 %sext_ln70_206, i25 185"   --->   Operation 128 'mul' 'r_V_789' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_839 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_789, i32 10, i32 24"   --->   Operation 129 'partselect' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln818_428 = sext i15 %mult_V_839"   --->   Operation 130 'sext' 'sext_ln818_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.80ns)   --->   "%r_V_790 = add i21 %sext_ln1273, i21 %sext_ln1273_225"   --->   Operation 131 'add' 'r_V_790' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_840 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_790, i32 10, i32 20"   --->   Operation 132 'partselect' 'mult_V_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln818_429 = sext i11 %mult_V_840"   --->   Operation 133 'sext' 'sext_ln818_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.94ns)   --->   "%r_V_791 = mul i24 %sext_ln70_199, i24 100"   --->   Operation 134 'mul' 'r_V_791' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_841 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_791, i32 10, i32 23"   --->   Operation 135 'partselect' 'mult_V_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln818_430 = sext i14 %mult_V_841"   --->   Operation 136 'sext' 'sext_ln818_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.94ns)   --->   "%r_V_792 = mul i21 %sext_ln70, i21 11"   --->   Operation 137 'mul' 'r_V_792' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_842 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_792, i32 10, i32 20"   --->   Operation 138 'partselect' 'mult_V_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln17_258 = sext i11 %mult_V_842" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 139 'sext' 'sext_ln17_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1273_169 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_201, i5 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i21 %shl_ln1273_169"   --->   Operation 141 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.81ns)   --->   "%r_V_793 = sub i22 %sext_ln1273_227, i22 %sext_ln1273_231"   --->   Operation 142 'sub' 'r_V_793' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_843 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_793, i32 10, i32 21"   --->   Operation 143 'partselect' 'mult_V_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln17_259 = sext i12 %mult_V_843" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 144 'sext' 'sext_ln17_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%r_V_794 = mul i24 %sext_ln70_199, i24 16777102"   --->   Operation 145 'mul' 'r_V_794' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_844 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_794, i32 10, i32 23"   --->   Operation 146 'partselect' 'mult_V_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln818_431 = sext i14 %mult_V_844"   --->   Operation 147 'sext' 'sext_ln818_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.94ns)   --->   "%r_V_795 = mul i25 %sext_ln70_206, i25 141"   --->   Operation 148 'mul' 'r_V_795' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_845 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_795, i32 10, i32 24"   --->   Operation 149 'partselect' 'mult_V_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln818_432 = sext i15 %mult_V_845"   --->   Operation 150 'sext' 'sext_ln818_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.78ns)   --->   "%r_V_796 = sub i17 0, i17 %sext_ln70_204"   --->   Operation 151 'sub' 'r_V_796' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_796, i32 10, i32 16"   --->   Operation 152 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln17_260 = sext i7 %mult_V_846" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 153 'sext' 'sext_ln17_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_847 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_201, i32 8, i32 15"   --->   Operation 154 'partselect' 'mult_V_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i8 %mult_V_847" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 155 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.94ns)   --->   "%r_V_797 = mul i22 %sext_ln70_200, i22 22"   --->   Operation 156 'mul' 'r_V_797' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_797, i32 10, i32 21"   --->   Operation 157 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln17_261 = sext i12 %mult_V_848" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 158 'sext' 'sext_ln17_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.94ns)   --->   "%r_V_798 = mul i25 %sext_ln70_206, i25 198"   --->   Operation 159 'mul' 'r_V_798' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_849 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_798, i32 10, i32 24"   --->   Operation 160 'partselect' 'mult_V_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln818_433 = sext i15 %mult_V_849"   --->   Operation 161 'sext' 'sext_ln818_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%r_V_799 = mul i26 %sext_ln70_203, i26 274"   --->   Operation 162 'mul' 'r_V_799' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_850 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_799, i32 10, i32 25"   --->   Operation 163 'partselect' 'mult_V_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.94ns)   --->   "%r_V_800 = mul i24 %sext_ln70_199, i24 98"   --->   Operation 164 'mul' 'r_V_800' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_851 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_800, i32 10, i32 23"   --->   Operation 165 'partselect' 'mult_V_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln17_262 = sext i14 %mult_V_851" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 166 'sext' 'sext_ln17_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.80ns)   --->   "%r_V_801 = add i21 %sext_ln1273, i21 %sext_ln70"   --->   Operation 167 'add' 'r_V_801' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_852 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_801, i32 10, i32 20"   --->   Operation 168 'partselect' 'mult_V_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln818_434 = sext i11 %mult_V_852"   --->   Operation 169 'sext' 'sext_ln818_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.94ns)   --->   "%r_V_802 = mul i22 %sext_ln70_200, i22 26"   --->   Operation 170 'mul' 'r_V_802' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_853 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_802, i32 10, i32 21"   --->   Operation 171 'partselect' 'mult_V_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln818_435 = sext i12 %mult_V_853"   --->   Operation 172 'sext' 'sext_ln818_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i22 0, i22 %sext_ln1273_231"   --->   Operation 173 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 174 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_803 = sub i22 %sub_ln1273, i22 %sext_ln1273_222"   --->   Operation 174 'sub' 'r_V_803' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_854 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_803, i32 10, i32 21"   --->   Operation 175 'partselect' 'mult_V_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln17_263 = sext i12 %mult_V_854" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 176 'sext' 'sext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1273_170 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_201, i2 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i18 %shl_ln1273_170"   --->   Operation 178 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_188 = sub i19 0, i19 %sext_ln1273_232"   --->   Operation 179 'sub' 'sub_ln1273_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 180 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_804 = sub i19 %sub_ln1273_188, i19 %sext_ln70_201"   --->   Operation 180 'sub' 'r_V_804' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_855 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_804, i32 10, i32 18"   --->   Operation 181 'partselect' 'mult_V_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln818_436 = sext i9 %mult_V_855"   --->   Operation 182 'sext' 'sext_ln818_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln70_207 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 183 'sext' 'sext_ln70_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln70_208 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 184 'sext' 'sext_ln70_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln70_209 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 185 'sext' 'sext_ln70_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln70_210 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 186 'sext' 'sext_ln70_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln70_211 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 187 'sext' 'sext_ln70_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln70_212 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 188 'sext' 'sext_ln70_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln70_213 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 189 'sext' 'sext_ln70_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln70_214 = sext i16 %p_read_200" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 190 'sext' 'sext_ln70_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%r_V_805 = mul i22 %sext_ln70_214, i22 19"   --->   Operation 191 'mul' 'r_V_805' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_805, i32 10, i32 21"   --->   Operation 192 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln17_264 = sext i12 %mult_V_856" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 193 'sext' 'sext_ln17_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns)   --->   "%r_V_806 = sub i17 0, i17 %sext_ln70_213"   --->   Operation 194 'sub' 'r_V_806' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_857 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_806, i32 10, i32 16"   --->   Operation 195 'partselect' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln818_437 = sext i7 %mult_V_857"   --->   Operation 196 'sext' 'sext_ln818_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_265 = sext i7 %mult_V_857" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 197 'sext' 'sext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln17_266 = sext i7 %mult_V_857" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 198 'sext' 'sext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.94ns)   --->   "%r_V_807 = mul i26 %sext_ln70_212, i26 280"   --->   Operation 199 'mul' 'r_V_807' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_807, i32 10, i32 25"   --->   Operation 200 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.94ns)   --->   "%r_V_808 = mul i25 %sext_ln70_211, i25 208"   --->   Operation 201 'mul' 'r_V_808' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_808, i32 10, i32 24"   --->   Operation 202 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln818_438 = sext i15 %mult_V_859"   --->   Operation 203 'sext' 'sext_ln818_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%r_V_809 = mul i21 %sext_ln70_210, i21 13"   --->   Operation 204 'mul' 'r_V_809' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_860 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_809, i32 10, i32 20"   --->   Operation 205 'partselect' 'mult_V_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln818_439 = sext i11 %mult_V_860"   --->   Operation 206 'sext' 'sext_ln818_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1273_171 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_200, i2 0"   --->   Operation 207 'bitconcatenate' 'shl_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i18 %shl_ln1273_171"   --->   Operation 208 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.79ns)   --->   "%r_V_810 = add i19 %sext_ln1273_233, i19 %sext_ln70_209"   --->   Operation 209 'add' 'r_V_810' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_861 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_810, i32 10, i32 18"   --->   Operation 210 'partselect' 'mult_V_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_267 = sext i9 %mult_V_861" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.94ns)   --->   "%r_V_811 = mul i25 %sext_ln70_211, i25 33554268"   --->   Operation 212 'mul' 'r_V_811' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%mult_V_862 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_811, i32 10, i32 24"   --->   Operation 213 'partselect' 'mult_V_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln818_440 = sext i15 %mult_V_862"   --->   Operation 214 'sext' 'sext_ln818_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.94ns)   --->   "%r_V_812 = mul i23 %sext_ln70_208, i23 8388557"   --->   Operation 215 'mul' 'r_V_812' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_863 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_812, i32 10, i32 22"   --->   Operation 216 'partselect' 'mult_V_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln818_441 = sext i13 %mult_V_863"   --->   Operation 217 'sext' 'sext_ln818_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.94ns)   --->   "%r_V_813 = mul i25 %sext_ln70_211, i25 229"   --->   Operation 218 'mul' 'r_V_813' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_864 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_813, i32 10, i32 24"   --->   Operation 219 'partselect' 'mult_V_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln818_442 = sext i15 %mult_V_864"   --->   Operation 220 'sext' 'sext_ln818_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.94ns)   --->   "%r_V_814 = mul i24 %sext_ln70_207, i24 110"   --->   Operation 221 'mul' 'r_V_814' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_814, i32 10, i32 23"   --->   Operation 222 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln17_268 = sext i14 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 223 'sext' 'sext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.94ns)   --->   "%r_V_815 = mul i23 %sext_ln70_208, i23 37"   --->   Operation 224 'mul' 'r_V_815' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_815, i32 10, i32 22"   --->   Operation 225 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln17_269 = sext i13 %mult_V_866" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 226 'sext' 'sext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1273_172 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_200, i7 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i23 %shl_ln1273_172"   --->   Operation 228 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln1273_173 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_200, i1 0"   --->   Operation 229 'bitconcatenate' 'shl_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i17 %shl_ln1273_173"   --->   Operation 230 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i17 %shl_ln1273_173"   --->   Operation 231 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.82ns)   --->   "%r_V_816 = add i24 %sext_ln1273_234, i24 %sext_ln1273_236"   --->   Operation 232 'add' 'r_V_816' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_867 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_816, i32 10, i32 23"   --->   Operation 233 'partselect' 'mult_V_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln17_270 = sext i14 %mult_V_867" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 234 'sext' 'sext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (1.94ns)   --->   "%r_V_817 = mul i24 %sext_ln70_207, i24 16777112"   --->   Operation 235 'mul' 'r_V_817' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%mult_V_868 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_817, i32 10, i32 23"   --->   Operation 236 'partselect' 'mult_V_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln17_271 = sext i14 %mult_V_868" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 237 'sext' 'sext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.94ns)   --->   "%r_V_818 = mul i23 %sext_ln70_208, i23 55"   --->   Operation 238 'mul' 'r_V_818' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_869 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_818, i32 10, i32 22"   --->   Operation 239 'partselect' 'mult_V_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln17_272 = sext i13 %mult_V_869" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 240 'sext' 'sext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.94ns)   --->   "%r_V_819 = mul i25 %sext_ln70_211, i25 158"   --->   Operation 241 'mul' 'r_V_819' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_870 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_819, i32 10, i32 24"   --->   Operation 242 'partselect' 'mult_V_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln818_443 = sext i15 %mult_V_870"   --->   Operation 243 'sext' 'sext_ln818_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.94ns)   --->   "%r_V_820 = mul i25 %sext_ln70_211, i25 162"   --->   Operation 244 'mul' 'r_V_820' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_820, i32 10, i32 24"   --->   Operation 245 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln818_444 = sext i15 %mult_V_871"   --->   Operation 246 'sext' 'sext_ln818_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.94ns)   --->   "%r_V_821 = mul i24 %sext_ln70_207, i24 16777137"   --->   Operation 247 'mul' 'r_V_821' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_872 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_821, i32 10, i32 23"   --->   Operation 248 'partselect' 'mult_V_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln17_273 = sext i14 %mult_V_872" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'sext' 'sext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.94ns)   --->   "%r_V_822 = mul i23 %sext_ln70_208, i23 41"   --->   Operation 250 'mul' 'r_V_822' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_873 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_822, i32 10, i32 22"   --->   Operation 251 'partselect' 'mult_V_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln17_274 = sext i13 %mult_V_873" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 252 'sext' 'sext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.94ns)   --->   "%r_V_823 = mul i24 %sext_ln70_207, i24 75"   --->   Operation 253 'mul' 'r_V_823' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_874 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_823, i32 10, i32 23"   --->   Operation 254 'partselect' 'mult_V_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln17_275 = sext i14 %mult_V_874" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 255 'sext' 'sext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.94ns)   --->   "%r_V_824 = mul i24 %sext_ln70_207, i24 16777109"   --->   Operation 256 'mul' 'r_V_824' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_824, i32 10, i32 23"   --->   Operation 257 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln17_276 = sext i14 %mult_V_875" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 258 'sext' 'sext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.94ns)   --->   "%r_V_825 = mul i24 %sext_ln70_207, i24 102"   --->   Operation 259 'mul' 'r_V_825' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_876 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_825, i32 10, i32 23"   --->   Operation 260 'partselect' 'mult_V_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln17_277 = sext i14 %mult_V_876" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 261 'sext' 'sext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.79ns)   --->   "%r_V_826 = sub i18 0, i18 %sext_ln1273_235"   --->   Operation 262 'sub' 'r_V_826' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_877 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_826, i32 10, i32 17"   --->   Operation 263 'partselect' 'mult_V_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln17_278 = sext i8 %mult_V_877" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 264 'sext' 'sext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1273_174 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_200, i3 0"   --->   Operation 265 'bitconcatenate' 'shl_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i19 %shl_ln1273_174"   --->   Operation 266 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.82ns)   --->   "%r_V_827 = sub i24 %sext_ln1273_237, i24 %sext_ln1273_234"   --->   Operation 267 'sub' 'r_V_827' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_827, i32 10, i32 23"   --->   Operation 268 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln17_279 = sext i14 %mult_V_878" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 269 'sext' 'sext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_879 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_200, i32 5, i32 15"   --->   Operation 270 'partselect' 'mult_V_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i11 %mult_V_879" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.94ns)   --->   "%r_V_828 = mul i24 %sext_ln70_207, i24 106"   --->   Operation 272 'mul' 'r_V_828' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%mult_V_880 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_828, i32 10, i32 23"   --->   Operation 273 'partselect' 'mult_V_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln17_280 = sext i14 %mult_V_880" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 274 'sext' 'sext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (1.94ns)   --->   "%r_V_829 = mul i23 %sext_ln70_208, i23 44"   --->   Operation 275 'mul' 'r_V_829' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_881 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_829, i32 10, i32 22"   --->   Operation 276 'partselect' 'mult_V_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln17_281 = sext i13 %mult_V_881" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 277 'sext' 'sext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.94ns)   --->   "%r_V_830 = mul i26 %sext_ln70_212, i26 67108479"   --->   Operation 278 'mul' 'r_V_830' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_882 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_830, i32 10, i32 25"   --->   Operation 279 'partselect' 'mult_V_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln70_215 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 280 'sext' 'sext_ln70_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln70_216 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 281 'sext' 'sext_ln70_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln70_217 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 282 'sext' 'sext_ln70_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln70_218 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 283 'sext' 'sext_ln70_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln70_219 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 284 'sext' 'sext_ln70_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln70_220 = sext i16 %p_read_199" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 285 'sext' 'sext_ln70_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1273_175 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_199, i6 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i22 %shl_ln1273_175"   --->   Operation 287 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln1273_176 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_199, i2 0"   --->   Operation 288 'bitconcatenate' 'shl_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i18 %shl_ln1273_176"   --->   Operation 289 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i18 %shl_ln1273_176"   --->   Operation 290 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.82ns)   --->   "%r_V_831 = sub i23 %sext_ln1273_238, i23 %sext_ln1273_240"   --->   Operation 291 'sub' 'r_V_831' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_883 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_831, i32 10, i32 22"   --->   Operation 292 'partselect' 'mult_V_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln17_282 = sext i13 %mult_V_883" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 293 'sext' 'sext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.94ns)   --->   "%r_V_832 = mul i24 %sext_ln70_219, i24 16777138"   --->   Operation 294 'mul' 'r_V_832' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_832, i32 10, i32 23"   --->   Operation 295 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln17_283 = sext i14 %mult_V_884" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 296 'sext' 'sext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.94ns)   --->   "%r_V_833 = mul i24 %sext_ln70_219, i24 100"   --->   Operation 297 'mul' 'r_V_833' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_885 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_833, i32 10, i32 23"   --->   Operation 298 'partselect' 'mult_V_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln818_445 = sext i14 %mult_V_885"   --->   Operation 299 'sext' 'sext_ln818_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.94ns)   --->   "%r_V_834 = mul i25 %sext_ln70_218, i25 159"   --->   Operation 300 'mul' 'r_V_834' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_886 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_834, i32 10, i32 24"   --->   Operation 301 'partselect' 'mult_V_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln818_446 = sext i15 %mult_V_886"   --->   Operation 302 'sext' 'sext_ln818_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.94ns)   --->   "%r_V_835 = mul i25 %sext_ln70_218, i25 181"   --->   Operation 303 'mul' 'r_V_835' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mult_V_887 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_835, i32 10, i32 24"   --->   Operation 304 'partselect' 'mult_V_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln818_447 = sext i15 %mult_V_887"   --->   Operation 305 'sext' 'sext_ln818_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (1.94ns)   --->   "%r_V_836 = mul i22 %sext_ln70_220, i22 4194279"   --->   Operation 306 'mul' 'r_V_836' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_888 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_836, i32 10, i32 21"   --->   Operation 307 'partselect' 'mult_V_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln17_284 = sext i12 %mult_V_888" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 308 'sext' 'sext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (1.94ns)   --->   "%r_V_837 = mul i25 %sext_ln70_218, i25 33554193"   --->   Operation 309 'mul' 'r_V_837' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_889 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_837, i32 10, i32 24"   --->   Operation 310 'partselect' 'mult_V_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln818_448 = sext i15 %mult_V_889"   --->   Operation 311 'sext' 'sext_ln818_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln1273_177 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_199, i4 0"   --->   Operation 312 'bitconcatenate' 'shl_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i20 %shl_ln1273_177"   --->   Operation 313 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i20 %shl_ln1273_177"   --->   Operation 314 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.80ns)   --->   "%r_V_838 = add i21 %sext_ln1273_242, i21 %sext_ln1273_239"   --->   Operation 315 'add' 'r_V_838' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_890 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_838, i32 10, i32 20"   --->   Operation 316 'partselect' 'mult_V_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln818_449 = sext i11 %mult_V_890"   --->   Operation 317 'sext' 'sext_ln818_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.94ns)   --->   "%r_V_839 = mul i24 %sext_ln70_219, i24 16777102"   --->   Operation 318 'mul' 'r_V_839' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_891 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_839, i32 10, i32 23"   --->   Operation 319 'partselect' 'mult_V_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln17_285 = sext i14 %mult_V_891" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 320 'sext' 'sext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_892 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_199, i32 9, i32 15"   --->   Operation 321 'partselect' 'mult_V_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i7 %mult_V_892" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 322 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.94ns)   --->   "%r_V_840 = mul i24 %sext_ln70_219, i24 103"   --->   Operation 323 'mul' 'r_V_840' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_840, i32 10, i32 23"   --->   Operation 324 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln17_286 = sext i14 %mult_V_893" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 325 'sext' 'sext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.80ns)   --->   "%r_V_841 = sub i21 %sext_ln70_217, i21 %sext_ln1273_242"   --->   Operation 326 'sub' 'r_V_841' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_894 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_841, i32 10, i32 20"   --->   Operation 327 'partselect' 'mult_V_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln17_287 = sext i11 %mult_V_894" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'sext' 'sext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.78ns)   --->   "%r_V_842 = sub i17 0, i17 %sext_ln70_216"   --->   Operation 329 'sub' 'r_V_842' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_895 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_842, i32 10, i32 16"   --->   Operation 330 'partselect' 'mult_V_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln818_450 = sext i7 %mult_V_895"   --->   Operation 331 'sext' 'sext_ln818_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln17_288 = sext i7 %mult_V_895" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 332 'sext' 'sext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln17_289 = sext i7 %mult_V_895" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 333 'sext' 'sext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_290 = sext i7 %mult_V_895" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.94ns)   --->   "%r_V_843 = mul i25 %sext_ln70_218, i25 213"   --->   Operation 335 'mul' 'r_V_843' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_843, i32 10, i32 24"   --->   Operation 336 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln818_451 = sext i15 %mult_V_896"   --->   Operation 337 'sext' 'sext_ln818_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_199, i5 0"   --->   Operation 338 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i21 %tmp_s"   --->   Operation 339 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.81ns)   --->   "%r_V_844 = sub i22 %sext_ln70_220, i22 %sext_ln1273_243"   --->   Operation 340 'sub' 'r_V_844' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_844, i32 10, i32 21"   --->   Operation 341 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln818_452 = sext i12 %mult_V_897"   --->   Operation 342 'sext' 'sext_ln818_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (1.94ns)   --->   "%r_V_845 = mul i24 %sext_ln70_219, i24 16777095"   --->   Operation 343 'mul' 'r_V_845' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_845, i32 10, i32 23"   --->   Operation 344 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln17_291 = sext i14 %mult_V_898" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 345 'sext' 'sext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_199, i32 10, i32 15"   --->   Operation 346 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i6 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 347 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln1273_178 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_199, i7 0"   --->   Operation 348 'bitconcatenate' 'shl_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i23 %shl_ln1273_178"   --->   Operation 349 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln1273_179 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_199, i3 0"   --->   Operation 350 'bitconcatenate' 'shl_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i19 %shl_ln1273_179"   --->   Operation 351 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.82ns)   --->   "%r_V_846 = sub i24 %sext_ln1273_245, i24 %sext_ln1273_244"   --->   Operation 352 'sub' 'r_V_846' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_846, i32 10, i32 23"   --->   Operation 353 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln17_292 = sext i14 %mult_V_900" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 354 'sext' 'sext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (1.94ns)   --->   "%r_V_847 = mul i22 %sext_ln70_220, i22 4194281"   --->   Operation 355 'mul' 'r_V_847' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_901 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_847, i32 10, i32 21"   --->   Operation 356 'partselect' 'mult_V_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln17_293 = sext i12 %mult_V_901" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'sext' 'sext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.82ns)   --->   "%r_V_848 = sub i23 %sext_ln1273_238, i23 %sext_ln1273_241"   --->   Operation 358 'sub' 'r_V_848' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_902 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_848, i32 10, i32 22"   --->   Operation 359 'partselect' 'mult_V_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln17_294 = sext i13 %mult_V_902" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 360 'sext' 'sext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i21 %tmp_s"   --->   Operation 361 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.82ns)   --->   "%r_V_849 = add i24 %sext_ln1273_244, i24 %sext_ln1273_246"   --->   Operation 362 'add' 'r_V_849' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_903 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_849, i32 10, i32 23"   --->   Operation 363 'partselect' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln17_295 = sext i14 %mult_V_903" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 364 'sext' 'sext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (1.94ns)   --->   "%r_V_850 = mul i23 %sext_ln70_215, i23 8388561"   --->   Operation 365 'mul' 'r_V_850' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_904 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_850, i32 10, i32 22"   --->   Operation 366 'partselect' 'mult_V_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln818_453 = sext i13 %mult_V_904"   --->   Operation 367 'sext' 'sext_ln818_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln70_221 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 368 'sext' 'sext_ln70_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln70_222 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 369 'sext' 'sext_ln70_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln70_223 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 370 'sext' 'sext_ln70_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln70_224 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 371 'sext' 'sext_ln70_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln70_225 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 372 'sext' 'sext_ln70_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln70_226 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 373 'sext' 'sext_ln70_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln70_227 = sext i16 %p_read_198" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 374 'sext' 'sext_ln70_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln1273_180 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_198, i2 0"   --->   Operation 375 'bitconcatenate' 'shl_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i18 %shl_ln1273_180"   --->   Operation 376 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.79ns)   --->   "%r_V_851 = sub i19 %sext_ln1273_247, i19 %sext_ln70_227"   --->   Operation 377 'sub' 'r_V_851' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_851, i32 10, i32 18"   --->   Operation 378 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln17_296 = sext i9 %mult_V_905" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 379 'sext' 'sext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (1.94ns)   --->   "%r_V_852 = mul i21 %sext_ln70_226, i21 2097141"   --->   Operation 380 'mul' 'r_V_852' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_852, i32 10, i32 20"   --->   Operation 381 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln17_297 = sext i11 %mult_V_906" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 382 'sext' 'sext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (1.94ns)   --->   "%r_V_853 = mul i26 %sext_ln70_225, i26 67108365"   --->   Operation 383 'mul' 'r_V_853' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_853, i32 10, i32 25"   --->   Operation 384 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.94ns)   --->   "%r_V_854 = mul i26 %sext_ln70_225, i26 67108583"   --->   Operation 385 'mul' 'r_V_854' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_854, i32 10, i32 25"   --->   Operation 386 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (1.94ns)   --->   "%r_V_855 = mul i24 %sext_ln70_224, i24 16777119"   --->   Operation 387 'mul' 'r_V_855' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_909 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_855, i32 10, i32 23"   --->   Operation 388 'partselect' 'mult_V_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln17_298 = sext i14 %mult_V_909" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 389 'sext' 'sext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.94ns)   --->   "%r_V_856 = mul i26 %sext_ln70_225, i26 346"   --->   Operation 390 'mul' 'r_V_856' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_856, i32 10, i32 25"   --->   Operation 391 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (1.94ns)   --->   "%r_V_857 = mul i26 %sext_ln70_225, i26 417"   --->   Operation 392 'mul' 'r_V_857' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_857, i32 10, i32 25"   --->   Operation 393 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.94ns)   --->   "%r_V_858 = mul i26 %sext_ln70_225, i26 67108590"   --->   Operation 394 'mul' 'r_V_858' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_912 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_858, i32 10, i32 25"   --->   Operation 395 'partselect' 'mult_V_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.94ns)   --->   "%r_V_859 = mul i26 %sext_ln70_225, i26 434"   --->   Operation 396 'mul' 'r_V_859' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_859, i32 10, i32 25"   --->   Operation 397 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.94ns)   --->   "%r_V_860 = mul i24 %sext_ln70_224, i24 75"   --->   Operation 398 'mul' 'r_V_860' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_914 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_860, i32 10, i32 23"   --->   Operation 399 'partselect' 'mult_V_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln17_299 = sext i14 %mult_V_914" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 400 'sext' 'sext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln1273_181 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_198, i6 0"   --->   Operation 401 'bitconcatenate' 'shl_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i22 %shl_ln1273_181"   --->   Operation 402 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1273_182 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_198, i4 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i20 %shl_ln1273_182"   --->   Operation 404 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.82ns)   --->   "%r_V_861 = add i23 %sext_ln1273_248, i23 %sext_ln1273_249"   --->   Operation 405 'add' 'r_V_861' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_915 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_861, i32 10, i32 22"   --->   Operation 406 'partselect' 'mult_V_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln818_454 = sext i13 %mult_V_915"   --->   Operation 407 'sext' 'sext_ln818_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (1.94ns)   --->   "%r_V_862 = mul i25 %sext_ln70_222, i25 217"   --->   Operation 408 'mul' 'r_V_862' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%mult_V_916 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_862, i32 10, i32 24"   --->   Operation 409 'partselect' 'mult_V_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln818_455 = sext i15 %mult_V_916"   --->   Operation 410 'sext' 'sext_ln818_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.78ns)   --->   "%r_V_863 = sub i17 0, i17 %sext_ln70_221"   --->   Operation 411 'sub' 'r_V_863' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_863, i32 10, i32 16"   --->   Operation 412 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln818_456 = sext i7 %mult_V_917"   --->   Operation 413 'sext' 'sext_ln818_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln17_300 = sext i7 %mult_V_917" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 414 'sext' 'sext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln17_301 = sext i7 %mult_V_917" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 415 'sext' 'sext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (1.94ns)   --->   "%r_V_864 = mul i25 %sext_ln70_222, i25 33554199"   --->   Operation 416 'mul' 'r_V_864' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_864, i32 10, i32 24"   --->   Operation 417 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln818_457 = sext i15 %mult_V_918"   --->   Operation 418 'sext' 'sext_ln818_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (1.94ns)   --->   "%r_V_865 = mul i22 %sext_ln70_223, i22 4194277"   --->   Operation 419 'mul' 'r_V_865' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_865, i32 10, i32 21"   --->   Operation 420 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln17_302 = sext i12 %mult_V_919" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 421 'sext' 'sext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.94ns)   --->   "%r_V_866 = mul i25 %sext_ln70_222, i25 33554243"   --->   Operation 422 'mul' 'r_V_866' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_866, i32 10, i32 24"   --->   Operation 423 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln818_458 = sext i15 %mult_V_920"   --->   Operation 424 'sext' 'sext_ln818_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.94ns)   --->   "%r_V_867 = mul i22 %sext_ln70_223, i22 4194279"   --->   Operation 425 'mul' 'r_V_867' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_867, i32 10, i32 21"   --->   Operation 426 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln17_303 = sext i12 %mult_V_921" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 427 'sext' 'sext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln17_304 = sext i12 %mult_V_921" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 428 'sext' 'sext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (1.94ns)   --->   "%r_V_868 = mul i25 %sext_ln70_222, i25 33554277"   --->   Operation 429 'mul' 'r_V_868' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_922 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_868, i32 10, i32 24"   --->   Operation 430 'partselect' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln818_459 = sext i15 %mult_V_922"   --->   Operation 431 'sext' 'sext_ln818_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.94ns)   --->   "%r_V_869 = mul i25 %sext_ln70_222, i25 148"   --->   Operation 432 'mul' 'r_V_869' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_923 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_869, i32 10, i32 24"   --->   Operation 433 'partselect' 'mult_V_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln818_460 = sext i15 %mult_V_923"   --->   Operation 434 'sext' 'sext_ln818_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (1.94ns)   --->   "%r_V_870 = mul i24 %sext_ln70_224, i24 87"   --->   Operation 435 'mul' 'r_V_870' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_924 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_870, i32 10, i32 23"   --->   Operation 436 'partselect' 'mult_V_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln17_305 = sext i14 %mult_V_924" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 437 'sext' 'sext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.79ns)   --->   "%r_V_871 = sub i19 0, i19 %sext_ln1273_247"   --->   Operation 438 'sub' 'r_V_871' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_871, i32 10, i32 18"   --->   Operation 439 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln17_306 = sext i9 %mult_V_925" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 440 'sext' 'sext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (1.94ns)   --->   "%r_V_872 = mul i26 %sext_ln70_225, i26 323"   --->   Operation 441 'mul' 'r_V_872' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_872, i32 10, i32 25"   --->   Operation 442 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.94ns)   --->   "%r_V_873 = mul i22 %sext_ln70_223, i22 4194282"   --->   Operation 443 'mul' 'r_V_873' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_873, i32 10, i32 21"   --->   Operation 444 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln17_307 = sext i12 %mult_V_927" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 445 'sext' 'sext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (1.94ns)   --->   "%r_V_874 = mul i26 %sext_ln70_225, i26 67108566"   --->   Operation 446 'mul' 'r_V_874' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_874, i32 10, i32 25"   --->   Operation 447 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (1.94ns)   --->   "%r_V_875 = mul i24 %sext_ln70_224, i24 111"   --->   Operation 448 'mul' 'r_V_875' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_875, i32 10, i32 23"   --->   Operation 449 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln17_308 = sext i14 %mult_V_929" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 450 'sext' 'sext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.94ns)   --->   "%r_V_876 = mul i26 %sext_ln70_225, i26 300"   --->   Operation 451 'mul' 'r_V_876' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%mult_V_930 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_876, i32 10, i32 25"   --->   Operation 452 'partselect' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln70_228 = sext i16 %p_read_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 453 'sext' 'sext_ln70_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln70_229 = sext i16 %p_read_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 454 'sext' 'sext_ln70_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln70_230 = sext i16 %p_read_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 455 'sext' 'sext_ln70_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln70_231 = sext i16 %p_read_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 456 'sext' 'sext_ln70_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln70_232 = sext i16 %p_read_197" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 457 'sext' 'sext_ln70_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (1.94ns)   --->   "%r_V_877 = mul i23 %sext_ln70_232, i23 49"   --->   Operation 458 'mul' 'r_V_877' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_931 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_877, i32 10, i32 22"   --->   Operation 459 'partselect' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln17_309 = sext i13 %mult_V_931" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 460 'sext' 'sext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (1.94ns)   --->   "%r_V_878 = mul i22 %sext_ln70_231, i22 4194285"   --->   Operation 461 'mul' 'r_V_878' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_878, i32 10, i32 21"   --->   Operation 462 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln17_310 = sext i12 %mult_V_932" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 463 'sext' 'sext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_197, i8 0"   --->   Operation 464 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i24 %shl_ln1273_183"   --->   Operation 465 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.83ns)   --->   "%r_V_879 = sub i25 0, i25 %sext_ln1273_250"   --->   Operation 466 'sub' 'r_V_879' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_933 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_879, i32 10, i32 24"   --->   Operation 467 'partselect' 'mult_V_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln818_461 = sext i15 %mult_V_933"   --->   Operation 468 'sext' 'sext_ln818_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (1.94ns)   --->   "%r_V_880 = mul i24 %sext_ln70_230, i24 113"   --->   Operation 469 'mul' 'r_V_880' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_934 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_880, i32 10, i32 23"   --->   Operation 470 'partselect' 'mult_V_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln17_311 = sext i14 %mult_V_934" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 471 'sext' 'sext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_197, i6 0"   --->   Operation 472 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i22 %tmp_1"   --->   Operation 473 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.82ns)   --->   "%r_V_881 = sub i23 %sext_ln70_232, i23 %sext_ln1273_251"   --->   Operation 474 'sub' 'r_V_881' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_935 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_881, i32 10, i32 22"   --->   Operation 475 'partselect' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln17_312 = sext i13 %mult_V_935" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 476 'sext' 'sext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_197, i5 0"   --->   Operation 477 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i21 %shl_ln1273_184"   --->   Operation 478 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.81ns)   --->   "%r_V_882 = sub i22 %sext_ln1273_252, i22 %sext_ln70_231"   --->   Operation 479 'sub' 'r_V_882' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_882, i32 10, i32 21"   --->   Operation 480 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln818_462 = sext i12 %mult_V_936"   --->   Operation 481 'sext' 'sext_ln818_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (1.94ns)   --->   "%r_V_883 = mul i23 %sext_ln70_232, i23 44"   --->   Operation 482 'mul' 'r_V_883' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%mult_V_937 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_883, i32 10, i32 22"   --->   Operation 483 'partselect' 'mult_V_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln818_463 = sext i13 %mult_V_937"   --->   Operation 484 'sext' 'sext_ln818_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i22 %tmp_1"   --->   Operation 485 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_197, i3 0"   --->   Operation 486 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i19 %shl_ln1273_185"   --->   Operation 487 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i19 %shl_ln1273_185"   --->   Operation 488 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.82ns)   --->   "%r_V_884 = sub i23 %sext_ln1273_251, i23 %sext_ln1273_255"   --->   Operation 489 'sub' 'r_V_884' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_884, i32 10, i32 22"   --->   Operation 490 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln818_464 = sext i13 %mult_V_938"   --->   Operation 491 'sext' 'sext_ln818_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (1.94ns)   --->   "%r_V_885 = mul i24 %sext_ln70_230, i24 16777147"   --->   Operation 492 'mul' 'r_V_885' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%mult_V_939 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_885, i32 10, i32 23"   --->   Operation 493 'partselect' 'mult_V_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln818_465 = sext i14 %mult_V_939"   --->   Operation 494 'sext' 'sext_ln818_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (1.94ns)   --->   "%r_V_886 = mul i22 %sext_ln70_231, i22 22"   --->   Operation 495 'mul' 'r_V_886' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_940 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_886, i32 10, i32 21"   --->   Operation 496 'partselect' 'mult_V_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln818_466 = sext i12 %mult_V_940"   --->   Operation 497 'sext' 'sext_ln818_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (1.94ns)   --->   "%r_V_887 = mul i23 %sext_ln70_232, i23 8388569"   --->   Operation 498 'mul' 'r_V_887' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_941 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_887, i32 10, i32 22"   --->   Operation 499 'partselect' 'mult_V_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln17_313 = sext i13 %mult_V_941" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 500 'sext' 'sext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.83ns)   --->   "%r_V_888 = sub i25 %sext_ln1273_253, i25 %sext_ln1273_250"   --->   Operation 501 'sub' 'r_V_888' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%mult_V_942 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_888, i32 10, i32 24"   --->   Operation 502 'partselect' 'mult_V_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln818_467 = sext i15 %mult_V_942"   --->   Operation 503 'sext' 'sext_ln818_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (1.94ns)   --->   "%r_V_889 = mul i25 %sext_ln70_229, i25 193"   --->   Operation 504 'mul' 'r_V_889' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_943 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_889, i32 10, i32 24"   --->   Operation 505 'partselect' 'mult_V_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln818_468 = sext i15 %mult_V_943"   --->   Operation 506 'sext' 'sext_ln818_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_204 = sub i23 0, i23 %sext_ln1273_251"   --->   Operation 507 'sub' 'sub_ln1273_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_197, i1 0"   --->   Operation 508 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i17 %shl_ln1273_186"   --->   Operation 509 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i17 %shl_ln1273_186"   --->   Operation 510 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_890 = sub i23 %sub_ln1273_204, i23 %sext_ln1273_257"   --->   Operation 511 'sub' 'r_V_890' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_890, i32 10, i32 22"   --->   Operation 512 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln17_314 = sext i13 %mult_V_944" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 513 'sext' 'sext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_197, i2 0"   --->   Operation 514 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i18 %shl_ln1273_187"   --->   Operation 515 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.81ns)   --->   "%r_V_891 = sub i22 %sext_ln1273_252, i22 %sext_ln1273_258"   --->   Operation 516 'sub' 'r_V_891' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_891, i32 10, i32 21"   --->   Operation 517 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln17_315 = sext i12 %mult_V_945" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 518 'sext' 'sext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.80ns)   --->   "%r_V_892 = sub i20 0, i20 %sext_ln1273_254"   --->   Operation 519 'sub' 'r_V_892' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_892, i32 10, i32 19"   --->   Operation 520 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln818_469 = sext i10 %mult_V_946"   --->   Operation 521 'sext' 'sext_ln818_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.94ns)   --->   "%r_V_893 = mul i24 %sext_ln70_230, i24 16777114"   --->   Operation 522 'mul' 'r_V_893' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_893, i32 10, i32 23"   --->   Operation 523 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln818_470 = sext i14 %mult_V_947"   --->   Operation 524 'sext' 'sext_ln818_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.94ns)   --->   "%r_V_894 = mul i25 %sext_ln70_229, i25 177"   --->   Operation 525 'mul' 'r_V_894' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_894, i32 10, i32 24"   --->   Operation 526 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln818_471 = sext i15 %mult_V_948"   --->   Operation 527 'sext' 'sext_ln818_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (1.94ns)   --->   "%r_V_895 = mul i24 %sext_ln70_230, i24 67"   --->   Operation 528 'mul' 'r_V_895' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%mult_V_949 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_895, i32 10, i32 23"   --->   Operation 529 'partselect' 'mult_V_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln818_472 = sext i14 %mult_V_949"   --->   Operation 530 'sext' 'sext_ln818_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.94ns)   --->   "%r_V_896 = mul i23 %sext_ln70_232, i23 8388570"   --->   Operation 531 'mul' 'r_V_896' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_950 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_896, i32 10, i32 22"   --->   Operation 532 'partselect' 'mult_V_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln17_316 = sext i13 %mult_V_950" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 533 'sext' 'sext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.78ns)   --->   "%r_V_897 = sub i17 0, i17 %sext_ln70_228"   --->   Operation 534 'sub' 'r_V_897' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_897, i32 10, i32 16"   --->   Operation 535 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln17_317 = sext i7 %mult_V_951" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 536 'sext' 'sext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln17_318 = sext i7 %mult_V_951" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 537 'sext' 'sext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (1.94ns)   --->   "%r_V_898 = mul i25 %sext_ln70_229, i25 161"   --->   Operation 538 'mul' 'r_V_898' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_898, i32 10, i32 24"   --->   Operation 539 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln818_473 = sext i15 %mult_V_952"   --->   Operation 540 'sext' 'sext_ln818_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.94ns)   --->   "%r_V_899 = mul i25 %sext_ln70_229, i25 33554275"   --->   Operation 541 'mul' 'r_V_899' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_899, i32 10, i32 24"   --->   Operation 542 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln818_474 = sext i15 %mult_V_953"   --->   Operation 543 'sext' 'sext_ln818_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (1.94ns)   --->   "%r_V_900 = mul i25 %sext_ln70_229, i25 141"   --->   Operation 544 'mul' 'r_V_900' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_900, i32 10, i32 24"   --->   Operation 545 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_475 = sext i15 %mult_V_954"   --->   Operation 546 'sext' 'sext_ln818_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (1.94ns)   --->   "%r_V_901 = mul i25 %sext_ln70_229, i25 33554243"   --->   Operation 547 'mul' 'r_V_901' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_901, i32 10, i32 24"   --->   Operation 548 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln818_476 = sext i15 %mult_V_955"   --->   Operation 549 'sext' 'sext_ln818_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_197, i4 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i20 %shl_ln1273_188"   --->   Operation 551 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i20 %shl_ln1273_188"   --->   Operation 552 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_209 = sub i21 0, i21 %sext_ln1273_260"   --->   Operation 553 'sub' 'sub_ln1273_209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 554 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_902 = sub i21 %sub_ln1273_209, i21 %sext_ln1273_256"   --->   Operation 554 'sub' 'r_V_902' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%mult_V_956 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_902, i32 10, i32 20"   --->   Operation 555 'partselect' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln17_319 = sext i11 %mult_V_956" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 556 'sext' 'sext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (1.94ns)   --->   "%r_V_903 = mul i25 %sext_ln70_229, i25 197"   --->   Operation 557 'mul' 'r_V_903' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_957 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_903, i32 10, i32 24"   --->   Operation 558 'partselect' 'mult_V_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln818_477 = sext i15 %mult_V_957"   --->   Operation 559 'sext' 'sext_ln818_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (1.94ns)   --->   "%r_V_904 = mul i24 %sext_ln70_230, i24 16777098"   --->   Operation 560 'mul' 'r_V_904' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%mult_V_958 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_904, i32 10, i32 23"   --->   Operation 561 'partselect' 'mult_V_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln17_320 = sext i14 %mult_V_958" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 562 'sext' 'sext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_197, i7 0"   --->   Operation 563 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i23 %shl_ln1273_189"   --->   Operation 564 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.82ns)   --->   "%r_V_905 = add i24 %sext_ln1273_261, i24 %sext_ln1273_259"   --->   Operation 565 'add' 'r_V_905' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_905, i32 10, i32 23"   --->   Operation 566 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln17_321 = sext i14 %mult_V_959" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 567 'sext' 'sext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln70_233 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 568 'sext' 'sext_ln70_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln70_234 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 569 'sext' 'sext_ln70_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln70_235 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 570 'sext' 'sext_ln70_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln70_236 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 571 'sext' 'sext_ln70_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln70_237 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 572 'sext' 'sext_ln70_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln70_238 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 573 'sext' 'sext_ln70_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln70_239 = sext i16 %p_read_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 574 'sext' 'sext_ln70_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_196, i7 0"   --->   Operation 575 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i23 %shl_ln1273_190"   --->   Operation 576 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_211 = sub i24 0, i24 %sext_ln1273_262"   --->   Operation 577 'sub' 'sub_ln1273_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_906 = sub i24 %sub_ln1273_211, i24 %sext_ln70_238"   --->   Operation 578 'sub' 'r_V_906' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_906, i32 10, i32 23"   --->   Operation 579 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln17_322 = sext i14 %mult_V_960" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 580 'sext' 'sext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (1.94ns)   --->   "%r_V_907 = mul i25 %sext_ln70_237, i25 249"   --->   Operation 581 'mul' 'r_V_907' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_961 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_907, i32 10, i32 24"   --->   Operation 582 'partselect' 'mult_V_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln818_478 = sext i15 %mult_V_961"   --->   Operation 583 'sext' 'sext_ln818_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (1.94ns)   --->   "%r_V_908 = mul i23 %sext_ln70_239, i23 8388550"   --->   Operation 584 'mul' 'r_V_908' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_908, i32 10, i32 22"   --->   Operation 585 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln818_479 = sext i13 %mult_V_962"   --->   Operation 586 'sext' 'sext_ln818_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (1.94ns)   --->   "%r_V_909 = mul i23 %sext_ln70_239, i23 8388558"   --->   Operation 587 'mul' 'r_V_909' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_909, i32 10, i32 22"   --->   Operation 588 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln17_323 = sext i13 %mult_V_963" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 589 'sext' 'sext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.94ns)   --->   "%r_V_910 = mul i22 %sext_ln70_236, i22 4194285"   --->   Operation 590 'mul' 'r_V_910' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_910, i32 10, i32 21"   --->   Operation 591 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln818_480 = sext i12 %mult_V_964"   --->   Operation 592 'sext' 'sext_ln818_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.78ns)   --->   "%r_V_911 = sub i17 0, i17 %sext_ln70_235"   --->   Operation 593 'sub' 'r_V_911' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_911, i32 10, i32 16"   --->   Operation 594 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln818_481 = sext i7 %mult_V_965"   --->   Operation 595 'sext' 'sext_ln818_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (1.94ns)   --->   "%r_V_912 = mul i25 %sext_ln70_237, i25 180"   --->   Operation 596 'mul' 'r_V_912' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_912, i32 10, i32 24"   --->   Operation 597 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln818_482 = sext i15 %mult_V_966"   --->   Operation 598 'sext' 'sext_ln818_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (1.94ns)   --->   "%r_V_913 = mul i24 %sext_ln70_238, i24 118"   --->   Operation 599 'mul' 'r_V_913' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_913, i32 10, i32 23"   --->   Operation 600 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln818_483 = sext i14 %mult_V_967"   --->   Operation 601 'sext' 'sext_ln818_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (1.94ns)   --->   "%r_V_914 = mul i25 %sext_ln70_237, i25 173"   --->   Operation 602 'mul' 'r_V_914' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%mult_V_968 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_914, i32 10, i32 24"   --->   Operation 603 'partselect' 'mult_V_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln818_484 = sext i15 %mult_V_968"   --->   Operation 604 'sext' 'sext_ln818_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_196, i6 0"   --->   Operation 605 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i22 %shl_ln1273_191"   --->   Operation 606 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.82ns)   --->   "%r_V_915 = sub i23 %sext_ln1273_263, i23 %sext_ln70_239"   --->   Operation 607 'sub' 'r_V_915' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_915, i32 10, i32 22"   --->   Operation 608 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln17_324 = sext i13 %mult_V_969" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 609 'sext' 'sext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (1.94ns)   --->   "%r_V_916 = mul i25 %sext_ln70_237, i25 33554281"   --->   Operation 610 'mul' 'r_V_916' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_916, i32 10, i32 24"   --->   Operation 611 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln818_485 = sext i15 %mult_V_970"   --->   Operation 612 'sext' 'sext_ln818_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_196, i4 0"   --->   Operation 613 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i20 %shl_ln1273_192"   --->   Operation 614 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.80ns)   --->   "%r_V_917 = add i21 %sext_ln1273_264, i21 %sext_ln70_234"   --->   Operation 615 'add' 'r_V_917' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_917, i32 10, i32 20"   --->   Operation 616 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln17_325 = sext i11 %mult_V_971" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'sext' 'sext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln70_233, i26 67108315"   --->   Operation 618 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 619 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (1.94ns)   --->   "%r_V_918 = mul i26 %sext_ln70_233, i26 273"   --->   Operation 620 'mul' 'r_V_918' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%mult_V_973 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_918, i32 10, i32 25"   --->   Operation 621 'partselect' 'mult_V_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_196, i5 0"   --->   Operation 622 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i21 %shl_ln1273_193"   --->   Operation 623 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_196, i2 0"   --->   Operation 624 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i18 %shl_ln1273_194"   --->   Operation 625 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.81ns)   --->   "%r_V_919 = sub i22 %sext_ln1273_265, i22 %sext_ln1273_266"   --->   Operation 626 'sub' 'r_V_919' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_919, i32 10, i32 21"   --->   Operation 627 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln818_486 = sext i12 %mult_V_974"   --->   Operation 628 'sext' 'sext_ln818_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (1.94ns)   --->   "%r_V_920 = mul i25 %sext_ln70_237, i25 33554277"   --->   Operation 629 'mul' 'r_V_920' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_975 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_920, i32 10, i32 24"   --->   Operation 630 'partselect' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln818_487 = sext i15 %mult_V_975"   --->   Operation 631 'sext' 'sext_ln818_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (1.94ns)   --->   "%r_V_921 = mul i25 %sext_ln70_237, i25 172"   --->   Operation 632 'mul' 'r_V_921' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_921, i32 10, i32 24"   --->   Operation 633 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln818_488 = sext i15 %mult_V_976"   --->   Operation 634 'sext' 'sext_ln818_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (1.94ns)   --->   "%r_V_922 = mul i26 %sext_ln70_233, i26 67108503"   --->   Operation 635 'mul' 'r_V_922' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_922, i32 10, i32 25"   --->   Operation 636 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.94ns)   --->   "%r_V_923 = mul i24 %sext_ln70_238, i24 116"   --->   Operation 637 'mul' 'r_V_923' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_978 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_923, i32 10, i32 23"   --->   Operation 638 'partselect' 'mult_V_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln17_326 = sext i14 %mult_V_978" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 639 'sext' 'sext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (1.94ns)   --->   "%r_V_924 = mul i22 %sext_ln70_236, i22 26"   --->   Operation 640 'mul' 'r_V_924' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_924, i32 10, i32 21"   --->   Operation 641 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln818_489 = sext i12 %mult_V_979"   --->   Operation 642 'sext' 'sext_ln818_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.94ns)   --->   "%r_V_925 = mul i24 %sext_ln70_238, i24 93"   --->   Operation 643 'mul' 'r_V_925' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%mult_V_980 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_925, i32 10, i32 23"   --->   Operation 644 'partselect' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln17_327 = sext i14 %mult_V_980" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 645 'sext' 'sext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (1.94ns)   --->   "%r_V_926 = mul i26 %sext_ln70_233, i26 67108476"   --->   Operation 646 'mul' 'r_V_926' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_926, i32 10, i32 25"   --->   Operation 647 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.94ns)   --->   "%r_V_927 = mul i25 %sext_ln70_237, i25 181"   --->   Operation 648 'mul' 'r_V_927' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_927, i32 10, i32 24"   --->   Operation 649 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818_490 = sext i15 %mult_V_982"   --->   Operation 650 'sext' 'sext_ln818_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (1.94ns)   --->   "%r_V_928 = mul i24 %sext_ln70_238, i24 107"   --->   Operation 651 'mul' 'r_V_928' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_983 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_928, i32 10, i32 23"   --->   Operation 652 'partselect' 'mult_V_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln818_491 = sext i14 %mult_V_983"   --->   Operation 653 'sext' 'sext_ln818_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.94ns)   --->   "%r_V_929 = mul i25 %sext_ln70_237, i25 247"   --->   Operation 654 'mul' 'r_V_929' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_984 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_929, i32 10, i32 24"   --->   Operation 655 'partselect' 'mult_V_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln818_492 = sext i15 %mult_V_984"   --->   Operation 656 'sext' 'sext_ln818_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln70_240 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 657 'sext' 'sext_ln70_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln70_241 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 658 'sext' 'sext_ln70_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln70_242 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 659 'sext' 'sext_ln70_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln70_243 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 660 'sext' 'sext_ln70_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln70_244 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 661 'sext' 'sext_ln70_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln70_245 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 662 'sext' 'sext_ln70_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln70_246 = sext i16 %p_read_195" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 663 'sext' 'sext_ln70_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_195, i7 0"   --->   Operation 664 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i23 %shl_ln1273_195"   --->   Operation 665 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_195, i3 0"   --->   Operation 666 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i19 %shl_ln1273_196"   --->   Operation 667 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i19 %shl_ln1273_196"   --->   Operation 668 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.82ns)   --->   "%r_V_930 = sub i24 %sext_ln1273_269, i24 %sext_ln1273_267"   --->   Operation 669 'sub' 'r_V_930' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_930, i32 10, i32 23"   --->   Operation 670 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln17_328 = sext i14 %mult_V_985" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 671 'sext' 'sext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (1.94ns)   --->   "%r_V_931 = mul i24 %sext_ln70_244, i24 113"   --->   Operation 672 'mul' 'r_V_931' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_931, i32 10, i32 23"   --->   Operation 673 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln818_493 = sext i14 %mult_V_986"   --->   Operation 674 'sext' 'sext_ln818_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_195, i2 0"   --->   Operation 675 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i18 %tmp_2"   --->   Operation 676 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.79ns)   --->   "%r_V_932 = sub i19 %sext_ln70_245, i19 %sext_ln1273_270"   --->   Operation 677 'sub' 'r_V_932' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%mult_V_987 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_932, i32 10, i32 18"   --->   Operation 678 'partselect' 'mult_V_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln17_329 = sext i9 %mult_V_987" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 679 'sext' 'sext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (1.94ns)   --->   "%r_V_933 = mul i26 %sext_ln70_243, i26 67108488"   --->   Operation 680 'mul' 'r_V_933' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_933, i32 10, i32 25"   --->   Operation 681 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (1.94ns)   --->   "%r_V_934 = mul i25 %sext_ln70_242, i25 33554290"   --->   Operation 682 'mul' 'r_V_934' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%mult_V_989 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_934, i32 10, i32 24"   --->   Operation 683 'partselect' 'mult_V_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln818_494 = sext i15 %mult_V_989"   --->   Operation 684 'sext' 'sext_ln818_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (1.94ns)   --->   "%r_V_935 = mul i25 %sext_ln70_242, i25 163"   --->   Operation 685 'mul' 'r_V_935' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_935, i32 10, i32 24"   --->   Operation 686 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln818_495 = sext i15 %mult_V_990"   --->   Operation 687 'sext' 'sext_ln818_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (1.94ns)   --->   "%r_V_936 = mul i25 %sext_ln70_242, i25 186"   --->   Operation 688 'mul' 'r_V_936' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%mult_V_991 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_936, i32 10, i32 24"   --->   Operation 689 'partselect' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln818_496 = sext i15 %mult_V_991"   --->   Operation 690 'sext' 'sext_ln818_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (1.94ns)   --->   "%r_V_937 = mul i25 %sext_ln70_242, i25 183"   --->   Operation 691 'mul' 'r_V_937' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_937, i32 10, i32 24"   --->   Operation 692 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln818_497 = sext i15 %mult_V_992"   --->   Operation 693 'sext' 'sext_ln818_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (1.94ns)   --->   "%r_V_938 = mul i24 %sext_ln70_244, i24 16777095"   --->   Operation 694 'mul' 'r_V_938' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_938, i32 10, i32 23"   --->   Operation 695 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln818_498 = sext i14 %mult_V_993"   --->   Operation 696 'sext' 'sext_ln818_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_217 = sub i19 0, i19 %sext_ln1273_270"   --->   Operation 697 'sub' 'sub_ln1273_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 698 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_939 = sub i19 %sub_ln1273_217, i19 %sext_ln70_245"   --->   Operation 698 'sub' 'r_V_939' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_939, i32 10, i32 18"   --->   Operation 699 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_330 = sext i9 %mult_V_994" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (1.94ns)   --->   "%r_V_940 = mul i24 %sext_ln70_244, i24 16777101"   --->   Operation 701 'mul' 'r_V_940' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_940, i32 10, i32 23"   --->   Operation 702 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln818_499 = sext i14 %mult_V_995"   --->   Operation 703 'sext' 'sext_ln818_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (1.94ns)   --->   "%r_V_941 = mul i23 %sext_ln70_246, i23 8388569"   --->   Operation 704 'mul' 'r_V_941' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_996 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_941, i32 10, i32 22"   --->   Operation 705 'partselect' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln17_331 = sext i13 %mult_V_996" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 706 'sext' 'sext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (1.94ns)   --->   "%r_V_942 = mul i25 %sext_ln70_242, i25 33554292"   --->   Operation 707 'mul' 'r_V_942' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%mult_V_997 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_942, i32 10, i32 24"   --->   Operation 708 'partselect' 'mult_V_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln818_500 = sext i15 %mult_V_997"   --->   Operation 709 'sext' 'sext_ln818_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (1.94ns)   --->   "%mul_ln1270_42 = mul i26 %sext_ln70_243, i26 67108346"   --->   Operation 710 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_998 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_42, i32 10, i32 25"   --->   Operation 711 'partselect' 'mult_V_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (1.94ns)   --->   "%r_V_943 = mul i22 %sext_ln70_241, i22 4194281"   --->   Operation 712 'mul' 'r_V_943' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%mult_V_999 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_943, i32 10, i32 21"   --->   Operation 713 'partselect' 'mult_V_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln818_501 = sext i12 %mult_V_999"   --->   Operation 714 'sext' 'sext_ln818_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (1.94ns)   --->   "%r_V_944 = mul i25 %sext_ln70_242, i25 213"   --->   Operation 715 'mul' 'r_V_944' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_944, i32 10, i32 24"   --->   Operation 716 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln818_502 = sext i15 %mult_V_1000"   --->   Operation 717 'sext' 'sext_ln818_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (1.94ns)   --->   "%r_V_945 = mul i23 %sext_ln70_246, i23 51"   --->   Operation 718 'mul' 'r_V_945' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_1001 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_945, i32 10, i32 22"   --->   Operation 719 'partselect' 'mult_V_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln818_503 = sext i13 %mult_V_1001"   --->   Operation 720 'sext' 'sext_ln818_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (1.94ns)   --->   "%r_V_946 = mul i24 %sext_ln70_244, i24 118"   --->   Operation 721 'mul' 'r_V_946' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%mult_V_1002 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_946, i32 10, i32 23"   --->   Operation 722 'partselect' 'mult_V_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln818_504 = sext i14 %mult_V_1002"   --->   Operation 723 'sext' 'sext_ln818_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (1.94ns)   --->   "%r_V_947 = mul i24 %sext_ln70_244, i24 16777131"   --->   Operation 724 'mul' 'r_V_947' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_1003 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_947, i32 10, i32 23"   --->   Operation 725 'partselect' 'mult_V_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln818_505 = sext i14 %mult_V_1003"   --->   Operation 726 'sext' 'sext_ln818_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_195, i4 0"   --->   Operation 727 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i20 %shl_ln1273_197"   --->   Operation 728 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_219 = sub i21 0, i21 %sext_ln1273_271"   --->   Operation 729 'sub' 'sub_ln1273_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_948 = sub i21 %sub_ln1273_219, i21 %sext_ln70_240"   --->   Operation 730 'sub' 'r_V_948' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_1004 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_948, i32 10, i32 20"   --->   Operation 731 'partselect' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_332 = sext i11 %mult_V_1004" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (1.94ns)   --->   "%r_V_949 = mul i22 %sext_ln70_241, i22 19"   --->   Operation 733 'mul' 'r_V_949' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_949, i32 10, i32 21"   --->   Operation 734 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_333 = sext i12 %mult_V_1005" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'sext' 'sext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.94ns)   --->   "%r_V_950 = mul i25 %sext_ln70_242, i25 33554297"   --->   Operation 736 'mul' 'r_V_950' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%mult_V_1006 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_950, i32 10, i32 24"   --->   Operation 737 'partselect' 'mult_V_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln818_506 = sext i15 %mult_V_1006"   --->   Operation 738 'sext' 'sext_ln818_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_195, i1 0"   --->   Operation 739 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i17 %shl_ln1273_198"   --->   Operation 740 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.82ns)   --->   "%r_V_951 = add i24 %sext_ln1273_267, i24 %sext_ln1273_272"   --->   Operation 741 'add' 'r_V_951' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_1007 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_951, i32 10, i32 23"   --->   Operation 742 'partselect' 'mult_V_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln17_334 = sext i14 %mult_V_1007" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 743 'sext' 'sext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_195, i6 0"   --->   Operation 744 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i22 %shl_ln1273_199"   --->   Operation 745 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.82ns)   --->   "%r_V_952 = sub i23 %sext_ln1273_268, i23 %sext_ln1273_273"   --->   Operation 746 'sub' 'r_V_952' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%mult_V_1008 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_952, i32 10, i32 22"   --->   Operation 747 'partselect' 'mult_V_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln818_507 = sext i13 %mult_V_1008"   --->   Operation 748 'sext' 'sext_ln818_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_195, i5 0"   --->   Operation 749 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i21 %shl_ln1273_200"   --->   Operation 750 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.82ns)   --->   "%r_V_953 = add i24 %sext_ln1273_267, i24 %sext_ln1273_274"   --->   Operation 751 'add' 'r_V_953' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%mult_V_1009 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_953, i32 10, i32 23"   --->   Operation 752 'partselect' 'mult_V_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (1.94ns)   --->   "%r_V_954 = mul i26 %sext_ln70_243, i26 67108553"   --->   Operation 753 'mul' 'r_V_954' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_954, i32 10, i32 25"   --->   Operation 754 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (1.94ns)   --->   "%r_V_955 = mul i23 %sext_ln70_246, i23 54"   --->   Operation 755 'mul' 'r_V_955' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%mult_V_1011 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_955, i32 10, i32 22"   --->   Operation 756 'partselect' 'mult_V_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln818_509 = sext i13 %mult_V_1011"   --->   Operation 757 'sext' 'sext_ln818_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (1.94ns)   --->   "%r_V_956 = mul i25 %sext_ln70_242, i25 167"   --->   Operation 758 'mul' 'r_V_956' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_956, i32 10, i32 24"   --->   Operation 759 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln818_510 = sext i15 %mult_V_1012"   --->   Operation 760 'sext' 'sext_ln818_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i21 %shl_ln1273_200"   --->   Operation 761 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.81ns)   --->   "%r_V_957 = sub i22 %sext_ln70_241, i22 %sext_ln1273_275"   --->   Operation 762 'sub' 'r_V_957' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_957, i32 10, i32 21"   --->   Operation 763 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln17_335 = sext i12 %mult_V_1013" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 764 'sext' 'sext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.94ns)   --->   "%mul_ln1270_43 = mul i26 %sext_ln70_243, i26 67108231"   --->   Operation 765 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_43, i32 10, i32 25"   --->   Operation 766 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.94ns)   --->   "%r_V_958 = mul i25 %sext_ln70_242, i25 166"   --->   Operation 767 'mul' 'r_V_958' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_958, i32 10, i32 24"   --->   Operation 768 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln818_511 = sext i15 %mult_V_1015"   --->   Operation 769 'sext' 'sext_ln818_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln70_247 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 770 'sext' 'sext_ln70_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln70_248 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 771 'sext' 'sext_ln70_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln70_249 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 772 'sext' 'sext_ln70_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln70_250 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 773 'sext' 'sext_ln70_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln70_251 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 774 'sext' 'sext_ln70_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln70_252 = sext i16 %p_read_194" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 775 'sext' 'sext_ln70_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (1.94ns)   --->   "%r_V_959 = mul i24 %sext_ln70_252, i24 16777111"   --->   Operation 776 'mul' 'r_V_959' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_959, i32 10, i32 23"   --->   Operation 777 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (1.94ns)   --->   "%r_V_960 = mul i25 %sext_ln70_251, i25 253"   --->   Operation 778 'mul' 'r_V_960' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%mult_V_1017 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_960, i32 10, i32 24"   --->   Operation 779 'partselect' 'mult_V_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln818_513 = sext i15 %mult_V_1017"   --->   Operation 780 'sext' 'sext_ln818_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_194, i7 0"   --->   Operation 781 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i23 %shl_ln1273_201"   --->   Operation 782 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_194, i1 0"   --->   Operation 783 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i17 %shl_ln1273_202"   --->   Operation 784 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i17 %shl_ln1273_202"   --->   Operation 785 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.82ns)   --->   "%r_V_961 = sub i24 %sext_ln1273_278, i24 %sext_ln1273_276"   --->   Operation 786 'sub' 'r_V_961' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%mult_V_1018 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_961, i32 10, i32 23"   --->   Operation 787 'partselect' 'mult_V_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln17_336 = sext i14 %mult_V_1018" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 788 'sext' 'sext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (1.94ns)   --->   "%r_V_962 = mul i24 %sext_ln70_252, i24 16777102"   --->   Operation 789 'mul' 'r_V_962' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_962, i32 10, i32 23"   --->   Operation 790 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln818_514 = sext i14 %mult_V_1019"   --->   Operation 791 'sext' 'sext_ln818_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.78ns)   --->   "%r_V_963 = sub i17 0, i17 %sext_ln70_249"   --->   Operation 792 'sub' 'r_V_963' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_963, i32 10, i32 16"   --->   Operation 793 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln818_515 = sext i7 %mult_V_1020"   --->   Operation 794 'sext' 'sext_ln818_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln17_337 = sext i7 %mult_V_1020" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 795 'sext' 'sext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%mult_V_1021 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_194, i32 10, i32 15"   --->   Operation 796 'partselect' 'mult_V_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i6 %mult_V_1021" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 797 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (1.94ns)   --->   "%r_V_964 = mul i25 %sext_ln70_251, i25 33554289"   --->   Operation 798 'mul' 'r_V_964' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_964, i32 10, i32 24"   --->   Operation 799 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln818_516 = sext i15 %mult_V_1022"   --->   Operation 800 'sext' 'sext_ln818_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_194, i5 0"   --->   Operation 801 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i21 %shl_ln1273_203"   --->   Operation 802 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_224 = sub i22 0, i22 %sext_ln1273_279"   --->   Operation 803 'sub' 'sub_ln1273_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_194, i2 0"   --->   Operation 804 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i18 %shl_ln1273_204"   --->   Operation 805 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i18 %shl_ln1273_204"   --->   Operation 806 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_965 = sub i22 %sub_ln1273_224, i22 %sext_ln1273_281"   --->   Operation 807 'sub' 'r_V_965' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%mult_V_1023 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_965, i32 10, i32 21"   --->   Operation 808 'partselect' 'mult_V_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln818_517 = sext i12 %mult_V_1023"   --->   Operation 809 'sext' 'sext_ln818_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.79ns)   --->   "%r_V_966 = sub i18 0, i18 %sext_ln1273_277"   --->   Operation 810 'sub' 'r_V_966' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_966, i32 10, i32 17"   --->   Operation 811 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln17_338 = sext i8 %mult_V_1024" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 812 'sext' 'sext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (1.94ns)   --->   "%r_V_967 = mul i23 %sext_ln70_250, i23 8388571"   --->   Operation 813 'mul' 'r_V_967' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_967, i32 10, i32 22"   --->   Operation 814 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln17_339 = sext i13 %mult_V_1025" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 815 'sext' 'sext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (1.94ns)   --->   "%r_V_968 = mul i24 %sext_ln70_252, i24 16777143"   --->   Operation 816 'mul' 'r_V_968' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_968, i32 10, i32 23"   --->   Operation 817 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln17_340 = sext i14 %mult_V_1026" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 818 'sext' 'sext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (1.94ns)   --->   "%r_V_969 = mul i23 %sext_ln70_250, i23 51"   --->   Operation 819 'mul' 'r_V_969' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_969, i32 10, i32 22"   --->   Operation 820 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (1.94ns)   --->   "%r_V_970 = mul i23 %sext_ln70_250, i23 8388551"   --->   Operation 821 'mul' 'r_V_970' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_970, i32 10, i32 22"   --->   Operation 822 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln818_520 = sext i13 %mult_V_1028"   --->   Operation 823 'sext' 'sext_ln818_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (1.94ns)   --->   "%r_V_971 = mul i24 %sext_ln70_252, i24 16777126"   --->   Operation 824 'mul' 'r_V_971' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_971, i32 10, i32 23"   --->   Operation 825 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln818_521 = sext i14 %mult_V_1029"   --->   Operation 826 'sext' 'sext_ln818_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_227 = sub i19 0, i19 %sext_ln1273_280"   --->   Operation 827 'sub' 'sub_ln1273_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 828 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_972 = sub i19 %sub_ln1273_227, i19 %sext_ln70_247"   --->   Operation 828 'sub' 'r_V_972' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_972, i32 10, i32 18"   --->   Operation 829 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln17_341 = sext i9 %mult_V_1030" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 830 'sext' 'sext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (1.94ns)   --->   "%r_V_973 = mul i25 %sext_ln70_251, i25 226"   --->   Operation 831 'mul' 'r_V_973' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_973, i32 10, i32 24"   --->   Operation 832 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln818_522 = sext i15 %mult_V_1031"   --->   Operation 833 'sext' 'sext_ln818_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (1.94ns)   --->   "%r_V_974 = mul i25 %sext_ln70_251, i25 163"   --->   Operation 834 'mul' 'r_V_974' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_974, i32 10, i32 24"   --->   Operation 835 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln818_523 = sext i15 %mult_V_1032"   --->   Operation 836 'sext' 'sext_ln818_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (1.94ns)   --->   "%r_V_975 = mul i21 %sext_ln70_248, i21 11"   --->   Operation 837 'mul' 'r_V_975' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_975, i32 10, i32 20"   --->   Operation 838 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln818_524 = sext i11 %mult_V_1033"   --->   Operation 839 'sext' 'sext_ln818_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_1034 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_194, i32 8, i32 15"   --->   Operation 840 'partselect' 'mult_V_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i8 %mult_V_1034" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 841 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (1.94ns)   --->   "%r_V_976 = mul i25 %sext_ln70_251, i25 168"   --->   Operation 842 'mul' 'r_V_976' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_976, i32 10, i32 24"   --->   Operation 843 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln818_525 = sext i15 %mult_V_1035"   --->   Operation 844 'sext' 'sext_ln818_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (1.94ns)   --->   "%r_V_977 = mul i25 %sext_ln70_251, i25 139"   --->   Operation 845 'mul' 'r_V_977' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_977, i32 10, i32 24"   --->   Operation 846 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln818_526 = sext i15 %mult_V_1036"   --->   Operation 847 'sext' 'sext_ln818_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (1.94ns)   --->   "%r_V_978 = mul i23 %sext_ln70_250, i23 8388570"   --->   Operation 848 'mul' 'r_V_978' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_978, i32 10, i32 22"   --->   Operation 849 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln818_527 = sext i13 %mult_V_1037"   --->   Operation 850 'sext' 'sext_ln818_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (1.94ns)   --->   "%r_V_979 = mul i25 %sext_ln70_251, i25 138"   --->   Operation 851 'mul' 'r_V_979' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_979, i32 10, i32 24"   --->   Operation 852 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln818_528 = sext i15 %mult_V_1038"   --->   Operation 853 'sext' 'sext_ln818_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (1.94ns)   --->   "%r_V_980 = mul i24 %sext_ln70_252, i24 88"   --->   Operation 854 'mul' 'r_V_980' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%mult_V_1039 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_980, i32 10, i32 23"   --->   Operation 855 'partselect' 'mult_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln818_529 = sext i14 %mult_V_1039"   --->   Operation 856 'sext' 'sext_ln818_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln70_253 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 857 'sext' 'sext_ln70_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln70_254 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 858 'sext' 'sext_ln70_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln70_255 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 859 'sext' 'sext_ln70_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln70_256 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 860 'sext' 'sext_ln70_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln70_257 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 861 'sext' 'sext_ln70_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln70_258 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 862 'sext' 'sext_ln70_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln70_259 = sext i16 %p_read_193" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 863 'sext' 'sext_ln70_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_193, i7 0"   --->   Operation 864 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i23 %shl_ln1273_205"   --->   Operation 865 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_193, i1 0"   --->   Operation 866 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i17 %shl_ln1273_206"   --->   Operation 867 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i17 %shl_ln1273_206"   --->   Operation 868 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i17 %shl_ln1273_206"   --->   Operation 869 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i17 %shl_ln1273_206"   --->   Operation 870 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.82ns)   --->   "%r_V_981 = sub i24 %sext_ln1273_286, i24 %sext_ln1273_282"   --->   Operation 871 'sub' 'r_V_981' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_1040 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_981, i32 10, i32 23"   --->   Operation 872 'partselect' 'mult_V_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln17_342 = sext i14 %mult_V_1040" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'sext' 'sext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (1.94ns)   --->   "%r_V_982 = mul i23 %sext_ln70_259, i23 35"   --->   Operation 874 'mul' 'r_V_982' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_982, i32 10, i32 22"   --->   Operation 875 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln818_530 = sext i13 %mult_V_1041"   --->   Operation 876 'sext' 'sext_ln818_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (1.94ns)   --->   "%r_V_983 = mul i24 %sext_ln70_257, i24 16777128"   --->   Operation 877 'mul' 'r_V_983' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_983, i32 10, i32 23"   --->   Operation 878 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln17_343 = sext i14 %mult_V_1042" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 879 'sext' 'sext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_193, i5 0"   --->   Operation 880 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i21 %shl_ln1273_207"   --->   Operation 881 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_193, i3 0"   --->   Operation 882 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i19 %shl_ln1273_208"   --->   Operation 883 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i19 %shl_ln1273_208"   --->   Operation 884 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i19 %shl_ln1273_208"   --->   Operation 885 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.81ns)   --->   "%r_V_984 = sub i22 %sext_ln1273_287, i22 %sext_ln1273_290"   --->   Operation 886 'sub' 'r_V_984' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%mult_V_1043 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_984, i32 10, i32 21"   --->   Operation 887 'partselect' 'mult_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln818_531 = sext i12 %mult_V_1043"   --->   Operation 888 'sext' 'sext_ln818_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.82ns)   --->   "%r_V_985 = sub i24 %sext_ln1273_282, i24 %sext_ln1273_286"   --->   Operation 889 'sub' 'r_V_985' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_985, i32 10, i32 23"   --->   Operation 890 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln17_344 = sext i14 %mult_V_1044" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 891 'sext' 'sext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (1.94ns)   --->   "%r_V_986 = mul i26 %sext_ln70_255, i26 273"   --->   Operation 892 'mul' 'r_V_986' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_986, i32 10, i32 25"   --->   Operation 893 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (1.94ns)   --->   "%r_V_987 = mul i25 %sext_ln70_254, i25 230"   --->   Operation 894 'mul' 'r_V_987' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_987, i32 10, i32 24"   --->   Operation 895 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln818_532 = sext i15 %mult_V_1046"   --->   Operation 896 'sext' 'sext_ln818_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_193, i4 0"   --->   Operation 897 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i20 %shl_ln1273_209"   --->   Operation 898 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.80ns)   --->   "%r_V_988 = add i21 %sext_ln1273_291, i21 %sext_ln70_256"   --->   Operation 899 'add' 'r_V_988' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_988, i32 10, i32 20"   --->   Operation 900 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln818_533 = sext i11 %mult_V_1047"   --->   Operation 901 'sext' 'sext_ln818_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (1.94ns)   --->   "%r_V_989 = mul i25 %sext_ln70_254, i25 33554244"   --->   Operation 902 'mul' 'r_V_989' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%mult_V_1048 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_989, i32 10, i32 24"   --->   Operation 903 'partselect' 'mult_V_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln818_534 = sext i15 %mult_V_1048"   --->   Operation 904 'sext' 'sext_ln818_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.81ns)   --->   "%r_V_990 = add i22 %sext_ln1273_287, i22 %sext_ln1273_290"   --->   Operation 905 'add' 'r_V_990' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_1049 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_990, i32 10, i32 21"   --->   Operation 906 'partselect' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln17_345 = sext i12 %mult_V_1049" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 907 'sext' 'sext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (1.94ns)   --->   "%r_V_991 = mul i24 %sext_ln70_257, i24 16777141"   --->   Operation 908 'mul' 'r_V_991' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%mult_V_1050 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_991, i32 10, i32 23"   --->   Operation 909 'partselect' 'mult_V_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln17_346 = sext i14 %mult_V_1050" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 910 'sext' 'sext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.80ns)   --->   "%r_V_992 = sub i21 %sext_ln1273_285, i21 %sext_ln1273_291"   --->   Operation 911 'sub' 'r_V_992' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_1051 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_992, i32 10, i32 20"   --->   Operation 912 'partselect' 'mult_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln818_535 = sext i11 %mult_V_1051"   --->   Operation 913 'sext' 'sext_ln818_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_233 = sub i22 0, i22 %sext_ln1273_287"   --->   Operation 914 'sub' 'sub_ln1273_233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 915 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_993 = sub i22 %sub_ln1273_233, i22 %sext_ln1273_284"   --->   Operation 915 'sub' 'r_V_993' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%mult_V_1052 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_993, i32 10, i32 21"   --->   Operation 916 'partselect' 'mult_V_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln17_347 = sext i12 %mult_V_1052" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 917 'sext' 'sext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (1.94ns)   --->   "%r_V_994 = mul i24 %sext_ln70_257, i24 16777147"   --->   Operation 918 'mul' 'r_V_994' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%mult_V_1053 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_994, i32 10, i32 23"   --->   Operation 919 'partselect' 'mult_V_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln818_536 = sext i14 %mult_V_1053"   --->   Operation 920 'sext' 'sext_ln818_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (1.94ns)   --->   "%r_V_995 = mul i26 %sext_ln70_255, i26 67108541"   --->   Operation 921 'mul' 'r_V_995' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_1054 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_995, i32 10, i32 25"   --->   Operation 922 'partselect' 'mult_V_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_193, i6 0"   --->   Operation 923 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i22 %tmp_3"   --->   Operation 924 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.82ns)   --->   "%r_V_996 = sub i23 %sext_ln70_259, i23 %sext_ln1273_292"   --->   Operation 925 'sub' 'r_V_996' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_996, i32 10, i32 22"   --->   Operation 926 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln818_537 = sext i13 %mult_V_1055"   --->   Operation 927 'sext' 'sext_ln818_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.80ns)   --->   "%r_V_997 = sub i20 %sext_ln1273_283, i20 %sext_ln1273_289"   --->   Operation 928 'sub' 'r_V_997' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%mult_V_1056 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_997, i32 10, i32 19"   --->   Operation 929 'partselect' 'mult_V_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln17_348 = sext i10 %mult_V_1056" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 930 'sext' 'sext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.82ns)   --->   "%r_V_998 = sub i24 %sext_ln70_257, i24 %sext_ln1273_282"   --->   Operation 931 'sub' 'r_V_998' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_998, i32 10, i32 23"   --->   Operation 932 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln17_349 = sext i14 %mult_V_1057" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 933 'sext' 'sext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.78ns)   --->   "%r_V_999 = sub i17 0, i17 %sext_ln70_258"   --->   Operation 934 'sub' 'r_V_999' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_1058 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_999, i32 10, i32 16"   --->   Operation 935 'partselect' 'mult_V_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln818_538 = sext i7 %mult_V_1058"   --->   Operation 936 'sext' 'sext_ln818_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.82ns)   --->   "%r_V_1000 = sub i23 %sext_ln1273_288, i23 %sext_ln1273_292"   --->   Operation 937 'sub' 'r_V_1000' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%mult_V_1059 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1000, i32 10, i32 22"   --->   Operation 938 'partselect' 'mult_V_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln818_539 = sext i13 %mult_V_1059"   --->   Operation 939 'sext' 'sext_ln818_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (1.94ns)   --->   "%r_V_1001 = mul i25 %sext_ln70_254, i25 33554255"   --->   Operation 940 'mul' 'r_V_1001' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%mult_V_1060 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1001, i32 10, i32 24"   --->   Operation 941 'partselect' 'mult_V_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln818_540 = sext i15 %mult_V_1060"   --->   Operation 942 'sext' 'sext_ln818_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (1.94ns)   --->   "%r_V_1002 = mul i23 %sext_ln70_259, i23 8388561"   --->   Operation 943 'mul' 'r_V_1002' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%mult_V_1061 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1002, i32 10, i32 22"   --->   Operation 944 'partselect' 'mult_V_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln17_350 = sext i13 %mult_V_1061" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 945 'sext' 'sext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (1.94ns)   --->   "%r_V_1003 = mul i25 %sext_ln70_254, i25 33554283"   --->   Operation 946 'mul' 'r_V_1003' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%mult_V_1062 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1003, i32 10, i32 24"   --->   Operation 947 'partselect' 'mult_V_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln818_541 = sext i15 %mult_V_1062"   --->   Operation 948 'sext' 'sext_ln818_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (1.94ns)   --->   "%r_V_1004 = mul i24 %sext_ln70_257, i24 85"   --->   Operation 949 'mul' 'r_V_1004' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_1063 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1004, i32 10, i32 23"   --->   Operation 950 'partselect' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln818_542 = sext i14 %mult_V_1063"   --->   Operation 951 'sext' 'sext_ln818_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (1.94ns)   --->   "%r_V_1005 = mul i25 %sext_ln70_254, i25 162"   --->   Operation 952 'mul' 'r_V_1005' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_1064 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1005, i32 10, i32 24"   --->   Operation 953 'partselect' 'mult_V_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln818_543 = sext i15 %mult_V_1064"   --->   Operation 954 'sext' 'sext_ln818_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (1.94ns)   --->   "%r_V_1006 = mul i24 %sext_ln70_257, i24 102"   --->   Operation 955 'mul' 'r_V_1006' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1006, i32 10, i32 23"   --->   Operation 956 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln818_544 = sext i14 %mult_V_1065"   --->   Operation 957 'sext' 'sext_ln818_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (1.94ns)   --->   "%r_V_1007 = mul i24 %sext_ln70_257, i24 16777131"   --->   Operation 958 'mul' 'r_V_1007' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_1066 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1007, i32 10, i32 23"   --->   Operation 959 'partselect' 'mult_V_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (1.94ns)   --->   "%r_V_1008 = mul i23 %sext_ln70_259, i23 51"   --->   Operation 960 'mul' 'r_V_1008' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%mult_V_1067 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1008, i32 10, i32 22"   --->   Operation 961 'partselect' 'mult_V_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln17_351 = sext i13 %mult_V_1067" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 962 'sext' 'sext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.80ns)   --->   "%r_V_1009 = sub i20 %sext_ln70_253, i20 %sext_ln1273_289"   --->   Operation 963 'sub' 'r_V_1009' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1009, i32 10, i32 19"   --->   Operation 964 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln818_546 = sext i10 %mult_V_1068"   --->   Operation 965 'sext' 'sext_ln818_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.94ns)   --->   "%r_V_1010 = mul i26 %sext_ln70_255, i26 336"   --->   Operation 966 'mul' 'r_V_1010' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_1069 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1010, i32 10, i32 25"   --->   Operation 967 'partselect' 'mult_V_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln70_260 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 968 'sext' 'sext_ln70_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln70_261 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 969 'sext' 'sext_ln70_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln70_262 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 970 'sext' 'sext_ln70_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln70_263 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 971 'sext' 'sext_ln70_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln70_264 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 972 'sext' 'sext_ln70_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln70_265 = sext i16 %p_read_192" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 973 'sext' 'sext_ln70_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_192, i5 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i21 %shl_ln1273_210"   --->   Operation 975 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_192, i2 0"   --->   Operation 976 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i18 %shl_ln1273_211"   --->   Operation 977 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i18 %shl_ln1273_211"   --->   Operation 978 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i18 %shl_ln1273_211"   --->   Operation 979 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.81ns)   --->   "%r_V_1011 = sub i22 %sext_ln1273_296, i22 %sext_ln1273_293"   --->   Operation 980 'sub' 'r_V_1011' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_1070 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1011, i32 10, i32 21"   --->   Operation 981 'partselect' 'mult_V_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln17_352 = sext i12 %mult_V_1070" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 982 'sext' 'sext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (1.94ns)   --->   "%r_V_1012 = mul i25 %sext_ln70_264, i25 155"   --->   Operation 983 'mul' 'r_V_1012' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%mult_V_1071 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1012, i32 10, i32 24"   --->   Operation 984 'partselect' 'mult_V_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln818_547 = sext i15 %mult_V_1071"   --->   Operation 985 'sext' 'sext_ln818_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (1.94ns)   --->   "%r_V_1013 = mul i25 %sext_ln70_264, i25 157"   --->   Operation 986 'mul' 'r_V_1013' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_1072 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1013, i32 10, i32 24"   --->   Operation 987 'partselect' 'mult_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln818_548 = sext i15 %mult_V_1072"   --->   Operation 988 'sext' 'sext_ln818_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (1.94ns)   --->   "%r_V_1014 = mul i25 %sext_ln70_264, i25 33554260"   --->   Operation 989 'mul' 'r_V_1014' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%mult_V_1073 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1014, i32 10, i32 24"   --->   Operation 990 'partselect' 'mult_V_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln818_549 = sext i15 %mult_V_1073"   --->   Operation 991 'sext' 'sext_ln818_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (1.94ns)   --->   "%r_V_1015 = mul i25 %sext_ln70_264, i25 33554279"   --->   Operation 992 'mul' 'r_V_1015' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%mult_V_1074 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1015, i32 10, i32 24"   --->   Operation 993 'partselect' 'mult_V_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln818_550 = sext i15 %mult_V_1074"   --->   Operation 994 'sext' 'sext_ln818_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (1.94ns)   --->   "%r_V_1016 = mul i23 %sext_ln70_263, i23 8388567"   --->   Operation 995 'mul' 'r_V_1016' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%mult_V_1075 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1016, i32 10, i32 22"   --->   Operation 996 'partselect' 'mult_V_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln17_353 = sext i13 %mult_V_1075" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 997 'sext' 'sext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.78ns)   --->   "%r_V_1017 = sub i17 0, i17 %sext_ln70_262"   --->   Operation 998 'sub' 'r_V_1017' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%mult_V_1076 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1017, i32 10, i32 16"   --->   Operation 999 'partselect' 'mult_V_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln17_354 = sext i7 %mult_V_1076" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1000 'sext' 'sext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_192, i4 0"   --->   Operation 1001 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i20 %tmp_4"   --->   Operation 1002 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.80ns)   --->   "%r_V_1018 = sub i21 %sext_ln70_265, i21 %sext_ln1273_297"   --->   Operation 1003 'sub' 'r_V_1018' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_1077 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1018, i32 10, i32 20"   --->   Operation 1004 'partselect' 'mult_V_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln17_355 = sext i11 %mult_V_1077" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1005 'sext' 'sext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_192, i3 0"   --->   Operation 1006 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i19 %shl_ln1273_212"   --->   Operation 1007 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.80ns)   --->   "%r_V_1019 = sub i20 %sext_ln1273_298, i20 %sext_ln70_261"   --->   Operation 1008 'sub' 'r_V_1019' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_1078 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1019, i32 10, i32 19"   --->   Operation 1009 'partselect' 'mult_V_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln17_356 = sext i10 %mult_V_1078" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1010 'sext' 'sext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (1.94ns)   --->   "%r_V_1020 = mul i25 %sext_ln70_264, i25 158"   --->   Operation 1011 'mul' 'r_V_1020' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_1079 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1020, i32 10, i32 24"   --->   Operation 1012 'partselect' 'mult_V_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln818_551 = sext i15 %mult_V_1079"   --->   Operation 1013 'sext' 'sext_ln818_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.80ns)   --->   "%r_V_1021 = sub i20 0, i20 %sext_ln1273_298"   --->   Operation 1014 'sub' 'r_V_1021' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_1080 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1021, i32 10, i32 19"   --->   Operation 1015 'partselect' 'mult_V_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln17_357 = sext i10 %mult_V_1080" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1016 'sext' 'sext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (1.94ns)   --->   "%r_V_1022 = mul i25 %sext_ln70_264, i25 196"   --->   Operation 1017 'mul' 'r_V_1022' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%mult_V_1081 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1022, i32 10, i32 24"   --->   Operation 1018 'partselect' 'mult_V_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln818_552 = sext i15 %mult_V_1081"   --->   Operation 1019 'sext' 'sext_ln818_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_192, i1 0"   --->   Operation 1020 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i17 %shl_ln1273_213"   --->   Operation 1021 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i17 %shl_ln1273_213"   --->   Operation 1022 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.79ns)   --->   "%r_V_1023 = sub i18 0, i18 %sext_ln1273_300"   --->   Operation 1023 'sub' 'r_V_1023' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%mult_V_1082 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1023, i32 10, i32 17"   --->   Operation 1024 'partselect' 'mult_V_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln818_553 = sext i8 %mult_V_1082"   --->   Operation 1025 'sext' 'sext_ln818_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (1.94ns)   --->   "%r_V_1024 = mul i25 %sext_ln70_264, i25 143"   --->   Operation 1026 'mul' 'r_V_1024' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%mult_V_1083 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1024, i32 10, i32 24"   --->   Operation 1027 'partselect' 'mult_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln818_554 = sext i15 %mult_V_1083"   --->   Operation 1028 'sext' 'sext_ln818_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_192, i7 0"   --->   Operation 1029 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i23 %shl_ln1273_214"   --->   Operation 1030 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.82ns)   --->   "%r_V_1025 = sub i24 0, i24 %sext_ln1273_301"   --->   Operation 1031 'sub' 'r_V_1025' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_1084 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1025, i32 10, i32 23"   --->   Operation 1032 'partselect' 'mult_V_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln17_358 = sext i14 %mult_V_1084" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'sext' 'sext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.80ns)   --->   "%r_V_1026 = sub i21 %sext_ln1273_297, i21 %sext_ln1273_295"   --->   Operation 1034 'sub' 'r_V_1026' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%mult_V_1085 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1026, i32 10, i32 20"   --->   Operation 1035 'partselect' 'mult_V_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln17_359 = sext i11 %mult_V_1085" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1036 'sext' 'sext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.81ns)   --->   "%r_V_1027 = sub i22 0, i22 %sext_ln1273_293"   --->   Operation 1037 'sub' 'r_V_1027' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%mult_V_1086 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1027, i32 10, i32 21"   --->   Operation 1038 'partselect' 'mult_V_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln818_555 = sext i12 %mult_V_1086"   --->   Operation 1039 'sext' 'sext_ln818_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.80ns)   --->   "%r_V_1028 = sub i20 %sext_ln1273_299, i20 %sext_ln1273_298"   --->   Operation 1040 'sub' 'r_V_1028' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_1087 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1028, i32 10, i32 19"   --->   Operation 1041 'partselect' 'mult_V_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln17_360 = sext i10 %mult_V_1087" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1042 'sext' 'sext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.79ns)   --->   "%r_V_1029 = sub i19 0, i19 %sext_ln1273_294"   --->   Operation 1043 'sub' 'r_V_1029' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_1088 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1029, i32 10, i32 18"   --->   Operation 1044 'partselect' 'mult_V_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln17_361 = sext i9 %mult_V_1088" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1045 'sext' 'sext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (1.94ns)   --->   "%r_V_1030 = mul i24 %sext_ln70_260, i24 74"   --->   Operation 1046 'mul' 'r_V_1030' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_1089 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1030, i32 10, i32 23"   --->   Operation 1047 'partselect' 'mult_V_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln818_556 = sext i14 %mult_V_1089"   --->   Operation 1048 'sext' 'sext_ln818_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (1.94ns)   --->   "%r_V_1031 = mul i24 %sext_ln70_260, i24 103"   --->   Operation 1049 'mul' 'r_V_1031' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%mult_V_1090 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1031, i32 10, i32 23"   --->   Operation 1050 'partselect' 'mult_V_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln818_557 = sext i14 %mult_V_1090"   --->   Operation 1051 'sext' 'sext_ln818_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (1.94ns)   --->   "%r_V_1032 = mul i24 %sext_ln70_260, i24 116"   --->   Operation 1052 'mul' 'r_V_1032' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_1091 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1032, i32 10, i32 23"   --->   Operation 1053 'partselect' 'mult_V_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln17_362 = sext i14 %mult_V_1091" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1054 'sext' 'sext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (1.94ns)   --->   "%r_V_1033 = mul i25 %sext_ln70_264, i25 232"   --->   Operation 1055 'mul' 'r_V_1033' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%mult_V_1092 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1033, i32 10, i32 24"   --->   Operation 1056 'partselect' 'mult_V_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln818_558 = sext i15 %mult_V_1092"   --->   Operation 1057 'sext' 'sext_ln818_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (1.94ns)   --->   "%r_V_1034 = mul i24 %sext_ln70_260, i24 16777105"   --->   Operation 1058 'mul' 'r_V_1034' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_1093 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1034, i32 10, i32 23"   --->   Operation 1059 'partselect' 'mult_V_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln818_559 = sext i14 %mult_V_1093"   --->   Operation 1060 'sext' 'sext_ln818_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (1.94ns)   --->   "%r_V_1035 = mul i24 %sext_ln70_260, i24 77"   --->   Operation 1061 'mul' 'r_V_1035' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%mult_V_1094 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1035, i32 10, i32 23"   --->   Operation 1062 'partselect' 'mult_V_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_363 = sext i14 %mult_V_1094" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (1.94ns)   --->   "%r_V_1036 = mul i25 %sext_ln70_264, i25 178"   --->   Operation 1064 'mul' 'r_V_1036' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1036, i32 10, i32 24"   --->   Operation 1065 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln818_560 = sext i15 %mult_V_1095"   --->   Operation 1066 'sext' 'sext_ln818_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (1.94ns)   --->   "%r_V_1037 = mul i25 %sext_ln70_264, i25 33554204"   --->   Operation 1067 'mul' 'r_V_1037' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_1096 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1037, i32 10, i32 24"   --->   Operation 1068 'partselect' 'mult_V_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln818_561 = sext i15 %mult_V_1096"   --->   Operation 1069 'sext' 'sext_ln818_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln70_266 = sext i16 %p_read_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1070 'sext' 'sext_ln70_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln70_267 = sext i16 %p_read_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1071 'sext' 'sext_ln70_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln70_268 = sext i16 %p_read_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1072 'sext' 'sext_ln70_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln70_269 = sext i16 %p_read_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1073 'sext' 'sext_ln70_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln70_270 = sext i16 %p_read_191" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1074 'sext' 'sext_ln70_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.78ns)   --->   "%r_V_1038 = sub i17 0, i17 %sext_ln70_270"   --->   Operation 1075 'sub' 'r_V_1038' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_1097 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1038, i32 10, i32 16"   --->   Operation 1076 'partselect' 'mult_V_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln818_562 = sext i7 %mult_V_1097"   --->   Operation 1077 'sext' 'sext_ln818_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln17_364 = sext i7 %mult_V_1097" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1078 'sext' 'sext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln17_365 = sext i7 %mult_V_1097" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1079 'sext' 'sext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln17_366 = sext i7 %mult_V_1097" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1080 'sext' 'sext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln17_367 = sext i7 %mult_V_1097" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1081 'sext' 'sext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (1.94ns)   --->   "%r_V_1039 = mul i25 %sext_ln70_269, i25 137"   --->   Operation 1082 'mul' 'r_V_1039' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%mult_V_1098 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1039, i32 10, i32 24"   --->   Operation 1083 'partselect' 'mult_V_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln818_563 = sext i15 %mult_V_1098"   --->   Operation 1084 'sext' 'sext_ln818_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (1.94ns)   --->   "%r_V_1040 = mul i25 %sext_ln70_269, i25 185"   --->   Operation 1085 'mul' 'r_V_1040' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_V_1099 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1040, i32 10, i32 24"   --->   Operation 1086 'partselect' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln818_564 = sext i15 %mult_V_1099"   --->   Operation 1087 'sext' 'sext_ln818_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (1.94ns)   --->   "%r_V_1041 = mul i23 %sext_ln70_268, i23 43"   --->   Operation 1088 'mul' 'r_V_1041' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1041, i32 10, i32 22"   --->   Operation 1089 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln818_565 = sext i13 %mult_V_1100"   --->   Operation 1090 'sext' 'sext_ln818_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (1.94ns)   --->   "%r_V_1042 = mul i24 %sext_ln70_267, i24 16777128"   --->   Operation 1091 'mul' 'r_V_1042' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%mult_V_1101 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1042, i32 10, i32 23"   --->   Operation 1092 'partselect' 'mult_V_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln818_566 = sext i14 %mult_V_1101"   --->   Operation 1093 'sext' 'sext_ln818_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%mult_V_1102 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_191, i32 6, i32 15"   --->   Operation 1094 'partselect' 'mult_V_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i10 %mult_V_1102" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_191, i6 0"   --->   Operation 1096 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i22 %shl_ln1273_215"   --->   Operation 1097 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_191, i2 0"   --->   Operation 1098 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i18 %shl_ln1273_216"   --->   Operation 1099 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i18 %shl_ln1273_216"   --->   Operation 1100 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.82ns)   --->   "%r_V_1043 = sub i23 %sext_ln1273_304, i23 %sext_ln1273_302"   --->   Operation 1101 'sub' 'r_V_1043' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%mult_V_1103 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1043, i32 10, i32 22"   --->   Operation 1102 'partselect' 'mult_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln17_368 = sext i13 %mult_V_1103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1103 'sext' 'sext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (1.94ns)   --->   "%r_V_1044 = mul i22 %sext_ln70_266, i22 4194285"   --->   Operation 1104 'mul' 'r_V_1044' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_1104 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1044, i32 10, i32 21"   --->   Operation 1105 'partselect' 'mult_V_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln17_369 = sext i12 %mult_V_1104" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1106 'sext' 'sext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (1.94ns)   --->   "%r_V_1045 = mul i23 %sext_ln70_268, i23 8388551"   --->   Operation 1107 'mul' 'r_V_1045' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%mult_V_1105 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1045, i32 10, i32 22"   --->   Operation 1108 'partselect' 'mult_V_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln818_567 = sext i13 %mult_V_1105"   --->   Operation 1109 'sext' 'sext_ln818_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%mult_V_1106 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_191, i32 10, i32 15"   --->   Operation 1110 'partselect' 'mult_V_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i6 %mult_V_1106" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1111 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (1.94ns)   --->   "%r_V_1046 = mul i23 %sext_ln70_268, i23 46"   --->   Operation 1112 'mul' 'r_V_1046' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%mult_V_1107 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1046, i32 10, i32 22"   --->   Operation 1113 'partselect' 'mult_V_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_370 = sext i13 %mult_V_1107" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1114 'sext' 'sext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.82ns)   --->   "%r_V_1047 = sub i23 %sext_ln1273_302, i23 %sext_ln1273_304"   --->   Operation 1115 'sub' 'r_V_1047' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%mult_V_1108 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1047, i32 10, i32 22"   --->   Operation 1116 'partselect' 'mult_V_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln17_371 = sext i13 %mult_V_1108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1117 'sext' 'sext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_191, i5 0"   --->   Operation 1118 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i21 %shl_ln1273_217"   --->   Operation 1119 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_191, i3 0"   --->   Operation 1120 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i19 %shl_ln1273_218"   --->   Operation 1121 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.81ns)   --->   "%r_V_1048 = sub i22 %sext_ln1273_305, i22 %sext_ln1273_306"   --->   Operation 1122 'sub' 'r_V_1048' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_1109 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1048, i32 10, i32 21"   --->   Operation 1123 'partselect' 'mult_V_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln17_372 = sext i12 %mult_V_1109" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1124 'sext' 'sext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (1.94ns)   --->   "%r_V_1049 = mul i25 %sext_ln70_269, i25 135"   --->   Operation 1125 'mul' 'r_V_1049' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%mult_V_1110 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1049, i32 10, i32 24"   --->   Operation 1126 'partselect' 'mult_V_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln818_568 = sext i15 %mult_V_1110"   --->   Operation 1127 'sext' 'sext_ln818_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.79ns)   --->   "%r_V_1050 = sub i19 0, i19 %sext_ln1273_303"   --->   Operation 1128 'sub' 'r_V_1050' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1050, i32 10, i32 18"   --->   Operation 1129 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln818_569 = sext i9 %mult_V_1111"   --->   Operation 1130 'sext' 'sext_ln818_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%mult_V_1112 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_191, i32 7, i32 15"   --->   Operation 1131 'partselect' 'mult_V_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln17_373 = sext i9 %mult_V_1112" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1132 'sext' 'sext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_191, i4 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i20 %shl_ln1273_219"   --->   Operation 1134 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i20 %shl_ln1273_219"   --->   Operation 1135 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.82ns)   --->   "%r_V_1051 = sub i23 %sext_ln1273_308, i23 %sext_ln1273_302"   --->   Operation 1136 'sub' 'r_V_1051' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%mult_V_1113 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1051, i32 10, i32 22"   --->   Operation 1137 'partselect' 'mult_V_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln17_374 = sext i13 %mult_V_1113" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1138 'sext' 'sext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_191, i7 0"   --->   Operation 1139 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i23 %shl_ln1273_220"   --->   Operation 1140 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.82ns)   --->   "%r_V_1052 = sub i24 %sext_ln1273_309, i24 %sext_ln1273_307"   --->   Operation 1141 'sub' 'r_V_1052' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_1114 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1052, i32 10, i32 23"   --->   Operation 1142 'partselect' 'mult_V_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln17_375 = sext i14 %mult_V_1114" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1143 'sext' 'sext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%mult_V_1115 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_191, i32 8, i32 15"   --->   Operation 1144 'partselect' 'mult_V_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i8 %mult_V_1115" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (1.94ns)   --->   "%r_V_1053 = mul i25 %sext_ln70_269, i25 33554301"   --->   Operation 1146 'mul' 'r_V_1053' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_1116 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1053, i32 10, i32 24"   --->   Operation 1147 'partselect' 'mult_V_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln818_570 = sext i15 %mult_V_1116"   --->   Operation 1148 'sext' 'sext_ln818_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (1.94ns)   --->   "%r_V_1054 = mul i24 %sext_ln70_267, i24 16777133"   --->   Operation 1149 'mul' 'r_V_1054' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%mult_V_1117 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1054, i32 10, i32 23"   --->   Operation 1150 'partselect' 'mult_V_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln818_571 = sext i14 %mult_V_1117"   --->   Operation 1151 'sext' 'sext_ln818_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln70_271 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1152 'sext' 'sext_ln70_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln70_272 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1153 'sext' 'sext_ln70_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln70_273 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1154 'sext' 'sext_ln70_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln70_274 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1155 'sext' 'sext_ln70_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln70_275 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1156 'sext' 'sext_ln70_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln70_276 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1157 'sext' 'sext_ln70_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln70_277 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1158 'sext' 'sext_ln70_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln70_278 = sext i16 %p_read_190" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1159 'sext' 'sext_ln70_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (1.94ns)   --->   "%r_V_1055 = mul i25 %sext_ln70_278, i25 184"   --->   Operation 1160 'mul' 'r_V_1055' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_1118 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1055, i32 10, i32 24"   --->   Operation 1161 'partselect' 'mult_V_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln818_572 = sext i15 %mult_V_1118"   --->   Operation 1162 'sext' 'sext_ln818_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (1.94ns)   --->   "%r_V_1056 = mul i23 %sext_ln70_277, i23 53"   --->   Operation 1163 'mul' 'r_V_1056' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_1119 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1056, i32 10, i32 22"   --->   Operation 1164 'partselect' 'mult_V_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln818_573 = sext i13 %mult_V_1119"   --->   Operation 1165 'sext' 'sext_ln818_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (1.94ns)   --->   "%r_V_1057 = mul i23 %sext_ln70_277, i23 39"   --->   Operation 1166 'mul' 'r_V_1057' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%mult_V_1120 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1057, i32 10, i32 22"   --->   Operation 1167 'partselect' 'mult_V_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln818_574 = sext i13 %mult_V_1120"   --->   Operation 1168 'sext' 'sext_ln818_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (1.94ns)   --->   "%r_V_1058 = mul i26 %sext_ln70_276, i26 298"   --->   Operation 1169 'mul' 'r_V_1058' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%mult_V_1121 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1058, i32 10, i32 25"   --->   Operation 1170 'partselect' 'mult_V_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.94ns)   --->   "%r_V_1059 = mul i25 %sext_ln70_278, i25 221"   --->   Operation 1171 'mul' 'r_V_1059' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%mult_V_1122 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1059, i32 10, i32 24"   --->   Operation 1172 'partselect' 'mult_V_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln818_575 = sext i15 %mult_V_1122"   --->   Operation 1173 'sext' 'sext_ln818_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.78ns)   --->   "%r_V_1060 = sub i17 0, i17 %sext_ln70_275"   --->   Operation 1174 'sub' 'r_V_1060' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%mult_V_1123 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1060, i32 10, i32 16"   --->   Operation 1175 'partselect' 'mult_V_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln17_376 = sext i7 %mult_V_1123" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1176 'sext' 'sext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln17_377 = sext i7 %mult_V_1123" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'sext' 'sext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (1.94ns)   --->   "%r_V_1061 = mul i24 %sext_ln70_274, i24 16777116"   --->   Operation 1178 'mul' 'r_V_1061' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%mult_V_1124 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1061, i32 10, i32 23"   --->   Operation 1179 'partselect' 'mult_V_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln17_378 = sext i14 %mult_V_1124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1180 'sext' 'sext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_190, i4 0"   --->   Operation 1181 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i20 %shl_ln1273_221"   --->   Operation 1182 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i20 %shl_ln1273_221"   --->   Operation 1183 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.80ns)   --->   "%r_V_1062 = sub i21 %sext_ln1273_311, i21 %sext_ln70_272"   --->   Operation 1184 'sub' 'r_V_1062' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%mult_V_1125 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1062, i32 10, i32 20"   --->   Operation 1185 'partselect' 'mult_V_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln818_576 = sext i11 %mult_V_1125"   --->   Operation 1186 'sext' 'sext_ln818_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (1.94ns)   --->   "%r_V_1063 = mul i24 %sext_ln70_274, i24 123"   --->   Operation 1187 'mul' 'r_V_1063' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%mult_V_1126 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1063, i32 10, i32 23"   --->   Operation 1188 'partselect' 'mult_V_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln17_379 = sext i14 %mult_V_1126" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1189 'sext' 'sext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (1.94ns)   --->   "%r_V_1064 = mul i24 %sext_ln70_274, i24 16777147"   --->   Operation 1190 'mul' 'r_V_1064' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%mult_V_1127 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1064, i32 10, i32 23"   --->   Operation 1191 'partselect' 'mult_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln17_380 = sext i14 %mult_V_1127" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1192 'sext' 'sext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (1.94ns)   --->   "%r_V_1065 = mul i24 %sext_ln70_274, i24 103"   --->   Operation 1193 'mul' 'r_V_1065' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%mult_V_1128 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1065, i32 10, i32 23"   --->   Operation 1194 'partselect' 'mult_V_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln17_381 = sext i14 %mult_V_1128" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1195 'sext' 'sext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (1.94ns)   --->   "%r_V_1066 = mul i24 %sext_ln70_274, i24 84"   --->   Operation 1196 'mul' 'r_V_1066' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_1129 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1066, i32 10, i32 23"   --->   Operation 1197 'partselect' 'mult_V_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln17_382 = sext i14 %mult_V_1129" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1198 'sext' 'sext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_257 = sub i21 0, i21 %sext_ln1273_311"   --->   Operation 1199 'sub' 'sub_ln1273_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_190, i2 0"   --->   Operation 1200 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i18 %shl_ln1273_222"   --->   Operation 1201 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i18 %shl_ln1273_222"   --->   Operation 1202 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1067 = sub i21 %sub_ln1273_257, i21 %sext_ln1273_313"   --->   Operation 1203 'sub' 'r_V_1067' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_1130 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1067, i32 10, i32 20"   --->   Operation 1204 'partselect' 'mult_V_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln17_383 = sext i11 %mult_V_1130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1205 'sext' 'sext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (1.94ns)   --->   "%r_V_1068 = mul i25 %sext_ln70_278, i25 213"   --->   Operation 1206 'mul' 'r_V_1068' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_1131 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1068, i32 10, i32 24"   --->   Operation 1207 'partselect' 'mult_V_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln818_577 = sext i15 %mult_V_1131"   --->   Operation 1208 'sext' 'sext_ln818_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (1.94ns)   --->   "%r_V_1069 = mul i25 %sext_ln70_278, i25 229"   --->   Operation 1209 'mul' 'r_V_1069' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%mult_V_1132 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1069, i32 10, i32 24"   --->   Operation 1210 'partselect' 'mult_V_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln818_578 = sext i15 %mult_V_1132"   --->   Operation 1211 'sext' 'sext_ln818_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_190, i7 0"   --->   Operation 1212 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i23 %shl_ln1273_223"   --->   Operation 1213 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.82ns)   --->   "%r_V_1070 = sub i24 %sext_ln1273_310, i24 %sext_ln1273_314"   --->   Operation 1214 'sub' 'r_V_1070' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_1133 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1070, i32 10, i32 23"   --->   Operation 1215 'partselect' 'mult_V_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_384 = sext i14 %mult_V_1133" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'sext' 'sext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.82ns)   --->   "%r_V_1071 = add i24 %sext_ln1273_314, i24 %sext_ln1273_310"   --->   Operation 1217 'add' 'r_V_1071' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%mult_V_1134 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1071, i32 10, i32 23"   --->   Operation 1218 'partselect' 'mult_V_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln17_385 = sext i14 %mult_V_1134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1219 'sext' 'sext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (1.94ns)   --->   "%r_V_1072 = mul i24 %sext_ln70_274, i24 16777111"   --->   Operation 1220 'mul' 'r_V_1072' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_1135 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1072, i32 10, i32 23"   --->   Operation 1221 'partselect' 'mult_V_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln17_386 = sext i14 %mult_V_1135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1222 'sext' 'sext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.79ns)   --->   "%r_V_1073 = sub i19 0, i19 %sext_ln1273_312"   --->   Operation 1223 'sub' 'r_V_1073' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%mult_V_1136 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1073, i32 10, i32 18"   --->   Operation 1224 'partselect' 'mult_V_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln17_387 = sext i9 %mult_V_1136" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1225 'sext' 'sext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (1.94ns)   --->   "%r_V_1074 = mul i23 %sext_ln70_277, i23 49"   --->   Operation 1226 'mul' 'r_V_1074' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%mult_V_1137 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1074, i32 10, i32 22"   --->   Operation 1227 'partselect' 'mult_V_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln17_388 = sext i13 %mult_V_1137" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1228 'sext' 'sext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (1.94ns)   --->   "%r_V_1075 = mul i25 %sext_ln70_278, i25 232"   --->   Operation 1229 'mul' 'r_V_1075' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_1138 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1075, i32 10, i32 24"   --->   Operation 1230 'partselect' 'mult_V_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln818_579 = sext i15 %mult_V_1138"   --->   Operation 1231 'sext' 'sext_ln818_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (1.94ns)   --->   "%r_V_1076 = mul i23 %sext_ln70_277, i23 8388555"   --->   Operation 1232 'mul' 'r_V_1076' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_1139 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1076, i32 10, i32 22"   --->   Operation 1233 'partselect' 'mult_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln818_580 = sext i13 %mult_V_1139"   --->   Operation 1234 'sext' 'sext_ln818_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (1.94ns)   --->   "%r_V_1077 = mul i23 %sext_ln70_277, i23 8388549"   --->   Operation 1235 'mul' 'r_V_1077' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1077, i32 10, i32 22"   --->   Operation 1236 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_389 = sext i13 %mult_V_1140" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1237 'sext' 'sext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_190, i3 0"   --->   Operation 1238 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i19 %tmp_5"   --->   Operation 1239 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.80ns)   --->   "%r_V_1078 = sub i20 %sext_ln70_273, i20 %sext_ln1273_315"   --->   Operation 1240 'sub' 'r_V_1078' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%mult_V_1141 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1078, i32 10, i32 19"   --->   Operation 1241 'partselect' 'mult_V_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln17_390 = sext i10 %mult_V_1141" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1242 'sext' 'sext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.80ns)   --->   "%r_V_1079 = sub i20 %sext_ln1273_315, i20 %sext_ln70_273"   --->   Operation 1243 'sub' 'r_V_1079' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%mult_V_1142 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1079, i32 10, i32 19"   --->   Operation 1244 'partselect' 'mult_V_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln17_391 = sext i10 %mult_V_1142" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1245 'sext' 'sext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_190, i5 0"   --->   Operation 1246 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i21 %shl_ln1273_224"   --->   Operation 1247 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.81ns)   --->   "%r_V_1080 = sub i22 %sext_ln1273_316, i22 %sext_ln70_271"   --->   Operation 1248 'sub' 'r_V_1080' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%mult_V_1143 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1080, i32 10, i32 21"   --->   Operation 1249 'partselect' 'mult_V_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln818_581 = sext i12 %mult_V_1143"   --->   Operation 1250 'sext' 'sext_ln818_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (1.94ns)   --->   "%r_V_1081 = mul i25 %sext_ln70_278, i25 182"   --->   Operation 1251 'mul' 'r_V_1081' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%mult_V_1144 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1081, i32 10, i32 24"   --->   Operation 1252 'partselect' 'mult_V_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln818_582 = sext i15 %mult_V_1144"   --->   Operation 1253 'sext' 'sext_ln818_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (1.94ns)   --->   "%r_V_1082 = mul i22 %sext_ln70_271, i22 22"   --->   Operation 1254 'mul' 'r_V_1082' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%mult_V_1145 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1082, i32 10, i32 21"   --->   Operation 1255 'partselect' 'mult_V_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln17_392 = sext i12 %mult_V_1145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1256 'sext' 'sext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln70_279 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1257 'sext' 'sext_ln70_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln70_280 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1258 'sext' 'sext_ln70_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln70_281 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1259 'sext' 'sext_ln70_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln70_282 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1260 'sext' 'sext_ln70_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln70_283 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1261 'sext' 'sext_ln70_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln70_284 = sext i16 %p_read_189" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1262 'sext' 'sext_ln70_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (1.94ns)   --->   "%r_V_1083 = mul i24 %sext_ln70_284, i24 119"   --->   Operation 1263 'mul' 'r_V_1083' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_1146 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1083, i32 10, i32 23"   --->   Operation 1264 'partselect' 'mult_V_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln818_583 = sext i14 %mult_V_1146"   --->   Operation 1265 'sext' 'sext_ln818_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.78ns)   --->   "%r_V_1084 = sub i17 0, i17 %sext_ln70_283"   --->   Operation 1266 'sub' 'r_V_1084' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%mult_V_1147 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1084, i32 10, i32 16"   --->   Operation 1267 'partselect' 'mult_V_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln17_393 = sext i7 %mult_V_1147" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1268 'sext' 'sext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln17_394 = sext i7 %mult_V_1147" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1269 'sext' 'sext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (1.94ns)   --->   "%r_V_1085 = mul i25 %sext_ln70_282, i25 158"   --->   Operation 1270 'mul' 'r_V_1085' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%mult_V_1148 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1085, i32 10, i32 24"   --->   Operation 1271 'partselect' 'mult_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln818_584 = sext i15 %mult_V_1148"   --->   Operation 1272 'sext' 'sext_ln818_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (1.94ns)   --->   "%r_V_1086 = mul i24 %sext_ln70_284, i24 92"   --->   Operation 1273 'mul' 'r_V_1086' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%mult_V_1149 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1086, i32 10, i32 23"   --->   Operation 1274 'partselect' 'mult_V_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln17_395 = sext i14 %mult_V_1149" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1275 'sext' 'sext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (1.94ns)   --->   "%r_V_1087 = mul i24 %sext_ln70_284, i24 103"   --->   Operation 1276 'mul' 'r_V_1087' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_1150 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1087, i32 10, i32 23"   --->   Operation 1277 'partselect' 'mult_V_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln818_585 = sext i14 %mult_V_1150"   --->   Operation 1278 'sext' 'sext_ln818_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_189, i1 0"   --->   Operation 1279 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i17 %shl_ln1273_225"   --->   Operation 1280 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i17 %shl_ln1273_225"   --->   Operation 1281 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.79ns)   --->   "%r_V_1088 = sub i18 0, i18 %sext_ln1273_318"   --->   Operation 1282 'sub' 'r_V_1088' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_1151 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1088, i32 10, i32 17"   --->   Operation 1283 'partselect' 'mult_V_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln17_396 = sext i8 %mult_V_1151" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'sext' 'sext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_189, i5 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i21 %shl_ln1273_226"   --->   Operation 1286 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_265 = sub i22 0, i22 %sext_ln1273_319"   --->   Operation 1287 'sub' 'sub_ln1273_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1288 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1089 = sub i22 %sub_ln1273_265, i22 %sext_ln70_281"   --->   Operation 1288 'sub' 'r_V_1089' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1089, i32 10, i32 21"   --->   Operation 1289 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln17_397 = sext i12 %mult_V_1152" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1290 'sext' 'sext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (1.94ns)   --->   "%r_V_1090 = mul i25 %sext_ln70_282, i25 33554301"   --->   Operation 1291 'mul' 'r_V_1090' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%mult_V_1153 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1090, i32 10, i32 24"   --->   Operation 1292 'partselect' 'mult_V_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln818_586 = sext i15 %mult_V_1153"   --->   Operation 1293 'sext' 'sext_ln818_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (1.94ns)   --->   "%r_V_1091 = mul i23 %sext_ln70_280, i23 54"   --->   Operation 1294 'mul' 'r_V_1091' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%mult_V_1154 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1091, i32 10, i32 22"   --->   Operation 1295 'partselect' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln818_587 = sext i13 %mult_V_1154"   --->   Operation 1296 'sext' 'sext_ln818_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_189, i3 0"   --->   Operation 1297 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i19 %shl_ln1273_227"   --->   Operation 1298 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_267 = sub i20 0, i20 %sext_ln1273_320"   --->   Operation 1299 'sub' 'sub_ln1273_267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1300 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1092 = sub i20 %sub_ln1273_267, i20 %sext_ln1273_317"   --->   Operation 1300 'sub' 'r_V_1092' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_1155 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1092, i32 10, i32 19"   --->   Operation 1301 'partselect' 'mult_V_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln17_398 = sext i10 %mult_V_1155" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1302 'sext' 'sext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (1.94ns)   --->   "%r_V_1093 = mul i24 %sext_ln70_284, i24 88"   --->   Operation 1303 'mul' 'r_V_1093' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%mult_V_1156 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1093, i32 10, i32 23"   --->   Operation 1304 'partselect' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln17_399 = sext i14 %mult_V_1156" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1305 'sext' 'sext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (1.94ns)   --->   "%r_V_1094 = mul i23 %sext_ln70_280, i23 59"   --->   Operation 1306 'mul' 'r_V_1094' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1094, i32 10, i32 22"   --->   Operation 1307 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln17_400 = sext i13 %mult_V_1157" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1308 'sext' 'sext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_189, i6 0"   --->   Operation 1309 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i22 %shl_ln1273_228"   --->   Operation 1310 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_189, i4 0"   --->   Operation 1311 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i20 %shl_ln1273_229"   --->   Operation 1312 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.82ns)   --->   "%r_V_1095 = sub i23 %sext_ln1273_321, i23 %sext_ln1273_322"   --->   Operation 1313 'sub' 'r_V_1095' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%mult_V_1158 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1095, i32 10, i32 22"   --->   Operation 1314 'partselect' 'mult_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln17_401 = sext i13 %mult_V_1158" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1315 'sext' 'sext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (1.94ns)   --->   "%r_V_1096 = mul i25 %sext_ln70_282, i25 33554275"   --->   Operation 1316 'mul' 'r_V_1096' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1096, i32 10, i32 24"   --->   Operation 1317 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln818_588 = sext i15 %mult_V_1159"   --->   Operation 1318 'sext' 'sext_ln818_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (1.94ns)   --->   "%r_V_1097 = mul i25 %sext_ln70_282, i25 220"   --->   Operation 1319 'mul' 'r_V_1097' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1097, i32 10, i32 24"   --->   Operation 1320 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln818_589 = sext i15 %mult_V_1160"   --->   Operation 1321 'sext' 'sext_ln818_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (1.94ns)   --->   "%r_V_1098 = mul i22 %sext_ln70_281, i22 26"   --->   Operation 1322 'mul' 'r_V_1098' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1098, i32 10, i32 21"   --->   Operation 1323 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln17_402 = sext i12 %mult_V_1161" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1324 'sext' 'sext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (1.94ns)   --->   "%r_V_1099 = mul i24 %sext_ln70_284, i24 16777139"   --->   Operation 1325 'mul' 'r_V_1099' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%mult_V_1162 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1099, i32 10, i32 23"   --->   Operation 1326 'partselect' 'mult_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_403 = sext i14 %mult_V_1162" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1327 'sext' 'sext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_270 = sub i23 0, i23 %sext_ln1273_321"   --->   Operation 1328 'sub' 'sub_ln1273_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_189, i2 0"   --->   Operation 1329 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i18 %shl_ln1273_230"   --->   Operation 1330 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1100 = sub i23 %sub_ln1273_270, i23 %sext_ln1273_323"   --->   Operation 1331 'sub' 'r_V_1100' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_1163 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1100, i32 10, i32 22"   --->   Operation 1332 'partselect' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln17_404 = sext i13 %mult_V_1163" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1333 'sext' 'sext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (1.94ns)   --->   "%r_V_1101 = mul i24 %sext_ln70_284, i24 77"   --->   Operation 1334 'mul' 'r_V_1101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%mult_V_1164 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1101, i32 10, i32 23"   --->   Operation 1335 'partselect' 'mult_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln17_405 = sext i14 %mult_V_1164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1336 'sext' 'sext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (1.94ns)   --->   "%r_V_1102 = mul i23 %sext_ln70_280, i23 58"   --->   Operation 1337 'mul' 'r_V_1102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1102, i32 10, i32 22"   --->   Operation 1338 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln17_406 = sext i13 %mult_V_1165" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1339 'sext' 'sext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (1.94ns)   --->   "%r_V_1103 = mul i25 %sext_ln70_282, i25 141"   --->   Operation 1340 'mul' 'r_V_1103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%mult_V_1166 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1103, i32 10, i32 24"   --->   Operation 1341 'partselect' 'mult_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln818_590 = sext i15 %mult_V_1166"   --->   Operation 1342 'sext' 'sext_ln818_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.80ns)   --->   "%r_V_1104 = sub i20 %sext_ln1273_320, i20 %sext_ln1273_317"   --->   Operation 1343 'sub' 'r_V_1104' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1104, i32 10, i32 19"   --->   Operation 1344 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln17_407 = sext i10 %mult_V_1167" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1345 'sext' 'sext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (1.94ns)   --->   "%r_V_1105 = mul i24 %sext_ln70_284, i24 115"   --->   Operation 1346 'mul' 'r_V_1105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%mult_V_1168 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1105, i32 10, i32 23"   --->   Operation 1347 'partselect' 'mult_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln17_408 = sext i14 %mult_V_1168" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1348 'sext' 'sext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (1.94ns)   --->   "%r_V_1106 = mul i23 %sext_ln70_280, i23 8388556"   --->   Operation 1349 'mul' 'r_V_1106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1106, i32 10, i32 22"   --->   Operation 1350 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln17_409 = sext i13 %mult_V_1169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1351 'sext' 'sext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.82ns)   --->   "%r_V_1107 = add i23 %sext_ln1273_321, i23 %sext_ln70_280"   --->   Operation 1352 'add' 'r_V_1107' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%mult_V_1170 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1107, i32 10, i32 22"   --->   Operation 1353 'partselect' 'mult_V_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln818_591 = sext i13 %mult_V_1170"   --->   Operation 1354 'sext' 'sext_ln818_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.80ns)   --->   "%r_V_1108 = sub i20 %sext_ln1273_320, i20 %sext_ln70_279"   --->   Operation 1355 'sub' 'r_V_1108' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1108, i32 10, i32 19"   --->   Operation 1356 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln17_410 = sext i10 %mult_V_1171" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1357 'sext' 'sext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln70_285 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1358 'sext' 'sext_ln70_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln70_286 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1359 'sext' 'sext_ln70_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln70_287 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1360 'sext' 'sext_ln70_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln70_288 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1361 'sext' 'sext_ln70_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln70_289 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1362 'sext' 'sext_ln70_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln70_290 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1363 'sext' 'sext_ln70_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln70_291 = sext i16 %p_read_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1364 'sext' 'sext_ln70_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (1.94ns)   --->   "%r_V_1109 = mul i24 %sext_ln70_291, i24 16777141"   --->   Operation 1365 'mul' 'r_V_1109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%mult_V_1172 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1109, i32 10, i32 23"   --->   Operation 1366 'partselect' 'mult_V_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln17_411 = sext i14 %mult_V_1172" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1367 'sext' 'sext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%mult_V_1173 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_188, i32 10, i32 15"   --->   Operation 1368 'partselect' 'mult_V_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i6 %mult_V_1173" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1369 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (1.94ns)   --->   "%r_V_1110 = mul i25 %sext_ln70_290, i25 163"   --->   Operation 1370 'mul' 'r_V_1110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%mult_V_1174 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1110, i32 10, i32 24"   --->   Operation 1371 'partselect' 'mult_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln818_592 = sext i15 %mult_V_1174"   --->   Operation 1372 'sext' 'sext_ln818_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.78ns)   --->   "%r_V_1111 = sub i17 0, i17 %sext_ln70_289"   --->   Operation 1373 'sub' 'r_V_1111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%mult_V_1175 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1111, i32 10, i32 16"   --->   Operation 1374 'partselect' 'mult_V_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln818_593 = sext i7 %mult_V_1175"   --->   Operation 1375 'sext' 'sext_ln818_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln17_412 = sext i7 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1376 'sext' 'sext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln17_413 = sext i7 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1377 'sext' 'sext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln17_414 = sext i7 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1378 'sext' 'sext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln17_415 = sext i7 %mult_V_1175" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1379 'sext' 'sext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (1.94ns)   --->   "%r_V_1112 = mul i25 %sext_ln70_290, i25 195"   --->   Operation 1380 'mul' 'r_V_1112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_1176 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1112, i32 10, i32 24"   --->   Operation 1381 'partselect' 'mult_V_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln818_594 = sext i15 %mult_V_1176"   --->   Operation 1382 'sext' 'sext_ln818_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%mult_V_1177 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_188, i32 9, i32 15"   --->   Operation 1383 'partselect' 'mult_V_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i7 %mult_V_1177" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1384 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (1.94ns)   --->   "%r_V_1113 = mul i22 %sext_ln70_288, i22 19"   --->   Operation 1385 'mul' 'r_V_1113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%mult_V_1178 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1113, i32 10, i32 21"   --->   Operation 1386 'partselect' 'mult_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln818_595 = sext i12 %mult_V_1178"   --->   Operation 1387 'sext' 'sext_ln818_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_188, i2 0"   --->   Operation 1388 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i18 %shl_ln1273_231"   --->   Operation 1389 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i18 %shl_ln1273_231"   --->   Operation 1390 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i18 %shl_ln1273_231"   --->   Operation 1391 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_275 = sub i19 0, i19 %sext_ln1273_326"   --->   Operation 1392 'sub' 'sub_ln1273_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1393 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1114 = sub i19 %sub_ln1273_275, i19 %sext_ln70_287"   --->   Operation 1393 'sub' 'r_V_1114' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_1179 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1114, i32 10, i32 18"   --->   Operation 1394 'partselect' 'mult_V_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln17_416 = sext i9 %mult_V_1179" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1395 'sext' 'sext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (1.94ns)   --->   "%r_V_1115 = mul i22 %sext_ln70_288, i22 29"   --->   Operation 1396 'mul' 'r_V_1115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%mult_V_1180 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1115, i32 10, i32 21"   --->   Operation 1397 'partselect' 'mult_V_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln818_596 = sext i12 %mult_V_1180"   --->   Operation 1398 'sext' 'sext_ln818_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (1.94ns)   --->   "%r_V_1116 = mul i23 %sext_ln70_286, i23 8388564"   --->   Operation 1399 'mul' 'r_V_1116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1116, i32 10, i32 22"   --->   Operation 1400 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln818_597 = sext i13 %mult_V_1181"   --->   Operation 1401 'sext' 'sext_ln818_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_188, i3 0"   --->   Operation 1402 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i19 %shl_ln1273_232"   --->   Operation 1403 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i19 %shl_ln1273_232"   --->   Operation 1404 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_277 = sub i20 0, i20 %sext_ln1273_328"   --->   Operation 1405 'sub' 'sub_ln1273_277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_188, i1 0"   --->   Operation 1406 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i17 %shl_ln1273_233"   --->   Operation 1407 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i17 %shl_ln1273_233"   --->   Operation 1408 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1117 = sub i20 %sub_ln1273_277, i20 %sext_ln1273_330"   --->   Operation 1409 'sub' 'r_V_1117' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%mult_V_1182 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1117, i32 10, i32 19"   --->   Operation 1410 'partselect' 'mult_V_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln17_417 = sext i10 %mult_V_1182" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1411 'sext' 'sext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_188, i5 0"   --->   Operation 1412 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i21 %shl_ln1273_234"   --->   Operation 1413 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.81ns)   --->   "%r_V_1118 = add i22 %sext_ln1273_331, i22 %sext_ln70_288"   --->   Operation 1414 'add' 'r_V_1118' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%mult_V_1183 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1118, i32 10, i32 21"   --->   Operation 1415 'partselect' 'mult_V_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln818_598 = sext i12 %mult_V_1183"   --->   Operation 1416 'sext' 'sext_ln818_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (1.94ns)   --->   "%r_V_1119 = mul i24 %sext_ln70_291, i24 94"   --->   Operation 1417 'mul' 'r_V_1119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_1184 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1119, i32 10, i32 23"   --->   Operation 1418 'partselect' 'mult_V_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln818_599 = sext i14 %mult_V_1184"   --->   Operation 1419 'sext' 'sext_ln818_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_188, i4 0"   --->   Operation 1420 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i20 %shl_ln1273_235"   --->   Operation 1421 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.80ns)   --->   "%r_V_1120 = sub i21 %sext_ln1273_332, i21 %sext_ln70_285"   --->   Operation 1422 'sub' 'r_V_1120' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%mult_V_1185 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1120, i32 10, i32 20"   --->   Operation 1423 'partselect' 'mult_V_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln17_418 = sext i11 %mult_V_1185" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1424 'sext' 'sext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_188, i7 0"   --->   Operation 1425 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i23 %shl_ln1273_236"   --->   Operation 1426 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.82ns)   --->   "%r_V_1121 = sub i24 %sext_ln1273_327, i24 %sext_ln1273_333"   --->   Operation 1427 'sub' 'r_V_1121' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_1186 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1121, i32 10, i32 23"   --->   Operation 1428 'partselect' 'mult_V_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln17_419 = sext i14 %mult_V_1186" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1429 'sext' 'sext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_188, i6 0"   --->   Operation 1430 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i22 %shl_ln1273_237"   --->   Operation 1431 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.82ns)   --->   "%r_V_1122 = add i23 %sext_ln1273_334, i23 %sext_ln1273_329"   --->   Operation 1432 'add' 'r_V_1122' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%mult_V_1187 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1122, i32 10, i32 22"   --->   Operation 1433 'partselect' 'mult_V_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln17_420 = sext i13 %mult_V_1187" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1434 'sext' 'sext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.80ns)   --->   "%r_V_1123 = sub i21 %sext_ln1273_332, i21 %sext_ln1273_325"   --->   Operation 1435 'sub' 'r_V_1123' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_1188 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1123, i32 10, i32 20"   --->   Operation 1436 'partselect' 'mult_V_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln17_421 = sext i11 %mult_V_1188" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1437 'sext' 'sext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.81ns)   --->   "%r_V_1124 = sub i22 %sext_ln1273_324, i22 %sext_ln1273_331"   --->   Operation 1438 'sub' 'r_V_1124' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%mult_V_1189 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1124, i32 10, i32 21"   --->   Operation 1439 'partselect' 'mult_V_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln17_422 = sext i12 %mult_V_1189" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1440 'sext' 'sext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (1.94ns)   --->   "%r_V_1125 = mul i23 %sext_ln70_286, i23 58"   --->   Operation 1441 'mul' 'r_V_1125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%mult_V_1190 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1125, i32 10, i32 22"   --->   Operation 1442 'partselect' 'mult_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln17_423 = sext i13 %mult_V_1190" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1443 'sext' 'sext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln70_292 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1444 'sext' 'sext_ln70_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln70_293 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1445 'sext' 'sext_ln70_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln70_294 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1446 'sext' 'sext_ln70_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln70_295 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1447 'sext' 'sext_ln70_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln70_296 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1448 'sext' 'sext_ln70_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln70_297 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1449 'sext' 'sext_ln70_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln70_298 = sext i16 %p_read_187" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1450 'sext' 'sext_ln70_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (1.94ns)   --->   "%r_V_1126 = mul i24 %sext_ln70_298, i24 113"   --->   Operation 1451 'mul' 'r_V_1126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%mult_V_1191 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1126, i32 10, i32 23"   --->   Operation 1452 'partselect' 'mult_V_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln17_424 = sext i14 %mult_V_1191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1453 'sext' 'sext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_187, i4 0"   --->   Operation 1454 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i20 %tmp_6"   --->   Operation 1455 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.80ns)   --->   "%r_V_1127 = sub i21 %sext_ln70_297, i21 %sext_ln1273_335"   --->   Operation 1456 'sub' 'r_V_1127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%mult_V_1192 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1127, i32 10, i32 20"   --->   Operation 1457 'partselect' 'mult_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln17_425 = sext i11 %mult_V_1192" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1458 'sext' 'sext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%mult_V_1193 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_187, i32 10, i32 15"   --->   Operation 1459 'partselect' 'mult_V_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i6 %mult_V_1193" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1460 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_187, i5 0"   --->   Operation 1461 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i21 %shl_ln1273_238"   --->   Operation 1462 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_187, i2 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i18 %shl_ln1273_239"   --->   Operation 1464 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.81ns)   --->   "%r_V_1128 = sub i22 %sext_ln1273_336, i22 %sext_ln1273_337"   --->   Operation 1465 'sub' 'r_V_1128' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%mult_V_1194 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1128, i32 10, i32 21"   --->   Operation 1466 'partselect' 'mult_V_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln17_426 = sext i12 %mult_V_1194" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1467 'sext' 'sext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.78ns)   --->   "%r_V_1129 = sub i17 0, i17 %sext_ln70_296"   --->   Operation 1468 'sub' 'r_V_1129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%mult_V_1195 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1129, i32 10, i32 16"   --->   Operation 1469 'partselect' 'mult_V_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln17_427 = sext i7 %mult_V_1195" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1470 'sext' 'sext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln17_428 = sext i7 %mult_V_1195" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1471 'sext' 'sext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln17_429 = sext i7 %mult_V_1195" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1472 'sext' 'sext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (1.94ns)   --->   "%r_V_1130 = mul i24 %sext_ln70_298, i24 16777109"   --->   Operation 1473 'mul' 'r_V_1130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_1196 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1130, i32 10, i32 23"   --->   Operation 1474 'partselect' 'mult_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln818_600 = sext i14 %mult_V_1196"   --->   Operation 1475 'sext' 'sext_ln818_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_187, i1 0"   --->   Operation 1476 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i17 %shl_ln1273_240"   --->   Operation 1477 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.81ns)   --->   "%r_V_1131 = sub i22 %sext_ln1273_336, i22 %sext_ln1273_338"   --->   Operation 1478 'sub' 'r_V_1131' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_1197 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1131, i32 10, i32 21"   --->   Operation 1479 'partselect' 'mult_V_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_430 = sext i12 %mult_V_1197" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1480 'sext' 'sext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (1.94ns)   --->   "%r_V_1132 = mul i24 %sext_ln70_298, i24 16777099"   --->   Operation 1481 'mul' 'r_V_1132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_1198 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1132, i32 10, i32 23"   --->   Operation 1482 'partselect' 'mult_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln17_431 = sext i14 %mult_V_1198" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1483 'sext' 'sext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (1.94ns)   --->   "%r_V_1133 = mul i26 %sext_ln70_295, i26 284"   --->   Operation 1484 'mul' 'r_V_1133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%mult_V_1199 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1133, i32 10, i32 25"   --->   Operation 1485 'partselect' 'mult_V_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (1.94ns)   --->   "%r_V_1134 = mul i26 %sext_ln70_295, i26 385"   --->   Operation 1486 'mul' 'r_V_1134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%mult_V_1200 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1134, i32 10, i32 25"   --->   Operation 1487 'partselect' 'mult_V_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (1.94ns)   --->   "%r_V_1135 = mul i24 %sext_ln70_298, i24 78"   --->   Operation 1488 'mul' 'r_V_1135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%mult_V_1201 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1135, i32 10, i32 23"   --->   Operation 1489 'partselect' 'mult_V_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln818_601 = sext i14 %mult_V_1201"   --->   Operation 1490 'sext' 'sext_ln818_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (1.94ns)   --->   "%r_V_1136 = mul i25 %sext_ln70_294, i25 33554265"   --->   Operation 1491 'mul' 'r_V_1136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%mult_V_1202 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1136, i32 10, i32 24"   --->   Operation 1492 'partselect' 'mult_V_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln818_602 = sext i15 %mult_V_1202"   --->   Operation 1493 'sext' 'sext_ln818_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (1.94ns)   --->   "%r_V_1137 = mul i23 %sext_ln70_293, i23 39"   --->   Operation 1494 'mul' 'r_V_1137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%mult_V_1203 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1137, i32 10, i32 22"   --->   Operation 1495 'partselect' 'mult_V_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln17_432 = sext i13 %mult_V_1203" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1496 'sext' 'sext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (1.94ns)   --->   "%r_V_1138 = mul i26 %sext_ln70_295, i26 305"   --->   Operation 1497 'mul' 'r_V_1138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%mult_V_1204 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1138, i32 10, i32 25"   --->   Operation 1498 'partselect' 'mult_V_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (1.94ns)   --->   "%r_V_1139 = mul i24 %sext_ln70_298, i24 16777135"   --->   Operation 1499 'mul' 'r_V_1139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%mult_V_1205 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1139, i32 10, i32 23"   --->   Operation 1500 'partselect' 'mult_V_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln818_603 = sext i14 %mult_V_1205"   --->   Operation 1501 'sext' 'sext_ln818_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (1.94ns)   --->   "%r_V_1140 = mul i25 %sext_ln70_294, i25 151"   --->   Operation 1502 'mul' 'r_V_1140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%mult_V_1206 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1140, i32 10, i32 24"   --->   Operation 1503 'partselect' 'mult_V_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln818_604 = sext i15 %mult_V_1206"   --->   Operation 1504 'sext' 'sext_ln818_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_187, i3 0"   --->   Operation 1505 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i19 %shl_ln1273_241"   --->   Operation 1506 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.81ns)   --->   "%r_V_1141 = sub i22 %sext_ln1273_336, i22 %sext_ln1273_339"   --->   Operation 1507 'sub' 'r_V_1141' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%mult_V_1207 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1141, i32 10, i32 21"   --->   Operation 1508 'partselect' 'mult_V_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln17_433 = sext i12 %mult_V_1207" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1509 'sext' 'sext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.94ns)   --->   "%r_V_1142 = mul i24 %sext_ln70_298, i24 73"   --->   Operation 1510 'mul' 'r_V_1142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%mult_V_1208 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1142, i32 10, i32 23"   --->   Operation 1511 'partselect' 'mult_V_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln17_434 = sext i14 %mult_V_1208" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1512 'sext' 'sext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (1.94ns)   --->   "%r_V_1143 = mul i23 %sext_ln70_293, i23 8388555"   --->   Operation 1513 'mul' 'r_V_1143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_1209 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1143, i32 10, i32 22"   --->   Operation 1514 'partselect' 'mult_V_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln17_435 = sext i13 %mult_V_1209" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1515 'sext' 'sext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.81ns)   --->   "%r_V_1144 = add i22 %sext_ln1273_336, i22 %sext_ln70_292"   --->   Operation 1516 'add' 'r_V_1144' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_1210 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1144, i32 10, i32 21"   --->   Operation 1517 'partselect' 'mult_V_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln17_436 = sext i12 %mult_V_1210" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1518 'sext' 'sext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (1.94ns)   --->   "%r_V_1145 = mul i24 %sext_ln70_298, i24 116"   --->   Operation 1519 'mul' 'r_V_1145' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%mult_V_1211 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1145, i32 10, i32 23"   --->   Operation 1520 'partselect' 'mult_V_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln17_437 = sext i14 %mult_V_1211" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1521 'sext' 'sext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (1.94ns)   --->   "%r_V_1146 = mul i24 %sext_ln70_298, i24 106"   --->   Operation 1522 'mul' 'r_V_1146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_1212 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1146, i32 10, i32 23"   --->   Operation 1523 'partselect' 'mult_V_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln17_438 = sext i14 %mult_V_1212" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1524 'sext' 'sext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.80ns)   --->   "%r_V_1147 = sub i21 0, i21 %sext_ln1273_335"   --->   Operation 1525 'sub' 'r_V_1147' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%mult_V_1213 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1147, i32 10, i32 20"   --->   Operation 1526 'partselect' 'mult_V_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln17_439 = sext i11 %mult_V_1213" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1527 'sext' 'sext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln70_299 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1528 'sext' 'sext_ln70_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln70_300 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1529 'sext' 'sext_ln70_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln70_301 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1530 'sext' 'sext_ln70_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln70_302 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1531 'sext' 'sext_ln70_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln70_303 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1532 'sext' 'sext_ln70_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln70_304 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1533 'sext' 'sext_ln70_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln70_305 = sext i16 %p_read_186" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1534 'sext' 'sext_ln70_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (1.94ns)   --->   "%r_V_1148 = mul i25 %sext_ln70_305, i25 33554286"   --->   Operation 1535 'mul' 'r_V_1148' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_1214 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1148, i32 10, i32 24"   --->   Operation 1536 'partselect' 'mult_V_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln818_605 = sext i15 %mult_V_1214"   --->   Operation 1537 'sext' 'sext_ln818_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (1.94ns)   --->   "%r_V_1149 = mul i24 %sext_ln70_304, i24 84"   --->   Operation 1538 'mul' 'r_V_1149' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%mult_V_1215 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1149, i32 10, i32 23"   --->   Operation 1539 'partselect' 'mult_V_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln17_440 = sext i14 %mult_V_1215" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1540 'sext' 'sext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_186, i5 0"   --->   Operation 1541 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i21 %tmp_7"   --->   Operation 1542 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.81ns)   --->   "%r_V_1150 = sub i22 %sext_ln70_303, i22 %sext_ln1273_340"   --->   Operation 1543 'sub' 'r_V_1150' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1150, i32 10, i32 21"   --->   Operation 1544 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln818_606 = sext i12 %mult_V_1216"   --->   Operation 1545 'sext' 'sext_ln818_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.94ns)   --->   "%r_V_1151 = mul i23 %sext_ln70_302, i23 54"   --->   Operation 1546 'mul' 'r_V_1151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%mult_V_1217 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1151, i32 10, i32 22"   --->   Operation 1547 'partselect' 'mult_V_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln17_441 = sext i13 %mult_V_1217" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1548 'sext' 'sext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_186, i4 0"   --->   Operation 1549 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i20 %shl_ln1273_242"   --->   Operation 1550 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_186, i1 0"   --->   Operation 1551 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i17 %shl_ln1273_243"   --->   Operation 1552 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i17 %shl_ln1273_243"   --->   Operation 1553 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i17 %shl_ln1273_243"   --->   Operation 1554 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.80ns)   --->   "%r_V_1152 = sub i21 %sext_ln1273_341, i21 %sext_ln1273_344"   --->   Operation 1555 'sub' 'r_V_1152' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%mult_V_1218 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1152, i32 10, i32 20"   --->   Operation 1556 'partselect' 'mult_V_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln17_442 = sext i11 %mult_V_1218" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1557 'sext' 'sext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (1.94ns)   --->   "%r_V_1153 = mul i25 %sext_ln70_305, i25 188"   --->   Operation 1558 'mul' 'r_V_1153' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1153, i32 10, i32 24"   --->   Operation 1559 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln818_607 = sext i15 %mult_V_1219"   --->   Operation 1560 'sext' 'sext_ln818_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_186, i7 0"   --->   Operation 1561 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i23 %shl_ln1273_244"   --->   Operation 1562 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.82ns)   --->   "%sub_ln1273_289 = sub i24 0, i24 %sext_ln1273_345"   --->   Operation 1563 'sub' 'sub_ln1273_289' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_186, i3 0"   --->   Operation 1564 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i19 %shl_ln1273_245"   --->   Operation 1565 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.83ns)   --->   "%r_V_1154 = sub i24 %sub_ln1273_289, i24 %sext_ln1273_346"   --->   Operation 1566 'sub' 'r_V_1154' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%mult_V_1220 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1154, i32 10, i32 23"   --->   Operation 1567 'partselect' 'mult_V_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln818_608 = sext i14 %mult_V_1220"   --->   Operation 1568 'sext' 'sext_ln818_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (1.94ns)   --->   "%r_V_1155 = mul i24 %sext_ln70_304, i24 16777149"   --->   Operation 1569 'mul' 'r_V_1155' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%mult_V_1221 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1155, i32 10, i32 23"   --->   Operation 1570 'partselect' 'mult_V_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln818_609 = sext i14 %mult_V_1221"   --->   Operation 1571 'sext' 'sext_ln818_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln17_443 = sext i14 %mult_V_1221" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1572 'sext' 'sext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (1.94ns)   --->   "%r_V_1156 = mul i24 %sext_ln70_304, i24 111"   --->   Operation 1573 'mul' 'r_V_1156' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%mult_V_1222 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1156, i32 10, i32 23"   --->   Operation 1574 'partselect' 'mult_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln17_444 = sext i14 %mult_V_1222" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1575 'sext' 'sext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_186, i32 10, i32 15"   --->   Operation 1576 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i6 %mult_V_1223" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1577 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i6 %mult_V_1223" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1578 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.79ns)   --->   "%r_V_1157 = sub i18 0, i18 %sext_ln1273_343"   --->   Operation 1579 'sub' 'r_V_1157' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%mult_V_1224 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1157, i32 10, i32 17"   --->   Operation 1580 'partselect' 'mult_V_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln818_610 = sext i8 %mult_V_1224"   --->   Operation 1581 'sext' 'sext_ln818_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (1.94ns)   --->   "%r_V_1158 = mul i25 %sext_ln70_305, i25 33554273"   --->   Operation 1582 'mul' 'r_V_1158' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_1225 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1158, i32 10, i32 24"   --->   Operation 1583 'partselect' 'mult_V_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln818_611 = sext i15 %mult_V_1225"   --->   Operation 1584 'sext' 'sext_ln818_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (1.94ns)   --->   "%r_V_1159 = mul i25 %sext_ln70_305, i25 154"   --->   Operation 1585 'mul' 'r_V_1159' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%mult_V_1226 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1159, i32 10, i32 24"   --->   Operation 1586 'partselect' 'mult_V_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln818_612 = sext i15 %mult_V_1226"   --->   Operation 1587 'sext' 'sext_ln818_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (1.94ns)   --->   "%r_V_1160 = mul i24 %sext_ln70_304, i24 16777143"   --->   Operation 1588 'mul' 'r_V_1160' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%mult_V_1227 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1160, i32 10, i32 23"   --->   Operation 1589 'partselect' 'mult_V_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln818_613 = sext i14 %mult_V_1227"   --->   Operation 1590 'sext' 'sext_ln818_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (1.94ns)   --->   "%r_V_1161 = mul i25 %sext_ln70_305, i25 33554262"   --->   Operation 1591 'mul' 'r_V_1161' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%mult_V_1228 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1161, i32 10, i32 24"   --->   Operation 1592 'partselect' 'mult_V_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln818_614 = sext i15 %mult_V_1228"   --->   Operation 1593 'sext' 'sext_ln818_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (1.94ns)   --->   "%r_V_1162 = mul i24 %sext_ln70_304, i24 16777139"   --->   Operation 1594 'mul' 'r_V_1162' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_1229 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1162, i32 10, i32 23"   --->   Operation 1595 'partselect' 'mult_V_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln818_615 = sext i14 %mult_V_1229"   --->   Operation 1596 'sext' 'sext_ln818_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i21 %tmp_7"   --->   Operation 1597 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_292 = sub i22 0, i22 %sext_ln1273_340"   --->   Operation 1598 'sub' 'sub_ln1273_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_186, i2 0"   --->   Operation 1599 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i18 %shl_ln1273_246"   --->   Operation 1600 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1163 = sub i22 %sub_ln1273_292, i22 %sext_ln1273_348"   --->   Operation 1601 'sub' 'r_V_1163' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_V_1230 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1163, i32 10, i32 21"   --->   Operation 1602 'partselect' 'mult_V_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln818_616 = sext i12 %mult_V_1230"   --->   Operation 1603 'sext' 'sext_ln818_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (1.94ns)   --->   "%r_V_1164 = mul i25 %sext_ln70_305, i25 163"   --->   Operation 1604 'mul' 'r_V_1164' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%mult_V_1231 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1164, i32 10, i32 24"   --->   Operation 1605 'partselect' 'mult_V_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln818_617 = sext i15 %mult_V_1231"   --->   Operation 1606 'sext' 'sext_ln818_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (1.94ns)   --->   "%r_V_1165 = mul i24 %sext_ln70_304, i24 16777091"   --->   Operation 1607 'mul' 'r_V_1165' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%mult_V_1232 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1165, i32 10, i32 23"   --->   Operation 1608 'partselect' 'mult_V_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln17_445 = sext i14 %mult_V_1232" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1609 'sext' 'sext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.80ns)   --->   "%r_V_1166 = sub i21 %sext_ln70_299, i21 %sext_ln1273_341"   --->   Operation 1610 'sub' 'r_V_1166' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%mult_V_1233 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1166, i32 10, i32 20"   --->   Operation 1611 'partselect' 'mult_V_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln17_446 = sext i11 %mult_V_1233" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1612 'sext' 'sext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_186, i6 0"   --->   Operation 1613 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i22 %shl_ln1273_247"   --->   Operation 1614 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.82ns)   --->   "%r_V_1167 = add i23 %sext_ln1273_349, i23 %sext_ln70_302"   --->   Operation 1615 'add' 'r_V_1167' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_1234 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1167, i32 10, i32 22"   --->   Operation 1616 'partselect' 'mult_V_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln17_447 = sext i13 %mult_V_1234" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1617 'sext' 'sext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.82ns)   --->   "%r_V_1168 = add i24 %sext_ln1273_345, i24 %sext_ln1273_347"   --->   Operation 1618 'add' 'r_V_1168' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%mult_V_1235 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1168, i32 10, i32 23"   --->   Operation 1619 'partselect' 'mult_V_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln17_448 = sext i14 %mult_V_1235" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1620 'sext' 'sext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (1.94ns)   --->   "%r_V_1169 = mul i24 %sext_ln70_304, i24 16777134"   --->   Operation 1621 'mul' 'r_V_1169' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%mult_V_1236 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1169, i32 10, i32 23"   --->   Operation 1622 'partselect' 'mult_V_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln17_449 = sext i14 %mult_V_1236" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1623 'sext' 'sext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i19 %shl_ln1273_245"   --->   Operation 1624 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.80ns)   --->   "%r_V_1170 = sub i20 %sext_ln70_301, i20 %sext_ln1273_350"   --->   Operation 1625 'sub' 'r_V_1170' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_1237 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1170, i32 10, i32 19"   --->   Operation 1626 'partselect' 'mult_V_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln17_450 = sext i10 %mult_V_1237" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1627 'sext' 'sext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.78ns)   --->   "%r_V_1171 = sub i17 0, i17 %sext_ln70_300"   --->   Operation 1628 'sub' 'r_V_1171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1171, i32 10, i32 16"   --->   Operation 1629 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln17_451 = sext i7 %mult_V_1238" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1630 'sext' 'sext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.83ns)   --->   "%r_V_1172 = sub i24 %sub_ln1273_289, i24 %sext_ln1273_342"   --->   Operation 1631 'sub' 'r_V_1172' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%mult_V_1239 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1172, i32 10, i32 23"   --->   Operation 1632 'partselect' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln818_618 = sext i14 %mult_V_1239"   --->   Operation 1633 'sext' 'sext_ln818_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln70_306 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1634 'sext' 'sext_ln70_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln70_307 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1635 'sext' 'sext_ln70_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln70_308 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1636 'sext' 'sext_ln70_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln70_309 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1637 'sext' 'sext_ln70_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln70_310 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1638 'sext' 'sext_ln70_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln70_311 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1639 'sext' 'sext_ln70_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln70_312 = sext i16 %p_read_185" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1640 'sext' 'sext_ln70_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_185, i6 0"   --->   Operation 1641 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i22 %shl_ln1273_248"   --->   Operation 1642 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_185, i3 0"   --->   Operation 1643 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i19 %shl_ln1273_249"   --->   Operation 1644 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i19 %shl_ln1273_249"   --->   Operation 1645 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i19 %shl_ln1273_249"   --->   Operation 1646 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i19 %shl_ln1273_249"   --->   Operation 1647 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.82ns)   --->   "%r_V_1173 = sub i23 %sext_ln1273_351, i23 %sext_ln1273_355"   --->   Operation 1648 'sub' 'r_V_1173' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_1240 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1173, i32 10, i32 22"   --->   Operation 1649 'partselect' 'mult_V_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln818_619 = sext i13 %mult_V_1240"   --->   Operation 1650 'sext' 'sext_ln818_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (1.94ns)   --->   "%r_V_1174 = mul i24 %sext_ln70_311, i24 118"   --->   Operation 1651 'mul' 'r_V_1174' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%mult_V_1241 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1174, i32 10, i32 23"   --->   Operation 1652 'partselect' 'mult_V_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln17_452 = sext i14 %mult_V_1241" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1653 'sext' 'sext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (1.94ns)   --->   "%r_V_1175 = mul i25 %sext_ln70_310, i25 217"   --->   Operation 1654 'mul' 'r_V_1175' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%mult_V_1242 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1175, i32 10, i32 24"   --->   Operation 1655 'partselect' 'mult_V_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln818_620 = sext i15 %mult_V_1242"   --->   Operation 1656 'sext' 'sext_ln818_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (1.94ns)   --->   "%r_V_1176 = mul i23 %sext_ln70_309, i23 8388562"   --->   Operation 1657 'mul' 'r_V_1176' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%mult_V_1243 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1176, i32 10, i32 22"   --->   Operation 1658 'partselect' 'mult_V_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln17_453 = sext i13 %mult_V_1243" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1659 'sext' 'sext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (1.94ns)   --->   "%r_V_1177 = mul i25 %sext_ln70_310, i25 155"   --->   Operation 1660 'mul' 'r_V_1177' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%mult_V_1244 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1177, i32 10, i32 24"   --->   Operation 1661 'partselect' 'mult_V_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln818_621 = sext i15 %mult_V_1244"   --->   Operation 1662 'sext' 'sext_ln818_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_185, i5 0"   --->   Operation 1663 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i21 %shl_ln1273_250"   --->   Operation 1664 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.81ns)   --->   "%r_V_1178 = sub i22 %sext_ln1273_356, i22 %sext_ln1273_354"   --->   Operation 1665 'sub' 'r_V_1178' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%mult_V_1245 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1178, i32 10, i32 21"   --->   Operation 1666 'partselect' 'mult_V_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln818_622 = sext i12 %mult_V_1245"   --->   Operation 1667 'sext' 'sext_ln818_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (1.94ns)   --->   "%r_V_1179 = mul i24 %sext_ln70_311, i24 16777121"   --->   Operation 1668 'mul' 'r_V_1179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%mult_V_1246 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1179, i32 10, i32 23"   --->   Operation 1669 'partselect' 'mult_V_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln17_454 = sext i14 %mult_V_1246" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1670 'sext' 'sext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_185, i2 0"   --->   Operation 1671 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i18 %shl_ln1273_251"   --->   Operation 1672 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_298 = sub i19 0, i19 %sext_ln1273_357"   --->   Operation 1673 'sub' 'sub_ln1273_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1674 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1180 = sub i19 %sub_ln1273_298, i19 %sext_ln70_312"   --->   Operation 1674 'sub' 'r_V_1180' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%mult_V_1247 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1180, i32 10, i32 18"   --->   Operation 1675 'partselect' 'mult_V_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln17_455 = sext i9 %mult_V_1247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1676 'sext' 'sext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_185, i8 0"   --->   Operation 1677 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i24 %shl_ln1273_252"   --->   Operation 1678 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.83ns)   --->   "%r_V_1181 = sub i25 %sext_ln1273_358, i25 %sext_ln1273_353"   --->   Operation 1679 'sub' 'r_V_1181' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_1248 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1181, i32 10, i32 24"   --->   Operation 1680 'partselect' 'mult_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln818_623 = sext i15 %mult_V_1248"   --->   Operation 1681 'sext' 'sext_ln818_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_185, i1 0"   --->   Operation 1682 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i17 %shl_ln1273_253"   --->   Operation 1683 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i17 %shl_ln1273_253"   --->   Operation 1684 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i17 %shl_ln1273_253"   --->   Operation 1685 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i17 %shl_ln1273_253"   --->   Operation 1686 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.79ns)   --->   "%r_V_1182 = sub i18 0, i18 %sext_ln1273_362"   --->   Operation 1687 'sub' 'r_V_1182' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%mult_V_1249 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1182, i32 10, i32 17"   --->   Operation 1688 'partselect' 'mult_V_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln17_456 = sext i8 %mult_V_1249" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1689 'sext' 'sext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (1.94ns)   --->   "%r_V_1183 = mul i23 %sext_ln70_309, i23 8388565"   --->   Operation 1690 'mul' 'r_V_1183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%mult_V_1250 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1183, i32 10, i32 22"   --->   Operation 1691 'partselect' 'mult_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln17_457 = sext i13 %mult_V_1250" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1692 'sext' 'sext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln17_458 = sext i13 %mult_V_1250" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1693 'sext' 'sext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_185, i4 0"   --->   Operation 1694 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i20 %shl_ln1273_254"   --->   Operation 1695 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.83ns)   --->   "%r_V_1184 = add i25 %sext_ln1273_358, i25 %sext_ln1273_363"   --->   Operation 1696 'add' 'r_V_1184' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%mult_V_1251 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1184, i32 10, i32 24"   --->   Operation 1697 'partselect' 'mult_V_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln818_624 = sext i15 %mult_V_1251"   --->   Operation 1698 'sext' 'sext_ln818_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_302 = sub i25 0, i25 %sext_ln1273_358"   --->   Operation 1699 'sub' 'sub_ln1273_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1700 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1185 = sub i25 %sub_ln1273_302, i25 %sext_ln70_310"   --->   Operation 1700 'sub' 'r_V_1185' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_1252 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1185, i32 10, i32 24"   --->   Operation 1701 'partselect' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln818_625 = sext i15 %mult_V_1252"   --->   Operation 1702 'sext' 'sext_ln818_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_304 = sub i20 0, i20 %sext_ln1273_352"   --->   Operation 1703 'sub' 'sub_ln1273_304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1704 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1186 = sub i20 %sub_ln1273_304, i20 %sext_ln70_306"   --->   Operation 1704 'sub' 'r_V_1186' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%mult_V_1253 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1186, i32 10, i32 19"   --->   Operation 1705 'partselect' 'mult_V_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln818_626 = sext i10 %mult_V_1253"   --->   Operation 1706 'sext' 'sext_ln818_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (1.94ns)   --->   "%r_V_1187 = mul i25 %sext_ln70_310, i25 232"   --->   Operation 1707 'mul' 'r_V_1187' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%mult_V_1254 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1187, i32 10, i32 24"   --->   Operation 1708 'partselect' 'mult_V_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln818_627 = sext i15 %mult_V_1254"   --->   Operation 1709 'sext' 'sext_ln818_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (1.94ns)   --->   "%r_V_1188 = mul i24 %sext_ln70_311, i24 102"   --->   Operation 1710 'mul' 'r_V_1188' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%mult_V_1255 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1188, i32 10, i32 23"   --->   Operation 1711 'partselect' 'mult_V_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln818_628 = sext i14 %mult_V_1255"   --->   Operation 1712 'sext' 'sext_ln818_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (1.94ns)   --->   "%r_V_1189 = mul i25 %sext_ln70_310, i25 215"   --->   Operation 1713 'mul' 'r_V_1189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_1256 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1189, i32 10, i32 24"   --->   Operation 1714 'partselect' 'mult_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln818_629 = sext i15 %mult_V_1256"   --->   Operation 1715 'sext' 'sext_ln818_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_306 = sub i22 0, i22 %sext_ln1273_356"   --->   Operation 1716 'sub' 'sub_ln1273_306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1717 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1190 = sub i22 %sub_ln1273_306, i22 %sext_ln1273_361"   --->   Operation 1717 'sub' 'r_V_1190' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%mult_V_1257 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1190, i32 10, i32 21"   --->   Operation 1718 'partselect' 'mult_V_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln17_459 = sext i12 %mult_V_1257" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1719 'sext' 'sext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.78ns)   --->   "%r_V_1191 = sub i17 0, i17 %sext_ln70_307"   --->   Operation 1720 'sub' 'r_V_1191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%mult_V_1258 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1191, i32 10, i32 16"   --->   Operation 1721 'partselect' 'mult_V_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln818_630 = sext i7 %mult_V_1258"   --->   Operation 1722 'sext' 'sext_ln818_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln17_460 = sext i7 %mult_V_1258" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1723 'sext' 'sext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.79ns)   --->   "%r_V_1192 = sub i19 %sext_ln70_312, i19 %sext_ln1273_357"   --->   Operation 1724 'sub' 'r_V_1192' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%mult_V_1259 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1192, i32 10, i32 18"   --->   Operation 1725 'partselect' 'mult_V_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln17_461 = sext i9 %mult_V_1259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1726 'sext' 'sext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (1.94ns)   --->   "%r_V_1193 = mul i21 %sext_ln70_308, i21 2097141"   --->   Operation 1727 'mul' 'r_V_1193' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%mult_V_1260 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1193, i32 10, i32 20"   --->   Operation 1728 'partselect' 'mult_V_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln17_462 = sext i11 %mult_V_1260" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1729 'sext' 'sext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (1.94ns)   --->   "%r_V_1194 = mul i24 %sext_ln70_311, i24 16777111"   --->   Operation 1730 'mul' 'r_V_1194' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_1261 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1194, i32 10, i32 23"   --->   Operation 1731 'partselect' 'mult_V_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln818_631 = sext i14 %mult_V_1261"   --->   Operation 1732 'sext' 'sext_ln818_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.81ns)   --->   "%r_V_1195 = sub i22 %sext_ln1273_354, i22 %sext_ln1273_356"   --->   Operation 1733 'sub' 'r_V_1195' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_1262 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1195, i32 10, i32 21"   --->   Operation 1734 'partselect' 'mult_V_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln17_463 = sext i12 %mult_V_1262" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1735 'sext' 'sext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.82ns)   --->   "%r_V_1196 = sub i23 %sext_ln1273_360, i23 %sext_ln1273_351"   --->   Operation 1736 'sub' 'r_V_1196' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_1263 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1196, i32 10, i32 22"   --->   Operation 1737 'partselect' 'mult_V_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln818_632 = sext i13 %mult_V_1263"   --->   Operation 1738 'sext' 'sext_ln818_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_185, i7 0"   --->   Operation 1739 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i23 %shl_ln1273_255"   --->   Operation 1740 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.82ns)   --->   "%r_V_1197 = add i24 %sext_ln1273_364, i24 %sext_ln1273_359"   --->   Operation 1741 'add' 'r_V_1197' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%mult_V_1264 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1197, i32 10, i32 23"   --->   Operation 1742 'partselect' 'mult_V_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln17_464 = sext i14 %mult_V_1264" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1743 'sext' 'sext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (1.94ns)   --->   "%r_V_1198 = mul i25 %sext_ln70_310, i25 33554284"   --->   Operation 1744 'mul' 'r_V_1198' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%mult_V_1265 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1198, i32 10, i32 24"   --->   Operation 1745 'partselect' 'mult_V_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln818_633 = sext i15 %mult_V_1265"   --->   Operation 1746 'sext' 'sext_ln818_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln70_313 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1747 'sext' 'sext_ln70_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln70_314 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1748 'sext' 'sext_ln70_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln70_315 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1749 'sext' 'sext_ln70_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln70_316 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1750 'sext' 'sext_ln70_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln70_317 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1751 'sext' 'sext_ln70_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln70_318 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1752 'sext' 'sext_ln70_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln70_319 = sext i16 %p_read_184" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1753 'sext' 'sext_ln70_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (1.94ns)   --->   "%r_V_1199 = mul i25 %sext_ln70_319, i25 141"   --->   Operation 1754 'mul' 'r_V_1199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%mult_V_1266 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1199, i32 10, i32 24"   --->   Operation 1755 'partselect' 'mult_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln818_634 = sext i15 %mult_V_1266"   --->   Operation 1756 'sext' 'sext_ln818_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (1.94ns)   --->   "%r_V_1200 = mul i26 %sext_ln70_318, i26 477"   --->   Operation 1757 'mul' 'r_V_1200' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%mult_V_1267 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1200, i32 10, i32 25"   --->   Operation 1758 'partselect' 'mult_V_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (1.94ns)   --->   "%r_V_1201 = mul i26 %sext_ln70_318, i26 402"   --->   Operation 1759 'mul' 'r_V_1201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_1268 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1201, i32 10, i32 25"   --->   Operation 1760 'partselect' 'mult_V_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.78ns)   --->   "%r_V_1202 = sub i17 0, i17 %sext_ln70_317"   --->   Operation 1761 'sub' 'r_V_1202' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%mult_V_1269 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1202, i32 10, i32 16"   --->   Operation 1762 'partselect' 'mult_V_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln17_465 = sext i7 %mult_V_1269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1763 'sext' 'sext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln17_466 = sext i7 %mult_V_1269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1764 'sext' 'sext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln17_467 = sext i7 %mult_V_1269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1765 'sext' 'sext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (1.94ns)   --->   "%r_V_1203 = mul i25 %sext_ln70_319, i25 186"   --->   Operation 1766 'mul' 'r_V_1203' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_1270 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1203, i32 10, i32 24"   --->   Operation 1767 'partselect' 'mult_V_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln818_635 = sext i15 %mult_V_1270"   --->   Operation 1768 'sext' 'sext_ln818_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (1.94ns)   --->   "%r_V_1204 = mul i25 %sext_ln70_319, i25 137"   --->   Operation 1769 'mul' 'r_V_1204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%mult_V_1271 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1204, i32 10, i32 24"   --->   Operation 1770 'partselect' 'mult_V_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln818_636 = sext i15 %mult_V_1271"   --->   Operation 1771 'sext' 'sext_ln818_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_184, i5 0"   --->   Operation 1772 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i21 %shl_ln1273_256"   --->   Operation 1773 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_312 = sub i22 0, i22 %sext_ln1273_365"   --->   Operation 1774 'sub' 'sub_ln1273_312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_184, i2 0"   --->   Operation 1775 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i18 %shl_ln1273_257"   --->   Operation 1776 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i18 %shl_ln1273_257"   --->   Operation 1777 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i18 %shl_ln1273_257"   --->   Operation 1778 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1205 = sub i22 %sub_ln1273_312, i22 %sext_ln1273_368"   --->   Operation 1779 'sub' 'r_V_1205' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%mult_V_1272 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1205, i32 10, i32 21"   --->   Operation 1780 'partselect' 'mult_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln17_468 = sext i12 %mult_V_1272" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1781 'sext' 'sext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (1.94ns)   --->   "%r_V_1206 = mul i26 %sext_ln70_318, i26 67108497"   --->   Operation 1782 'mul' 'r_V_1206' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%mult_V_1273 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1206, i32 10, i32 25"   --->   Operation 1783 'partselect' 'mult_V_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (1.94ns)   --->   "%r_V_1207 = mul i26 %sext_ln70_318, i26 269"   --->   Operation 1784 'mul' 'r_V_1207' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%mult_V_1274 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1207, i32 10, i32 25"   --->   Operation 1785 'partselect' 'mult_V_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_184, i6 0"   --->   Operation 1786 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i22 %shl_ln1273_258"   --->   Operation 1787 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_314 = sub i23 0, i23 %sext_ln1273_369"   --->   Operation 1788 'sub' 'sub_ln1273_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_184, i1 0"   --->   Operation 1789 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i17 %shl_ln1273_259"   --->   Operation 1790 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1208 = sub i23 %sub_ln1273_314, i23 %sext_ln1273_370"   --->   Operation 1791 'sub' 'r_V_1208' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%mult_V_1275 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1208, i32 10, i32 22"   --->   Operation 1792 'partselect' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln17_469 = sext i13 %mult_V_1275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1793 'sext' 'sext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (1.94ns)   --->   "%r_V_1209 = mul i23 %sext_ln70_315, i23 45"   --->   Operation 1794 'mul' 'r_V_1209' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%mult_V_1276 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1209, i32 10, i32 22"   --->   Operation 1795 'partselect' 'mult_V_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln17_470 = sext i13 %mult_V_1276" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1796 'sext' 'sext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (1.94ns)   --->   "%r_V_1210 = mul i25 %sext_ln70_319, i25 161"   --->   Operation 1797 'mul' 'r_V_1210' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_1277 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1210, i32 10, i32 24"   --->   Operation 1798 'partselect' 'mult_V_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln818_637 = sext i15 %mult_V_1277"   --->   Operation 1799 'sext' 'sext_ln818_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (1.94ns)   --->   "%r_V_1211 = mul i25 %sext_ln70_319, i25 33554203"   --->   Operation 1800 'mul' 'r_V_1211' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1211, i32 10, i32 24"   --->   Operation 1801 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln818_638 = sext i15 %mult_V_1278"   --->   Operation 1802 'sext' 'sext_ln818_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (1.94ns)   --->   "%r_V_1212 = mul i25 %sext_ln70_319, i25 174"   --->   Operation 1803 'mul' 'r_V_1212' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%mult_V_1279 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1212, i32 10, i32 24"   --->   Operation 1804 'partselect' 'mult_V_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln818_639 = sext i15 %mult_V_1279"   --->   Operation 1805 'sext' 'sext_ln818_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_184, i3 0"   --->   Operation 1806 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i19 %shl_ln1273_260"   --->   Operation 1807 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.82ns)   --->   "%r_V_1213 = add i23 %sext_ln1273_369, i23 %sext_ln1273_371"   --->   Operation 1808 'add' 'r_V_1213' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1213, i32 10, i32 22"   --->   Operation 1809 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln17_471 = sext i13 %mult_V_1280" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1810 'sext' 'sext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (1.94ns)   --->   "%r_V_1214 = mul i25 %sext_ln70_319, i25 33554301"   --->   Operation 1811 'mul' 'r_V_1214' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_1281 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1214, i32 10, i32 24"   --->   Operation 1812 'partselect' 'mult_V_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln818_640 = sext i15 %mult_V_1281"   --->   Operation 1813 'sext' 'sext_ln818_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (1.94ns)   --->   "%r_V_1215 = mul i25 %sext_ln70_319, i25 204"   --->   Operation 1814 'mul' 'r_V_1215' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%mult_V_1282 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1215, i32 10, i32 24"   --->   Operation 1815 'partselect' 'mult_V_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln818_641 = sext i15 %mult_V_1282"   --->   Operation 1816 'sext' 'sext_ln818_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_184, i32 10, i32 15"   --->   Operation 1817 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i6 %mult_V_1283" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1818 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (1.94ns)   --->   "%r_V_1216 = mul i24 %sext_ln70_313, i24 16777098"   --->   Operation 1819 'mul' 'r_V_1216' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%mult_V_1284 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1216, i32 10, i32 23"   --->   Operation 1820 'partselect' 'mult_V_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln818_642 = sext i14 %mult_V_1284"   --->   Operation 1821 'sext' 'sext_ln818_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (1.94ns)   --->   "%r_V_1217 = mul i22 %sext_ln70_316, i22 4194283"   --->   Operation 1822 'mul' 'r_V_1217' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1217, i32 10, i32 21"   --->   Operation 1823 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln17_472 = sext i12 %mult_V_1285" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1824 'sext' 'sext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (1.94ns)   --->   "%r_V_1218 = mul i26 %sext_ln70_318, i26 369"   --->   Operation 1825 'mul' 'r_V_1218' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1218, i32 10, i32 25"   --->   Operation 1826 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (1.94ns)   --->   "%r_V_1219 = mul i26 %sext_ln70_318, i26 308"   --->   Operation 1827 'mul' 'r_V_1219' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%mult_V_1287 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1219, i32 10, i32 25"   --->   Operation 1828 'partselect' 'mult_V_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (1.94ns)   --->   "%r_V_1220 = mul i26 %sext_ln70_318, i26 344"   --->   Operation 1829 'mul' 'r_V_1220' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1220, i32 10, i32 25"   --->   Operation 1830 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (1.94ns)   --->   "%r_V_1221 = mul i26 %sext_ln70_318, i26 67108568"   --->   Operation 1831 'mul' 'r_V_1221' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%mult_V_1289 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1221, i32 10, i32 25"   --->   Operation 1832 'partselect' 'mult_V_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (1.94ns)   --->   "%r_V_1222 = mul i26 %sext_ln70_318, i26 274"   --->   Operation 1833 'mul' 'r_V_1222' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%mult_V_1290 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1222, i32 10, i32 25"   --->   Operation 1834 'partselect' 'mult_V_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (1.94ns)   --->   "%r_V_1223 = mul i25 %sext_ln70_319, i25 241"   --->   Operation 1835 'mul' 'r_V_1223' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1223, i32 10, i32 24"   --->   Operation 1836 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln818_643 = sext i15 %mult_V_1291"   --->   Operation 1837 'sext' 'sext_ln818_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.79ns)   --->   "%r_V_1224 = add i19 %sext_ln1273_367, i19 %sext_ln70_314"   --->   Operation 1838 'add' 'r_V_1224' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%mult_V_1292 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1224, i32 10, i32 18"   --->   Operation 1839 'partselect' 'mult_V_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln818_644 = sext i9 %mult_V_1292"   --->   Operation 1840 'sext' 'sext_ln818_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (1.94ns)   --->   "%r_V_1225 = mul i25 %sext_ln70_319, i25 177"   --->   Operation 1841 'mul' 'r_V_1225' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1225, i32 10, i32 24"   --->   Operation 1842 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln818_645 = sext i15 %mult_V_1293"   --->   Operation 1843 'sext' 'sext_ln818_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.82ns)   --->   "%r_V_1226 = sub i23 %sext_ln1273_366, i23 %sext_ln1273_369"   --->   Operation 1844 'sub' 'r_V_1226' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_1294 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1226, i32 10, i32 22"   --->   Operation 1845 'partselect' 'mult_V_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln818_646 = sext i13 %mult_V_1294"   --->   Operation 1846 'sext' 'sext_ln818_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln70_320 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1847 'sext' 'sext_ln70_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln70_321 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1848 'sext' 'sext_ln70_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln70_322 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1849 'sext' 'sext_ln70_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln70_323 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1850 'sext' 'sext_ln70_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln70_324 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1851 'sext' 'sext_ln70_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln70_325 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1852 'sext' 'sext_ln70_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln70_326 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1853 'sext' 'sext_ln70_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln70_327 = sext i16 %p_read_183" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1854 'sext' 'sext_ln70_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (1.94ns)   --->   "%r_V_1227 = mul i22 %sext_ln70_327, i22 29"   --->   Operation 1855 'mul' 'r_V_1227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1227, i32 10, i32 21"   --->   Operation 1856 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln17_473 = sext i12 %mult_V_1295" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1857 'sext' 'sext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (1.94ns)   --->   "%r_V_1228 = mul i26 %sext_ln70_326, i26 438"   --->   Operation 1858 'mul' 'r_V_1228' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1228, i32 10, i32 25"   --->   Operation 1859 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (1.94ns)   --->   "%r_V_1229 = mul i25 %sext_ln70_325, i25 156"   --->   Operation 1860 'mul' 'r_V_1229' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1229, i32 10, i32 24"   --->   Operation 1861 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln818_647 = sext i15 %mult_V_1297"   --->   Operation 1862 'sext' 'sext_ln818_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_183, i2 0"   --->   Operation 1863 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i18 %shl_ln1273_261"   --->   Operation 1864 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i18 %shl_ln1273_261"   --->   Operation 1865 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i18 %shl_ln1273_261"   --->   Operation 1866 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.79ns)   --->   "%r_V_1230 = sub i19 0, i19 %sext_ln1273_374"   --->   Operation 1867 'sub' 'r_V_1230' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_1298 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1230, i32 10, i32 18"   --->   Operation 1868 'partselect' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln17_474 = sext i9 %mult_V_1298" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1869 'sext' 'sext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (1.94ns)   --->   "%r_V_1231 = mul i26 %sext_ln70_326, i26 285"   --->   Operation 1870 'mul' 'r_V_1231' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%mult_V_1299 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1231, i32 10, i32 25"   --->   Operation 1871 'partselect' 'mult_V_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (1.94ns)   --->   "%r_V_1232 = mul i25 %sext_ln70_325, i25 33554281"   --->   Operation 1872 'mul' 'r_V_1232' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1232, i32 10, i32 24"   --->   Operation 1873 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln818_648 = sext i15 %mult_V_1300"   --->   Operation 1874 'sext' 'sext_ln818_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (1.94ns)   --->   "%r_V_1233 = mul i25 %sext_ln70_325, i25 33554196"   --->   Operation 1875 'mul' 'r_V_1233' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%mult_V_1301 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1233, i32 10, i32 24"   --->   Operation 1876 'partselect' 'mult_V_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln818_649 = sext i15 %mult_V_1301"   --->   Operation 1877 'sext' 'sext_ln818_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_183, i7 0"   --->   Operation 1878 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i23 %shl_ln1273_262"   --->   Operation 1879 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.82ns)   --->   "%r_V_1234 = sub i24 %sext_ln1273_375, i24 %sext_ln1273_373"   --->   Operation 1880 'sub' 'r_V_1234' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%mult_V_1302 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1234, i32 10, i32 23"   --->   Operation 1881 'partselect' 'mult_V_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln818_650 = sext i14 %mult_V_1302"   --->   Operation 1882 'sext' 'sext_ln818_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_183, i1 0"   --->   Operation 1883 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i17 %shl_ln1273_263"   --->   Operation 1884 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i17 %shl_ln1273_263"   --->   Operation 1885 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.82ns)   --->   "%r_V_1235 = sub i24 %sext_ln1273_377, i24 %sext_ln1273_375"   --->   Operation 1886 'sub' 'r_V_1235' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%mult_V_1303 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1235, i32 10, i32 23"   --->   Operation 1887 'partselect' 'mult_V_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln17_475 = sext i14 %mult_V_1303" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1888 'sext' 'sext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (1.94ns)   --->   "%r_V_1236 = mul i25 %sext_ln70_325, i25 166"   --->   Operation 1889 'mul' 'r_V_1236' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%mult_V_1304 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1236, i32 10, i32 24"   --->   Operation 1890 'partselect' 'mult_V_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln818_651 = sext i15 %mult_V_1304"   --->   Operation 1891 'sext' 'sext_ln818_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.78ns)   --->   "%r_V_1237 = sub i17 0, i17 %sext_ln70_323"   --->   Operation 1892 'sub' 'r_V_1237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%mult_V_1305 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1237, i32 10, i32 16"   --->   Operation 1893 'partselect' 'mult_V_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln818_652 = sext i7 %mult_V_1305"   --->   Operation 1894 'sext' 'sext_ln818_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln17_476 = sext i7 %mult_V_1305" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1895 'sext' 'sext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (1.94ns)   --->   "%r_V_1238 = mul i23 %sext_ln70_324, i23 8388569"   --->   Operation 1896 'mul' 'r_V_1238' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%mult_V_1306 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1238, i32 10, i32 22"   --->   Operation 1897 'partselect' 'mult_V_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln17_477 = sext i13 %mult_V_1306" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1898 'sext' 'sext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_183, i6 0"   --->   Operation 1899 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i22 %shl_ln1273_264"   --->   Operation 1900 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.82ns)   --->   "%r_V_1239 = sub i23 %sext_ln1273_378, i23 %sext_ln1273_376"   --->   Operation 1901 'sub' 'r_V_1239' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1239, i32 10, i32 22"   --->   Operation 1902 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln17_478 = sext i13 %mult_V_1307" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1903 'sext' 'sext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (1.94ns)   --->   "%r_V_1240 = mul i24 %sext_ln70_322, i24 125"   --->   Operation 1904 'mul' 'r_V_1240' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%mult_V_1308 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1240, i32 10, i32 23"   --->   Operation 1905 'partselect' 'mult_V_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln818_653 = sext i14 %mult_V_1308"   --->   Operation 1906 'sext' 'sext_ln818_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (1.94ns)   --->   "%r_V_1241 = mul i24 %sext_ln70_322, i24 89"   --->   Operation 1907 'mul' 'r_V_1241' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1241, i32 10, i32 23"   --->   Operation 1908 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln818_654 = sext i14 %mult_V_1309"   --->   Operation 1909 'sext' 'sext_ln818_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (1.94ns)   --->   "%r_V_1242 = mul i25 %sext_ln70_325, i25 241"   --->   Operation 1910 'mul' 'r_V_1242' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%mult_V_1310 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1242, i32 10, i32 24"   --->   Operation 1911 'partselect' 'mult_V_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln818_655 = sext i15 %mult_V_1310"   --->   Operation 1912 'sext' 'sext_ln818_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (1.94ns)   --->   "%r_V_1243 = mul i25 %sext_ln70_325, i25 203"   --->   Operation 1913 'mul' 'r_V_1243' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%mult_V_1311 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1243, i32 10, i32 24"   --->   Operation 1914 'partselect' 'mult_V_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln818_656 = sext i15 %mult_V_1311"   --->   Operation 1915 'sext' 'sext_ln818_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.82ns)   --->   "%r_V_1244 = add i23 %sext_ln1273_378, i23 %sext_ln1273_372"   --->   Operation 1916 'add' 'r_V_1244' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1244, i32 10, i32 22"   --->   Operation 1917 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln818_657 = sext i13 %mult_V_1312"   --->   Operation 1918 'sext' 'sext_ln818_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (1.94ns)   --->   "%r_V_1245 = mul i25 %sext_ln70_325, i25 245"   --->   Operation 1919 'mul' 'r_V_1245' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%mult_V_1313 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1245, i32 10, i32 24"   --->   Operation 1920 'partselect' 'mult_V_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln818_658 = sext i15 %mult_V_1313"   --->   Operation 1921 'sext' 'sext_ln818_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.94ns)   --->   "%r_V_1246 = mul i25 %sext_ln70_325, i25 33554217"   --->   Operation 1922 'mul' 'r_V_1246' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_1314 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1246, i32 10, i32 24"   --->   Operation 1923 'partselect' 'mult_V_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln818_659 = sext i15 %mult_V_1314"   --->   Operation 1924 'sext' 'sext_ln818_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.79ns)   --->   "%r_V_1247 = add i19 %sext_ln1273_374, i19 %sext_ln70_321"   --->   Operation 1925 'add' 'r_V_1247' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_1315 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1247, i32 10, i32 18"   --->   Operation 1926 'partselect' 'mult_V_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln818_660 = sext i9 %mult_V_1315"   --->   Operation 1927 'sext' 'sext_ln818_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (1.94ns)   --->   "%r_V_1248 = mul i21 %sext_ln70_320, i21 2097141"   --->   Operation 1928 'mul' 'r_V_1248' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_1316 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1248, i32 10, i32 20"   --->   Operation 1929 'partselect' 'mult_V_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln818_661 = sext i11 %mult_V_1316"   --->   Operation 1930 'sext' 'sext_ln818_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (1.94ns)   --->   "%r_V_1249 = mul i25 %sext_ln70_325, i25 142"   --->   Operation 1931 'mul' 'r_V_1249' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%mult_V_1317 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1249, i32 10, i32 24"   --->   Operation 1932 'partselect' 'mult_V_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln818_662 = sext i15 %mult_V_1317"   --->   Operation 1933 'sext' 'sext_ln818_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (1.94ns)   --->   "%r_V_1250 = mul i25 %sext_ln70_325, i25 33554216"   --->   Operation 1934 'mul' 'r_V_1250' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%mult_V_1318 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1250, i32 10, i32 24"   --->   Operation 1935 'partselect' 'mult_V_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln818_663 = sext i15 %mult_V_1318"   --->   Operation 1936 'sext' 'sext_ln818_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln70_328 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1937 'sext' 'sext_ln70_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln70_329 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1938 'sext' 'sext_ln70_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln70_330 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1939 'sext' 'sext_ln70_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln70_331 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1940 'sext' 'sext_ln70_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln70_332 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1941 'sext' 'sext_ln70_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln70_333 = sext i16 %p_read_182" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1942 'sext' 'sext_ln70_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (1.94ns)   --->   "%r_V_1251 = mul i25 %sext_ln70_333, i25 149"   --->   Operation 1943 'mul' 'r_V_1251' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_1319 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1251, i32 10, i32 24"   --->   Operation 1944 'partselect' 'mult_V_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln818_664 = sext i15 %mult_V_1319"   --->   Operation 1945 'sext' 'sext_ln818_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (1.94ns)   --->   "%r_V_1252 = mul i25 %sext_ln70_333, i25 251"   --->   Operation 1946 'mul' 'r_V_1252' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%mult_V_1320 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1252, i32 10, i32 24"   --->   Operation 1947 'partselect' 'mult_V_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln818_665 = sext i15 %mult_V_1320"   --->   Operation 1948 'sext' 'sext_ln818_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (1.94ns)   --->   "%r_V_1253 = mul i24 %sext_ln70_332, i24 103"   --->   Operation 1949 'mul' 'r_V_1253' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_1321 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1253, i32 10, i32 23"   --->   Operation 1950 'partselect' 'mult_V_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln17_479 = sext i14 %mult_V_1321" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1951 'sext' 'sext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (1.94ns)   --->   "%r_V_1254 = mul i25 %sext_ln70_333, i25 242"   --->   Operation 1952 'mul' 'r_V_1254' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%mult_V_1322 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1254, i32 10, i32 24"   --->   Operation 1953 'partselect' 'mult_V_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln818_666 = sext i15 %mult_V_1322"   --->   Operation 1954 'sext' 'sext_ln818_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (1.94ns)   --->   "%r_V_1255 = mul i24 %sext_ln70_332, i24 16777099"   --->   Operation 1955 'mul' 'r_V_1255' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%mult_V_1323 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1255, i32 10, i32 23"   --->   Operation 1956 'partselect' 'mult_V_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln17_480 = sext i14 %mult_V_1323" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1957 'sext' 'sext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (1.94ns)   --->   "%r_V_1256 = mul i24 %sext_ln70_332, i24 86"   --->   Operation 1958 'mul' 'r_V_1256' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_1324 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1256, i32 10, i32 23"   --->   Operation 1959 'partselect' 'mult_V_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln818_667 = sext i14 %mult_V_1324"   --->   Operation 1960 'sext' 'sext_ln818_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (1.94ns)   --->   "%r_V_1257 = mul i25 %sext_ln70_333, i25 176"   --->   Operation 1961 'mul' 'r_V_1257' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%mult_V_1325 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1257, i32 10, i32 24"   --->   Operation 1962 'partselect' 'mult_V_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln818_668 = sext i15 %mult_V_1325"   --->   Operation 1963 'sext' 'sext_ln818_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_182, i6 0"   --->   Operation 1964 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i22 %shl_ln1273_265"   --->   Operation 1965 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_322 = sub i23 0, i23 %sext_ln1273_379"   --->   Operation 1966 'sub' 'sub_ln1273_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_182, i3 0"   --->   Operation 1967 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i19 %shl_ln1273_266"   --->   Operation 1968 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i19 %shl_ln1273_266"   --->   Operation 1969 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i19 %shl_ln1273_266"   --->   Operation 1970 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1258 = sub i23 %sub_ln1273_322, i23 %sext_ln1273_382"   --->   Operation 1971 'sub' 'r_V_1258' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1258, i32 10, i32 22"   --->   Operation 1972 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln17_481 = sext i13 %mult_V_1326" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1973 'sext' 'sext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (1.94ns)   --->   "%r_V_1259 = mul i23 %sext_ln70_330, i23 8388559"   --->   Operation 1974 'mul' 'r_V_1259' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%mult_V_1327 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1259, i32 10, i32 22"   --->   Operation 1975 'partselect' 'mult_V_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln818_669 = sext i13 %mult_V_1327"   --->   Operation 1976 'sext' 'sext_ln818_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (1.94ns)   --->   "%r_V_1260 = mul i25 %sext_ln70_333, i25 158"   --->   Operation 1977 'mul' 'r_V_1260' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%mult_V_1328 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1260, i32 10, i32 24"   --->   Operation 1978 'partselect' 'mult_V_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln818_670 = sext i15 %mult_V_1328"   --->   Operation 1979 'sext' 'sext_ln818_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (1.94ns)   --->   "%r_V_1261 = mul i23 %sext_ln70_330, i23 8388558"   --->   Operation 1980 'mul' 'r_V_1261' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%mult_V_1329 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1261, i32 10, i32 22"   --->   Operation 1981 'partselect' 'mult_V_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln818_671 = sext i13 %mult_V_1329"   --->   Operation 1982 'sext' 'sext_ln818_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_182, i5 0"   --->   Operation 1983 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i21 %tmp_8"   --->   Operation 1984 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.81ns)   --->   "%r_V_1262 = sub i22 %sext_ln70_331, i22 %sext_ln1273_383"   --->   Operation 1985 'sub' 'r_V_1262' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%mult_V_1330 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1262, i32 10, i32 21"   --->   Operation 1986 'partselect' 'mult_V_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln17_482 = sext i12 %mult_V_1330" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1987 'sext' 'sext_ln17_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_182, i4 0"   --->   Operation 1988 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i20 %shl_ln1273_267"   --->   Operation 1989 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_182, i1 0"   --->   Operation 1990 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i17 %shl_ln1273_268"   --->   Operation 1991 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i17 %shl_ln1273_268"   --->   Operation 1992 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i17 %shl_ln1273_268"   --->   Operation 1993 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.80ns)   --->   "%r_V_1263 = sub i21 %sext_ln1273_384, i21 %sext_ln1273_387"   --->   Operation 1994 'sub' 'r_V_1263' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_1331 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1263, i32 10, i32 20"   --->   Operation 1995 'partselect' 'mult_V_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln17_483 = sext i11 %mult_V_1331" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1996 'sext' 'sext_ln17_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (1.94ns)   --->   "%r_V_1264 = mul i24 %sext_ln70_332, i24 16777115"   --->   Operation 1997 'mul' 'r_V_1264' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%mult_V_1332 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1264, i32 10, i32 23"   --->   Operation 1998 'partselect' 'mult_V_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln17_484 = sext i14 %mult_V_1332" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1999 'sext' 'sext_ln17_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (1.94ns)   --->   "%r_V_1265 = mul i25 %sext_ln70_333, i25 164"   --->   Operation 2000 'mul' 'r_V_1265' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%mult_V_1333 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1265, i32 10, i32 24"   --->   Operation 2001 'partselect' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln818_672 = sext i15 %mult_V_1333"   --->   Operation 2002 'sext' 'sext_ln818_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.81ns)   --->   "%r_V_1266 = sub i22 %sext_ln1273_383, i22 %sext_ln1273_386"   --->   Operation 2003 'sub' 'r_V_1266' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%mult_V_1334 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1266, i32 10, i32 21"   --->   Operation 2004 'partselect' 'mult_V_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln17_485 = sext i12 %mult_V_1334" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2005 'sext' 'sext_ln17_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (1.94ns)   --->   "%r_V_1267 = mul i24 %sext_ln70_332, i24 16777098"   --->   Operation 2006 'mul' 'r_V_1267' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%mult_V_1335 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1267, i32 10, i32 23"   --->   Operation 2007 'partselect' 'mult_V_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln818_673 = sext i14 %mult_V_1335"   --->   Operation 2008 'sext' 'sext_ln818_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (1.94ns)   --->   "%r_V_1268 = mul i24 %sext_ln70_332, i24 91"   --->   Operation 2009 'mul' 'r_V_1268' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_1336 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1268, i32 10, i32 23"   --->   Operation 2010 'partselect' 'mult_V_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln17_486 = sext i14 %mult_V_1336" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2011 'sext' 'sext_ln17_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (1.94ns)   --->   "%r_V_1269 = mul i22 %sext_ln70_331, i22 4194285"   --->   Operation 2012 'mul' 'r_V_1269' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_1337 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1269, i32 10, i32 21"   --->   Operation 2013 'partselect' 'mult_V_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.78ns)   --->   "%r_V_1270 = sub i17 0, i17 %sext_ln70_328"   --->   Operation 2014 'sub' 'r_V_1270' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%mult_V_1338 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1270, i32 10, i32 16"   --->   Operation 2015 'partselect' 'mult_V_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln17_488 = sext i7 %mult_V_1338" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2016 'sext' 'sext_ln17_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.81ns)   --->   "%r_V_1271 = add i22 %sext_ln1273_383, i22 %sext_ln1273_386"   --->   Operation 2017 'add' 'r_V_1271' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%mult_V_1339 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1271, i32 10, i32 21"   --->   Operation 2018 'partselect' 'mult_V_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln818_674 = sext i12 %mult_V_1339"   --->   Operation 2019 'sext' 'sext_ln818_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.80ns)   --->   "%r_V_1272 = sub i20 %sext_ln70_329, i20 %sext_ln1273_380"   --->   Operation 2020 'sub' 'r_V_1272' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%mult_V_1340 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1272, i32 10, i32 19"   --->   Operation 2021 'partselect' 'mult_V_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln818_675 = sext i10 %mult_V_1340"   --->   Operation 2022 'sext' 'sext_ln818_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (1.94ns)   --->   "%r_V_1273 = mul i22 %sext_ln70_331, i22 29"   --->   Operation 2023 'mul' 'r_V_1273' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_1341 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1273, i32 10, i32 21"   --->   Operation 2024 'partselect' 'mult_V_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln818_676 = sext i12 %mult_V_1341"   --->   Operation 2025 'sext' 'sext_ln818_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (1.94ns)   --->   "%r_V_1274 = mul i24 %sext_ln70_332, i24 114"   --->   Operation 2026 'mul' 'r_V_1274' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_1342 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1274, i32 10, i32 23"   --->   Operation 2027 'partselect' 'mult_V_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln818_677 = sext i14 %mult_V_1342"   --->   Operation 2028 'sext' 'sext_ln818_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (1.94ns)   --->   "%r_V_1275 = mul i25 %sext_ln70_333, i25 169"   --->   Operation 2029 'mul' 'r_V_1275' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%mult_V_1343 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1275, i32 10, i32 24"   --->   Operation 2030 'partselect' 'mult_V_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln818_678 = sext i15 %mult_V_1343"   --->   Operation 2031 'sext' 'sext_ln818_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.79ns)   --->   "%r_V_1276 = sub i18 0, i18 %sext_ln1273_385"   --->   Operation 2032 'sub' 'r_V_1276' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1276, i32 10, i32 17"   --->   Operation 2033 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln818_679 = sext i8 %mult_V_1344"   --->   Operation 2034 'sext' 'sext_ln818_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.81ns)   --->   "%r_V_1277 = sub i22 %sext_ln1273_383, i22 %sext_ln1273_381"   --->   Operation 2035 'sub' 'r_V_1277' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%mult_V_1345 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1277, i32 10, i32 21"   --->   Operation 2036 'partselect' 'mult_V_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln17_489 = sext i12 %mult_V_1345" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2037 'sext' 'sext_ln17_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.80ns)   --->   "%r_V_1278 = sub i20 0, i20 %sext_ln1273_380"   --->   Operation 2038 'sub' 'r_V_1278' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_V_1346 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1278, i32 10, i32 19"   --->   Operation 2039 'partselect' 'mult_V_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln818_680 = sext i10 %mult_V_1346"   --->   Operation 2040 'sext' 'sext_ln818_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_182, i7 0"   --->   Operation 2041 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i23 %shl_ln1273_269"   --->   Operation 2042 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_182, i2 0"   --->   Operation 2043 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i18 %shl_ln1273_270"   --->   Operation 2044 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.82ns)   --->   "%r_V_1279 = sub i24 %sext_ln1273_389, i24 %sext_ln1273_388"   --->   Operation 2045 'sub' 'r_V_1279' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%mult_V_1347 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1279, i32 10, i32 23"   --->   Operation 2046 'partselect' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln818_681 = sext i14 %mult_V_1347"   --->   Operation 2047 'sext' 'sext_ln818_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln70_334 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2048 'sext' 'sext_ln70_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln70_335 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2049 'sext' 'sext_ln70_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln70_336 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2050 'sext' 'sext_ln70_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln70_337 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2051 'sext' 'sext_ln70_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln70_338 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2052 'sext' 'sext_ln70_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln70_339 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2053 'sext' 'sext_ln70_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln70_340 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2054 'sext' 'sext_ln70_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln70_341 = sext i16 %p_read_181" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2055 'sext' 'sext_ln70_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (1.94ns)   --->   "%r_V_1280 = mul i24 %sext_ln70_341, i24 16777106"   --->   Operation 2056 'mul' 'r_V_1280' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_1348 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1280, i32 10, i32 23"   --->   Operation 2057 'partselect' 'mult_V_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln818_682 = sext i14 %mult_V_1348"   --->   Operation 2058 'sext' 'sext_ln818_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (1.94ns)   --->   "%r_V_1281 = mul i26 %sext_ln70_340, i26 67108605"   --->   Operation 2059 'mul' 'r_V_1281' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1281, i32 10, i32 25"   --->   Operation 2060 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (1.94ns)   --->   "%r_V_1282 = mul i26 %sext_ln70_340, i26 285"   --->   Operation 2061 'mul' 'r_V_1282' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%mult_V_1350 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1282, i32 10, i32 25"   --->   Operation 2062 'partselect' 'mult_V_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_181, i7 0"   --->   Operation 2063 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i23 %shl_ln1273_271"   --->   Operation 2064 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_181, i1 0"   --->   Operation 2065 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i17 %shl_ln1273_272"   --->   Operation 2066 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i17 %shl_ln1273_272"   --->   Operation 2067 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.82ns)   --->   "%r_V_1283 = add i24 %sext_ln1273_390, i24 %sext_ln1273_392"   --->   Operation 2068 'add' 'r_V_1283' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%mult_V_1351 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1283, i32 10, i32 23"   --->   Operation 2069 'partselect' 'mult_V_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln17_490 = sext i14 %mult_V_1351" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2070 'sext' 'sext_ln17_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (1.94ns)   --->   "%r_V_1284 = mul i25 %sext_ln70_337, i25 155"   --->   Operation 2071 'mul' 'r_V_1284' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%mult_V_1352 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1284, i32 10, i32 24"   --->   Operation 2072 'partselect' 'mult_V_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln818_683 = sext i15 %mult_V_1352"   --->   Operation 2073 'sext' 'sext_ln818_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_181, i5 0"   --->   Operation 2074 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i21 %shl_ln1273_273"   --->   Operation 2075 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.81ns)   --->   "%r_V_1285 = sub i22 %sext_ln1273_391, i22 %sext_ln1273_393"   --->   Operation 2076 'sub' 'r_V_1285' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%mult_V_1353 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1285, i32 10, i32 21"   --->   Operation 2077 'partselect' 'mult_V_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln17_491 = sext i12 %mult_V_1353" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2078 'sext' 'sext_ln17_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (1.94ns)   --->   "%r_V_1286 = mul i24 %sext_ln70_341, i24 101"   --->   Operation 2079 'mul' 'r_V_1286' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%mult_V_1354 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1286, i32 10, i32 23"   --->   Operation 2080 'partselect' 'mult_V_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln818_684 = sext i14 %mult_V_1354"   --->   Operation 2081 'sext' 'sext_ln818_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (1.94ns)   --->   "%r_V_1287 = mul i25 %sext_ln70_337, i25 33554299"   --->   Operation 2082 'mul' 'r_V_1287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%mult_V_1355 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1287, i32 10, i32 24"   --->   Operation 2083 'partselect' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln818_685 = sext i15 %mult_V_1355"   --->   Operation 2084 'sext' 'sext_ln818_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%mult_V_1356 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_181, i32 9, i32 15"   --->   Operation 2085 'partselect' 'mult_V_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i7 %mult_V_1356" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2086 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (1.94ns)   --->   "%r_V_1288 = mul i25 %sext_ln70_337, i25 134"   --->   Operation 2087 'mul' 'r_V_1288' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%mult_V_1357 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1288, i32 10, i32 24"   --->   Operation 2088 'partselect' 'mult_V_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln818_686 = sext i15 %mult_V_1357"   --->   Operation 2089 'sext' 'sext_ln818_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (1.94ns)   --->   "%r_V_1289 = mul i24 %sext_ln70_341, i24 87"   --->   Operation 2090 'mul' 'r_V_1289' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%mult_V_1358 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1289, i32 10, i32 23"   --->   Operation 2091 'partselect' 'mult_V_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln17_492 = sext i14 %mult_V_1358" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2092 'sext' 'sext_ln17_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_181, i4 0"   --->   Operation 2093 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i20 %shl_ln1273_274"   --->   Operation 2094 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_181, i2 0"   --->   Operation 2095 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i18 %shl_ln1273_275"   --->   Operation 2096 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.80ns)   --->   "%r_V_1290 = sub i21 %sext_ln1273_395, i21 %sext_ln1273_394"   --->   Operation 2097 'sub' 'r_V_1290' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%mult_V_1359 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1290, i32 10, i32 20"   --->   Operation 2098 'partselect' 'mult_V_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln17_493 = sext i11 %mult_V_1359" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2099 'sext' 'sext_ln17_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.78ns)   --->   "%r_V_1291 = sub i17 0, i17 %sext_ln70_338"   --->   Operation 2100 'sub' 'r_V_1291' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1291, i32 10, i32 16"   --->   Operation 2101 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln818_687 = sext i7 %mult_V_1360"   --->   Operation 2102 'sext' 'sext_ln818_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln17_494 = sext i7 %mult_V_1360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2103 'sext' 'sext_ln17_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln17_495 = sext i7 %mult_V_1360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2104 'sext' 'sext_ln17_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln17_496 = sext i7 %mult_V_1360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2105 'sext' 'sext_ln17_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.81ns)   --->   "%r_V_1292 = add i22 %sext_ln1273_393, i22 %sext_ln70_335"   --->   Operation 2106 'add' 'r_V_1292' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%mult_V_1361 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1292, i32 10, i32 21"   --->   Operation 2107 'partselect' 'mult_V_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln17_497 = sext i12 %mult_V_1361" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2108 'sext' 'sext_ln17_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (1.94ns)   --->   "%r_V_1293 = mul i25 %sext_ln70_337, i25 33554213"   --->   Operation 2109 'mul' 'r_V_1293' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1293, i32 10, i32 24"   --->   Operation 2110 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln818_688 = sext i15 %mult_V_1362"   --->   Operation 2111 'sext' 'sext_ln818_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (1.94ns)   --->   "%r_V_1294 = mul i23 %sext_ln70_339, i23 53"   --->   Operation 2112 'mul' 'r_V_1294' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%mult_V_1363 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1294, i32 10, i32 22"   --->   Operation 2113 'partselect' 'mult_V_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln17_498 = sext i13 %mult_V_1363" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2114 'sext' 'sext_ln17_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (1.94ns)   --->   "%r_V_1295 = mul i21 %sext_ln70_336, i21 2097141"   --->   Operation 2115 'mul' 'r_V_1295' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_1364 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1295, i32 10, i32 20"   --->   Operation 2116 'partselect' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_499 = sext i11 %mult_V_1364" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%mult_V_1365 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_181, i32 7, i32 15"   --->   Operation 2118 'partselect' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i9 %mult_V_1365" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2119 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i18 %shl_ln1273_275"   --->   Operation 2120 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.79ns)   --->   "%r_V_1296 = sub i19 %sext_ln70_334, i19 %sext_ln1273_396"   --->   Operation 2121 'sub' 'r_V_1296' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%mult_V_1366 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1296, i32 10, i32 18"   --->   Operation 2122 'partselect' 'mult_V_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln17_500 = sext i9 %mult_V_1366" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2123 'sext' 'sext_ln17_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (1.94ns)   --->   "%r_V_1297 = mul i24 %sext_ln70_341, i24 95"   --->   Operation 2124 'mul' 'r_V_1297' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%mult_V_1367 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1297, i32 10, i32 23"   --->   Operation 2125 'partselect' 'mult_V_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln818_689 = sext i14 %mult_V_1367"   --->   Operation 2126 'sext' 'sext_ln818_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (1.94ns)   --->   "%r_V_1298 = mul i25 %sext_ln70_337, i25 33554254"   --->   Operation 2127 'mul' 'r_V_1298' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%mult_V_1368 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1298, i32 10, i32 24"   --->   Operation 2128 'partselect' 'mult_V_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln818_690 = sext i15 %mult_V_1368"   --->   Operation 2129 'sext' 'sext_ln818_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (1.94ns)   --->   "%r_V_1299 = mul i26 %sext_ln70_340, i26 67108383"   --->   Operation 2130 'mul' 'r_V_1299' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1299, i32 10, i32 25"   --->   Operation 2131 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.94ns)   --->   "%r_V_1300 = mul i24 %sext_ln70_341, i24 122"   --->   Operation 2132 'mul' 'r_V_1300' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_1370 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1300, i32 10, i32 23"   --->   Operation 2133 'partselect' 'mult_V_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln17_501 = sext i14 %mult_V_1370" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2134 'sext' 'sext_ln17_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln70_342 = sext i16 %p_read_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2135 'sext' 'sext_ln70_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln70_343 = sext i16 %p_read_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2136 'sext' 'sext_ln70_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln70_344 = sext i16 %p_read_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2137 'sext' 'sext_ln70_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln70_345 = sext i16 %p_read_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2138 'sext' 'sext_ln70_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln70_346 = sext i16 %p_read_180" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2139 'sext' 'sext_ln70_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.78ns)   --->   "%r_V_1301 = sub i17 0, i17 %sext_ln70_346"   --->   Operation 2140 'sub' 'r_V_1301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_1371 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1301, i32 10, i32 16"   --->   Operation 2141 'partselect' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln17_502 = sext i7 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2142 'sext' 'sext_ln17_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln17_503 = sext i7 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2143 'sext' 'sext_ln17_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln17_504 = sext i7 %mult_V_1371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2144 'sext' 'sext_ln17_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_180, i7 0"   --->   Operation 2145 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i23 %shl_ln1273_276"   --->   Operation 2146 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_180, i2 0"   --->   Operation 2147 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i18 %shl_ln1273_277"   --->   Operation 2148 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.82ns)   --->   "%r_V_1302 = sub i24 %sext_ln1273_398, i24 %sext_ln1273_397"   --->   Operation 2149 'sub' 'r_V_1302' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%mult_V_1372 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1302, i32 10, i32 23"   --->   Operation 2150 'partselect' 'mult_V_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_505 = sext i14 %mult_V_1372" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2151 'sext' 'sext_ln17_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_180, i4 0"   --->   Operation 2152 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i20 %shl_ln1273_278"   --->   Operation 2153 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.82ns)   --->   "%r_V_1303 = sub i24 %sext_ln1273_399, i24 %sext_ln1273_397"   --->   Operation 2154 'sub' 'r_V_1303' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%mult_V_1373 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1303, i32 10, i32 23"   --->   Operation 2155 'partselect' 'mult_V_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln17_506 = sext i14 %mult_V_1373" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2156 'sext' 'sext_ln17_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (1.94ns)   --->   "%r_V_1304 = mul i24 %sext_ln70_344, i24 83"   --->   Operation 2157 'mul' 'r_V_1304' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%mult_V_1374 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1304, i32 10, i32 23"   --->   Operation 2158 'partselect' 'mult_V_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln818_691 = sext i14 %mult_V_1374"   --->   Operation 2159 'sext' 'sext_ln818_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (1.94ns)   --->   "%r_V_1305 = mul i25 %sext_ln70_343, i25 33554212"   --->   Operation 2160 'mul' 'r_V_1305' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%mult_V_1375 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1305, i32 10, i32 24"   --->   Operation 2161 'partselect' 'mult_V_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln818_692 = sext i15 %mult_V_1375"   --->   Operation 2162 'sext' 'sext_ln818_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (1.94ns)   --->   "%r_V_1306 = mul i25 %sext_ln70_343, i25 33554237"   --->   Operation 2163 'mul' 'r_V_1306' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%mult_V_1376 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1306, i32 10, i32 24"   --->   Operation 2164 'partselect' 'mult_V_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln818_693 = sext i15 %mult_V_1376"   --->   Operation 2165 'sext' 'sext_ln818_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (1.94ns)   --->   "%r_V_1307 = mul i24 %sext_ln70_344, i24 121"   --->   Operation 2166 'mul' 'r_V_1307' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_1377 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1307, i32 10, i32 23"   --->   Operation 2167 'partselect' 'mult_V_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln818_694 = sext i14 %mult_V_1377"   --->   Operation 2168 'sext' 'sext_ln818_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (1.94ns)   --->   "%r_V_1308 = mul i23 %sext_ln70_345, i23 8388562"   --->   Operation 2169 'mul' 'r_V_1308' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%mult_V_1378 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1308, i32 10, i32 22"   --->   Operation 2170 'partselect' 'mult_V_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln818_695 = sext i13 %mult_V_1378"   --->   Operation 2171 'sext' 'sext_ln818_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (1.94ns)   --->   "%r_V_1309 = mul i22 %sext_ln70_342, i22 25"   --->   Operation 2172 'mul' 'r_V_1309' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1309, i32 10, i32 21"   --->   Operation 2173 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln818_696 = sext i12 %mult_V_1379"   --->   Operation 2174 'sext' 'sext_ln818_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (1.94ns)   --->   "%r_V_1310 = mul i22 %sext_ln70_342, i22 22"   --->   Operation 2175 'mul' 'r_V_1310' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%mult_V_1380 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1310, i32 10, i32 21"   --->   Operation 2176 'partselect' 'mult_V_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln17_507 = sext i12 %mult_V_1380" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2177 'sext' 'sext_ln17_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (1.94ns)   --->   "%r_V_1311 = mul i24 %sext_ln70_344, i24 16777098"   --->   Operation 2178 'mul' 'r_V_1311' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%mult_V_1381 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1311, i32 10, i32 23"   --->   Operation 2179 'partselect' 'mult_V_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln17_508 = sext i14 %mult_V_1381" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2180 'sext' 'sext_ln17_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (1.94ns)   --->   "%r_V_1312 = mul i24 %sext_ln70_344, i24 101"   --->   Operation 2181 'mul' 'r_V_1312' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_1382 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1312, i32 10, i32 23"   --->   Operation 2182 'partselect' 'mult_V_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln818_697 = sext i14 %mult_V_1382"   --->   Operation 2183 'sext' 'sext_ln818_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (1.94ns)   --->   "%r_V_1313 = mul i24 %sext_ln70_344, i24 16777135"   --->   Operation 2184 'mul' 'r_V_1313' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1313, i32 10, i32 23"   --->   Operation 2185 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln17_509 = sext i14 %mult_V_1383" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2186 'sext' 'sext_ln17_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (1.94ns)   --->   "%r_V_1314 = mul i23 %sext_ln70_345, i23 8388547"   --->   Operation 2187 'mul' 'r_V_1314' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%mult_V_1384 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1314, i32 10, i32 22"   --->   Operation 2188 'partselect' 'mult_V_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln17_510 = sext i13 %mult_V_1384" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2189 'sext' 'sext_ln17_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (1.94ns)   --->   "%r_V_1315 = mul i23 %sext_ln70_345, i23 8388563"   --->   Operation 2190 'mul' 'r_V_1315' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%mult_V_1385 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1315, i32 10, i32 22"   --->   Operation 2191 'partselect' 'mult_V_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln818_698 = sext i13 %mult_V_1385"   --->   Operation 2192 'sext' 'sext_ln818_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (1.94ns)   --->   "%r_V_1316 = mul i23 %sext_ln70_345, i23 57"   --->   Operation 2193 'mul' 'r_V_1316' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%mult_V_1386 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1316, i32 10, i32 22"   --->   Operation 2194 'partselect' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln818_699 = sext i13 %mult_V_1386"   --->   Operation 2195 'sext' 'sext_ln818_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (1.94ns)   --->   "%r_V_1317 = mul i24 %sext_ln70_344, i24 16777133"   --->   Operation 2196 'mul' 'r_V_1317' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%mult_V_1387 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1317, i32 10, i32 23"   --->   Operation 2197 'partselect' 'mult_V_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln17_511 = sext i14 %mult_V_1387" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2198 'sext' 'sext_ln17_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (1.94ns)   --->   "%r_V_1318 = mul i25 %sext_ln70_343, i25 137"   --->   Operation 2199 'mul' 'r_V_1318' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%mult_V_1388 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1318, i32 10, i32 24"   --->   Operation 2200 'partselect' 'mult_V_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln818_700 = sext i15 %mult_V_1388"   --->   Operation 2201 'sext' 'sext_ln818_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (1.94ns)   --->   "%r_V_1319 = mul i22 %sext_ln70_342, i22 27"   --->   Operation 2202 'mul' 'r_V_1319' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_1389 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1319, i32 10, i32 21"   --->   Operation 2203 'partselect' 'mult_V_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln17_512 = sext i12 %mult_V_1389" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2204 'sext' 'sext_ln17_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (1.94ns)   --->   "%r_V_1320 = mul i22 %sext_ln70_342, i22 4194279"   --->   Operation 2205 'mul' 'r_V_1320' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_1390 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1320, i32 10, i32 21"   --->   Operation 2206 'partselect' 'mult_V_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln17_513 = sext i12 %mult_V_1390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2207 'sext' 'sext_ln17_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (1.94ns)   --->   "%r_V_1321 = mul i24 %sext_ln70_344, i24 16777145"   --->   Operation 2208 'mul' 'r_V_1321' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_1391 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1321, i32 10, i32 23"   --->   Operation 2209 'partselect' 'mult_V_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln818_701 = sext i14 %mult_V_1391"   --->   Operation 2210 'sext' 'sext_ln818_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (1.94ns)   --->   "%r_V_1322 = mul i23 %sext_ln70_345, i23 35"   --->   Operation 2211 'mul' 'r_V_1322' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_1392 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1322, i32 10, i32 22"   --->   Operation 2212 'partselect' 'mult_V_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln17_514 = sext i13 %mult_V_1392" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2213 'sext' 'sext_ln17_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln70_347 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2214 'sext' 'sext_ln70_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln70_348 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2215 'sext' 'sext_ln70_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln70_349 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2216 'sext' 'sext_ln70_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln70_350 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2217 'sext' 'sext_ln70_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln70_351 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2218 'sext' 'sext_ln70_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln70_352 = sext i16 %p_read_179" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2219 'sext' 'sext_ln70_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (1.94ns)   --->   "%r_V_1323 = mul i25 %sext_ln70_352, i25 33554213"   --->   Operation 2220 'mul' 'r_V_1323' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%mult_V_1393 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1323, i32 10, i32 24"   --->   Operation 2221 'partselect' 'mult_V_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln818_702 = sext i15 %mult_V_1393"   --->   Operation 2222 'sext' 'sext_ln818_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_179, i5 0"   --->   Operation 2223 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i21 %shl_ln1273_279"   --->   Operation 2224 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_337 = sub i22 0, i22 %sext_ln1273_400"   --->   Operation 2225 'sub' 'sub_ln1273_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_179, i2 0"   --->   Operation 2226 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i18 %shl_ln1273_280"   --->   Operation 2227 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1324 = sub i22 %sub_ln1273_337, i22 %sext_ln1273_401"   --->   Operation 2228 'sub' 'r_V_1324' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%mult_V_1394 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1324, i32 10, i32 21"   --->   Operation 2229 'partselect' 'mult_V_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln17_515 = sext i12 %mult_V_1394" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2230 'sext' 'sext_ln17_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln17_516 = sext i12 %mult_V_1394" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2231 'sext' 'sext_ln17_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (1.94ns)   --->   "%r_V_1325 = mul i22 %sext_ln70_350, i22 4194277"   --->   Operation 2232 'mul' 'r_V_1325' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%mult_V_1395 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1325, i32 10, i32 21"   --->   Operation 2233 'partselect' 'mult_V_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln17_517 = sext i12 %mult_V_1395" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2234 'sext' 'sext_ln17_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (1.94ns)   --->   "%r_V_1326 = mul i25 %sext_ln70_352, i25 33554301"   --->   Operation 2235 'mul' 'r_V_1326' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_1396 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1326, i32 10, i32 24"   --->   Operation 2236 'partselect' 'mult_V_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln818_703 = sext i15 %mult_V_1396"   --->   Operation 2237 'sext' 'sext_ln818_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%mult_V_1397 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_179, i32 10, i32 15"   --->   Operation 2238 'partselect' 'mult_V_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i6 %mult_V_1397" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2239 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.78ns)   --->   "%r_V_1327 = sub i17 0, i17 %sext_ln70_349"   --->   Operation 2240 'sub' 'r_V_1327' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%mult_V_1398 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1327, i32 10, i32 16"   --->   Operation 2241 'partselect' 'mult_V_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln818_704 = sext i7 %mult_V_1398"   --->   Operation 2242 'sext' 'sext_ln818_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (1.94ns)   --->   "%r_V_1328 = mul i25 %sext_ln70_352, i25 182"   --->   Operation 2243 'mul' 'r_V_1328' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%mult_V_1399 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1328, i32 10, i32 24"   --->   Operation 2244 'partselect' 'mult_V_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln818_705 = sext i15 %mult_V_1399"   --->   Operation 2245 'sext' 'sext_ln818_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (1.94ns)   --->   "%r_V_1329 = mul i25 %sext_ln70_352, i25 207"   --->   Operation 2246 'mul' 'r_V_1329' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%mult_V_1400 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1329, i32 10, i32 24"   --->   Operation 2247 'partselect' 'mult_V_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln818_706 = sext i15 %mult_V_1400"   --->   Operation 2248 'sext' 'sext_ln818_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (1.94ns)   --->   "%r_V_1330 = mul i25 %sext_ln70_352, i25 33554226"   --->   Operation 2249 'mul' 'r_V_1330' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%mult_V_1401 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1330, i32 10, i32 24"   --->   Operation 2250 'partselect' 'mult_V_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln818_707 = sext i15 %mult_V_1401"   --->   Operation 2251 'sext' 'sext_ln818_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (1.94ns)   --->   "%r_V_1331 = mul i25 %sext_ln70_352, i25 173"   --->   Operation 2252 'mul' 'r_V_1331' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%mult_V_1402 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1331, i32 10, i32 24"   --->   Operation 2253 'partselect' 'mult_V_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln818_708 = sext i15 %mult_V_1402"   --->   Operation 2254 'sext' 'sext_ln818_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (1.94ns)   --->   "%r_V_1332 = mul i26 %sext_ln70_348, i26 67108517"   --->   Operation 2255 'mul' 'r_V_1332' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%mult_V_1403 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1332, i32 10, i32 25"   --->   Operation 2256 'partselect' 'mult_V_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (1.94ns)   --->   "%r_V_1333 = mul i21 %sext_ln70_351, i21 13"   --->   Operation 2257 'mul' 'r_V_1333' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%mult_V_1404 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1333, i32 10, i32 20"   --->   Operation 2258 'partselect' 'mult_V_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln818_709 = sext i11 %mult_V_1404"   --->   Operation 2259 'sext' 'sext_ln818_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_179, i1 0"   --->   Operation 2260 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i17 %shl_ln1273_281"   --->   Operation 2261 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i17 %shl_ln1273_281"   --->   Operation 2262 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.79ns)   --->   "%r_V_1334 = sub i18 0, i18 %sext_ln1273_403"   --->   Operation 2263 'sub' 'r_V_1334' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%mult_V_1405 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1334, i32 10, i32 17"   --->   Operation 2264 'partselect' 'mult_V_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln818_710 = sext i8 %mult_V_1405"   --->   Operation 2265 'sext' 'sext_ln818_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (1.94ns)   --->   "%r_V_1335 = mul i24 %sext_ln70_347, i24 16777122"   --->   Operation 2266 'mul' 'r_V_1335' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%mult_V_1406 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1335, i32 10, i32 23"   --->   Operation 2267 'partselect' 'mult_V_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln17_518 = sext i14 %mult_V_1406" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2268 'sext' 'sext_ln17_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (1.94ns)   --->   "%r_V_1336 = mul i24 %sext_ln70_347, i24 16777127"   --->   Operation 2269 'mul' 'r_V_1336' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%mult_V_1407 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1336, i32 10, i32 23"   --->   Operation 2270 'partselect' 'mult_V_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln17_519 = sext i14 %mult_V_1407" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2271 'sext' 'sext_ln17_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (1.94ns)   --->   "%r_V_1337 = mul i25 %sext_ln70_352, i25 146"   --->   Operation 2272 'mul' 'r_V_1337' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1337, i32 10, i32 24"   --->   Operation 2273 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln818_711 = sext i15 %mult_V_1408"   --->   Operation 2274 'sext' 'sext_ln818_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_179, i6 0"   --->   Operation 2275 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i22 %shl_ln1273_282"   --->   Operation 2276 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_179, i3 0"   --->   Operation 2277 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i19 %shl_ln1273_283"   --->   Operation 2278 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i19 %shl_ln1273_283"   --->   Operation 2279 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.82ns)   --->   "%r_V_1338 = sub i23 %sext_ln1273_406, i23 %sext_ln1273_404"   --->   Operation 2280 'sub' 'r_V_1338' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1338, i32 10, i32 22"   --->   Operation 2281 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln17_520 = sext i13 %mult_V_1409" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2282 'sext' 'sext_ln17_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (1.94ns)   --->   "%r_V_1339 = mul i25 %sext_ln70_352, i25 150"   --->   Operation 2283 'mul' 'r_V_1339' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1339, i32 10, i32 24"   --->   Operation 2284 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln818_712 = sext i15 %mult_V_1410"   --->   Operation 2285 'sext' 'sext_ln818_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (1.94ns)   --->   "%r_V_1340 = mul i24 %sext_ln70_347, i24 98"   --->   Operation 2286 'mul' 'r_V_1340' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1340, i32 10, i32 23"   --->   Operation 2287 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln17_521 = sext i14 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2288 'sext' 'sext_ln17_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (1.94ns)   --->   "%r_V_1341 = mul i25 %sext_ln70_352, i25 33554280"   --->   Operation 2289 'mul' 'r_V_1341' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%mult_V_1412 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1341, i32 10, i32 24"   --->   Operation 2290 'partselect' 'mult_V_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln818_713 = sext i15 %mult_V_1412"   --->   Operation 2291 'sext' 'sext_ln818_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.80ns)   --->   "%r_V_1342 = add i20 %sext_ln1273_405, i20 %sext_ln1273_402"   --->   Operation 2292 'add' 'r_V_1342' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%mult_V_1413 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1342, i32 10, i32 19"   --->   Operation 2293 'partselect' 'mult_V_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln818_714 = sext i10 %mult_V_1413"   --->   Operation 2294 'sext' 'sext_ln818_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (1.94ns)   --->   "%r_V_1343 = mul i24 %sext_ln70_347, i24 109"   --->   Operation 2295 'mul' 'r_V_1343' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1343, i32 10, i32 23"   --->   Operation 2296 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln818_715 = sext i14 %mult_V_1414"   --->   Operation 2297 'sext' 'sext_ln818_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (1.94ns)   --->   "%r_V_1344 = mul i25 %sext_ln70_352, i25 33554293"   --->   Operation 2298 'mul' 'r_V_1344' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%mult_V_1415 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1344, i32 10, i32 24"   --->   Operation 2299 'partselect' 'mult_V_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln818_716 = sext i15 %mult_V_1415"   --->   Operation 2300 'sext' 'sext_ln818_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (1.94ns)   --->   "%r_V_1345 = mul i25 %sext_ln70_352, i25 204"   --->   Operation 2301 'mul' 'r_V_1345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%mult_V_1416 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1345, i32 10, i32 24"   --->   Operation 2302 'partselect' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln818_717 = sext i15 %mult_V_1416"   --->   Operation 2303 'sext' 'sext_ln818_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (1.94ns)   --->   "%r_V_1346 = mul i25 %sext_ln70_352, i25 33554232"   --->   Operation 2304 'mul' 'r_V_1346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%mult_V_1417 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1346, i32 10, i32 24"   --->   Operation 2305 'partselect' 'mult_V_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln818_718 = sext i15 %mult_V_1417"   --->   Operation 2306 'sext' 'sext_ln818_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (1.94ns)   --->   "%r_V_1347 = mul i25 %sext_ln70_352, i25 138"   --->   Operation 2307 'mul' 'r_V_1347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%mult_V_1418 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1347, i32 10, i32 24"   --->   Operation 2308 'partselect' 'mult_V_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln818_719 = sext i15 %mult_V_1418"   --->   Operation 2309 'sext' 'sext_ln818_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln70_353 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2310 'sext' 'sext_ln70_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln70_354 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2311 'sext' 'sext_ln70_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln70_355 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2312 'sext' 'sext_ln70_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln70_356 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2313 'sext' 'sext_ln70_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln70_357 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2314 'sext' 'sext_ln70_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln70_358 = sext i16 %p_read_178" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2315 'sext' 'sext_ln70_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_178, i6 0"   --->   Operation 2316 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i22 %shl_ln1273_284"   --->   Operation 2317 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_178, i1 0"   --->   Operation 2318 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i17 %shl_ln1273_285"   --->   Operation 2319 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i17 %shl_ln1273_285"   --->   Operation 2320 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i17 %shl_ln1273_285"   --->   Operation 2321 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.82ns)   --->   "%r_V_1348 = sub i23 %sext_ln1273_407, i23 %sext_ln1273_410"   --->   Operation 2322 'sub' 'r_V_1348' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1348, i32 10, i32 22"   --->   Operation 2323 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln818_720 = sext i13 %mult_V_1419"   --->   Operation 2324 'sext' 'sext_ln818_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (1.94ns)   --->   "%r_V_1349 = mul i25 %sext_ln70_356, i25 33554210"   --->   Operation 2325 'mul' 'r_V_1349' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%mult_V_1420 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1349, i32 10, i32 24"   --->   Operation 2326 'partselect' 'mult_V_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln818_721 = sext i15 %mult_V_1420"   --->   Operation 2327 'sext' 'sext_ln818_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_178, i2 0"   --->   Operation 2328 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i18 %shl_ln1273_286"   --->   Operation 2329 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.82ns)   --->   "%r_V_1350 = sub i23 %sext_ln1273_407, i23 %sext_ln1273_411"   --->   Operation 2330 'sub' 'r_V_1350' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1350, i32 10, i32 22"   --->   Operation 2331 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln818_722 = sext i13 %mult_V_1421"   --->   Operation 2332 'sext' 'sext_ln818_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (1.94ns)   --->   "%r_V_1351 = mul i25 %sext_ln70_356, i25 206"   --->   Operation 2333 'mul' 'r_V_1351' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%mult_V_1422 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1351, i32 10, i32 24"   --->   Operation 2334 'partselect' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln818_723 = sext i15 %mult_V_1422"   --->   Operation 2335 'sext' 'sext_ln818_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_178, i5 0"   --->   Operation 2336 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i21 %shl_ln1273_287"   --->   Operation 2337 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i21 %shl_ln1273_287"   --->   Operation 2338 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.81ns)   --->   "%r_V_1352 = sub i22 %sext_ln1273_413, i22 %sext_ln1273_409"   --->   Operation 2339 'sub' 'r_V_1352' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%mult_V_1423 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1352, i32 10, i32 21"   --->   Operation 2340 'partselect' 'mult_V_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln818_724 = sext i12 %mult_V_1423"   --->   Operation 2341 'sext' 'sext_ln818_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln17_522 = sext i12 %mult_V_1423" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2342 'sext' 'sext_ln17_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (1.94ns)   --->   "%r_V_1353 = mul i24 %sext_ln70_355, i24 16777124"   --->   Operation 2343 'mul' 'r_V_1353' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_1424 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1353, i32 10, i32 23"   --->   Operation 2344 'partselect' 'mult_V_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_523 = sext i14 %mult_V_1424" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2345 'sext' 'sext_ln17_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_178, i32 9, i32 15"   --->   Operation 2346 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i7 %mult_V_1425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2347 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (1.94ns)   --->   "%r_V_1354 = mul i25 %sext_ln70_356, i25 150"   --->   Operation 2348 'mul' 'r_V_1354' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1354, i32 10, i32 24"   --->   Operation 2349 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln818_725 = sext i15 %mult_V_1426"   --->   Operation 2350 'sext' 'sext_ln818_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (1.94ns)   --->   "%r_V_1355 = mul i24 %sext_ln70_355, i24 97"   --->   Operation 2351 'mul' 'r_V_1355' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1355, i32 10, i32 23"   --->   Operation 2352 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln17_524 = sext i14 %mult_V_1427" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2353 'sext' 'sext_ln17_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_178, i3 0"   --->   Operation 2354 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i19 %shl_ln1273_288"   --->   Operation 2355 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.81ns)   --->   "%r_V_1356 = sub i22 %sext_ln1273_413, i22 %sext_ln1273_414"   --->   Operation 2356 'sub' 'r_V_1356' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%mult_V_1428 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1356, i32 10, i32 21"   --->   Operation 2357 'partselect' 'mult_V_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln818_726 = sext i12 %mult_V_1428"   --->   Operation 2358 'sext' 'sext_ln818_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_178, i8 0"   --->   Operation 2359 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i24 %shl_ln1273_289"   --->   Operation 2360 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.83ns)   --->   "%r_V_1357 = sub i25 %sext_ln1273_415, i25 %sext_ln1273_412"   --->   Operation 2361 'sub' 'r_V_1357' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1357, i32 10, i32 24"   --->   Operation 2362 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln818_727 = sext i15 %mult_V_1429"   --->   Operation 2363 'sext' 'sext_ln818_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (1.94ns)   --->   "%r_V_1358 = mul i25 %sext_ln70_356, i25 33554301"   --->   Operation 2364 'mul' 'r_V_1358' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%mult_V_1430 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1358, i32 10, i32 24"   --->   Operation 2365 'partselect' 'mult_V_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln818_728 = sext i15 %mult_V_1430"   --->   Operation 2366 'sext' 'sext_ln818_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.78ns)   --->   "%r_V_1359 = sub i17 0, i17 %sext_ln70_357"   --->   Operation 2367 'sub' 'r_V_1359' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%mult_V_1431 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1359, i32 10, i32 16"   --->   Operation 2368 'partselect' 'mult_V_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln17_525 = sext i7 %mult_V_1431" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2369 'sext' 'sext_ln17_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (1.94ns)   --->   "%r_V_1360 = mul i26 %sext_ln70_354, i26 277"   --->   Operation 2370 'mul' 'r_V_1360' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%mult_V_1432 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1360, i32 10, i32 25"   --->   Operation 2371 'partselect' 'mult_V_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (1.94ns)   --->   "%r_V_1361 = mul i23 %sext_ln70_353, i23 42"   --->   Operation 2372 'mul' 'r_V_1361' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%mult_V_1433 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1361, i32 10, i32 22"   --->   Operation 2373 'partselect' 'mult_V_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.82ns)   --->   "%r_V_1362 = sub i23 %sext_ln70_353, i23 %sext_ln1273_407"   --->   Operation 2374 'sub' 'r_V_1362' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1362, i32 10, i32 22"   --->   Operation 2375 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln17_526 = sext i13 %mult_V_1434" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2376 'sext' 'sext_ln17_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (1.94ns)   --->   "%r_V_1363 = mul i25 %sext_ln70_356, i25 152"   --->   Operation 2377 'mul' 'r_V_1363' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%mult_V_1435 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1363, i32 10, i32 24"   --->   Operation 2378 'partselect' 'mult_V_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln818_730 = sext i15 %mult_V_1435"   --->   Operation 2379 'sext' 'sext_ln818_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (1.94ns)   --->   "%r_V_1364 = mul i24 %sext_ln70_355, i24 16777149"   --->   Operation 2380 'mul' 'r_V_1364' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%mult_V_1436 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1364, i32 10, i32 23"   --->   Operation 2381 'partselect' 'mult_V_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln818_731 = sext i14 %mult_V_1436"   --->   Operation 2382 'sext' 'sext_ln818_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.79ns)   --->   "%r_V_1365 = sub i18 0, i18 %sext_ln1273_408"   --->   Operation 2383 'sub' 'r_V_1365' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%mult_V_1437 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1365, i32 10, i32 17"   --->   Operation 2384 'partselect' 'mult_V_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln17_527 = sext i8 %mult_V_1437" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2385 'sext' 'sext_ln17_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (1.94ns)   --->   "%r_V_1366 = mul i25 %sext_ln70_356, i25 247"   --->   Operation 2386 'mul' 'r_V_1366' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%mult_V_1438 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1366, i32 10, i32 24"   --->   Operation 2387 'partselect' 'mult_V_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln818_732 = sext i15 %mult_V_1438"   --->   Operation 2388 'sext' 'sext_ln818_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (1.94ns)   --->   "%r_V_1367 = mul i25 %sext_ln70_356, i25 33554259"   --->   Operation 2389 'mul' 'r_V_1367' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%mult_V_1439 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1367, i32 10, i32 24"   --->   Operation 2390 'partselect' 'mult_V_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln818_733 = sext i15 %mult_V_1439"   --->   Operation 2391 'sext' 'sext_ln818_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (1.94ns)   --->   "%r_V_1368 = mul i25 %sext_ln70_356, i25 147"   --->   Operation 2392 'mul' 'r_V_1368' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_1440 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1368, i32 10, i32 24"   --->   Operation 2393 'partselect' 'mult_V_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln818_734 = sext i15 %mult_V_1440"   --->   Operation 2394 'sext' 'sext_ln818_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (1.94ns)   --->   "%r_V_1369 = mul i25 %sext_ln70_356, i25 33554254"   --->   Operation 2395 'mul' 'r_V_1369' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%mult_V_1441 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1369, i32 10, i32 24"   --->   Operation 2396 'partselect' 'mult_V_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln818_735 = sext i15 %mult_V_1441"   --->   Operation 2397 'sext' 'sext_ln818_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (1.94ns)   --->   "%r_V_1370 = mul i25 %sext_ln70_356, i25 244"   --->   Operation 2398 'mul' 'r_V_1370' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%mult_V_1442 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1370, i32 10, i32 24"   --->   Operation 2399 'partselect' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln818_736 = sext i15 %mult_V_1442"   --->   Operation 2400 'sext' 'sext_ln818_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (1.94ns)   --->   "%r_V_1371 = mul i22 %sext_ln70_358, i22 4194275"   --->   Operation 2401 'mul' 'r_V_1371' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%mult_V_1443 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1371, i32 10, i32 21"   --->   Operation 2402 'partselect' 'mult_V_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln17_528 = sext i12 %mult_V_1443" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2403 'sext' 'sext_ln17_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (1.94ns)   --->   "%r_V_1372 = mul i24 %sext_ln70_355, i24 16777107"   --->   Operation 2404 'mul' 'r_V_1372' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%mult_V_1444 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1372, i32 10, i32 23"   --->   Operation 2405 'partselect' 'mult_V_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln818_737 = sext i14 %mult_V_1444"   --->   Operation 2406 'sext' 'sext_ln818_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (1.94ns)   --->   "%r_V_1373 = mul i24 %sext_ln70_355, i24 93"   --->   Operation 2407 'mul' 'r_V_1373' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_1445 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1373, i32 10, i32 23"   --->   Operation 2408 'partselect' 'mult_V_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln818_738 = sext i14 %mult_V_1445"   --->   Operation 2409 'sext' 'sext_ln818_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (1.94ns)   --->   "%r_V_1374 = mul i23 %sext_ln70_353, i23 8388561"   --->   Operation 2410 'mul' 'r_V_1374' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%mult_V_1446 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1374, i32 10, i32 22"   --->   Operation 2411 'partselect' 'mult_V_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln818_739 = sext i13 %mult_V_1446"   --->   Operation 2412 'sext' 'sext_ln818_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (1.94ns)   --->   "%r_V_1375 = mul i24 %sext_ln70_355, i24 16777128"   --->   Operation 2413 'mul' 'r_V_1375' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%mult_V_1447 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1375, i32 10, i32 23"   --->   Operation 2414 'partselect' 'mult_V_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln818_740 = sext i14 %mult_V_1447"   --->   Operation 2415 'sext' 'sext_ln818_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln70_359 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2416 'sext' 'sext_ln70_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln70_360 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2417 'sext' 'sext_ln70_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln70_361 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2418 'sext' 'sext_ln70_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln70_362 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2419 'sext' 'sext_ln70_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln70_363 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2420 'sext' 'sext_ln70_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln70_364 = sext i16 %p_read_177" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2421 'sext' 'sext_ln70_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_177, i5 0"   --->   Operation 2422 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i21 %shl_ln1273_290"   --->   Operation 2423 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i21 %shl_ln1273_290"   --->   Operation 2424 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_177, i3 0"   --->   Operation 2425 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i19 %shl_ln1273_291"   --->   Operation 2426 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.81ns)   --->   "%r_V_1376 = add i22 %sext_ln1273_417, i22 %sext_ln1273_418"   --->   Operation 2427 'add' 'r_V_1376' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%mult_V_1448 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1376, i32 10, i32 21"   --->   Operation 2428 'partselect' 'mult_V_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln17_529 = sext i12 %mult_V_1448" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2429 'sext' 'sext_ln17_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (1.94ns)   --->   "%r_V_1377 = mul i25 %sext_ln70_363, i25 33554277"   --->   Operation 2430 'mul' 'r_V_1377' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%mult_V_1449 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1377, i32 10, i32 24"   --->   Operation 2431 'partselect' 'mult_V_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln818_741 = sext i15 %mult_V_1449"   --->   Operation 2432 'sext' 'sext_ln818_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_177, i8 0"   --->   Operation 2433 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i24 %shl_ln1273_292"   --->   Operation 2434 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_177, i4 0"   --->   Operation 2435 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i20 %shl_ln1273_293"   --->   Operation 2436 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (0.83ns)   --->   "%r_V_1378 = add i25 %sext_ln1273_419, i25 %sext_ln1273_420"   --->   Operation 2437 'add' 'r_V_1378' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%mult_V_1450 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1378, i32 10, i32 24"   --->   Operation 2438 'partselect' 'mult_V_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln818_742 = sext i15 %mult_V_1450"   --->   Operation 2439 'sext' 'sext_ln818_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (1.94ns)   --->   "%r_V_1379 = mul i24 %sext_ln70_362, i24 16777139"   --->   Operation 2440 'mul' 'r_V_1379' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%mult_V_1451 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1379, i32 10, i32 23"   --->   Operation 2441 'partselect' 'mult_V_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln818_743 = sext i14 %mult_V_1451"   --->   Operation 2442 'sext' 'sext_ln818_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.81ns)   --->   "%r_V_1380 = sub i22 %sext_ln1273_418, i22 %sext_ln1273_417"   --->   Operation 2443 'sub' 'r_V_1380' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%mult_V_1452 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1380, i32 10, i32 21"   --->   Operation 2444 'partselect' 'mult_V_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln818_744 = sext i12 %mult_V_1452"   --->   Operation 2445 'sext' 'sext_ln818_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.78ns)   --->   "%r_V_1381 = sub i17 0, i17 %sext_ln70_361"   --->   Operation 2446 'sub' 'r_V_1381' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%mult_V_1453 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1381, i32 10, i32 16"   --->   Operation 2447 'partselect' 'mult_V_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln17_530 = sext i7 %mult_V_1453" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2448 'sext' 'sext_ln17_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (1.94ns)   --->   "%r_V_1382 = mul i26 %sext_ln70_360, i26 67108364"   --->   Operation 2449 'mul' 'r_V_1382' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%mult_V_1454 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1382, i32 10, i32 25"   --->   Operation 2450 'partselect' 'mult_V_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (1.94ns)   --->   "%r_V_1383 = mul i24 %sext_ln70_362, i24 16777125"   --->   Operation 2451 'mul' 'r_V_1383' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%mult_V_1455 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1383, i32 10, i32 23"   --->   Operation 2452 'partselect' 'mult_V_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln17_531 = sext i14 %mult_V_1455" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2453 'sext' 'sext_ln17_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (1.94ns)   --->   "%r_V_1384 = mul i23 %sext_ln70_359, i23 45"   --->   Operation 2454 'mul' 'r_V_1384' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%mult_V_1456 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1384, i32 10, i32 22"   --->   Operation 2455 'partselect' 'mult_V_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln17_532 = sext i13 %mult_V_1456" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2456 'sext' 'sext_ln17_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (1.94ns)   --->   "%r_V_1385 = mul i24 %sext_ln70_362, i24 93"   --->   Operation 2457 'mul' 'r_V_1385' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%mult_V_1457 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1385, i32 10, i32 23"   --->   Operation 2458 'partselect' 'mult_V_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln17_533 = sext i14 %mult_V_1457" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2459 'sext' 'sext_ln17_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (1.94ns)   --->   "%r_V_1386 = mul i26 %sext_ln70_360, i26 67108485"   --->   Operation 2460 'mul' 'r_V_1386' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%mult_V_1458 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1386, i32 10, i32 25"   --->   Operation 2461 'partselect' 'mult_V_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (1.94ns)   --->   "%r_V_1387 = mul i24 %sext_ln70_362, i24 16777103"   --->   Operation 2462 'mul' 'r_V_1387' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_1459 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1387, i32 10, i32 23"   --->   Operation 2463 'partselect' 'mult_V_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln17_534 = sext i14 %mult_V_1459" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2464 'sext' 'sext_ln17_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (1.94ns)   --->   "%r_V_1388 = mul i25 %sext_ln70_363, i25 33554211"   --->   Operation 2465 'mul' 'r_V_1388' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%mult_V_1460 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1388, i32 10, i32 24"   --->   Operation 2466 'partselect' 'mult_V_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln818_745 = sext i15 %mult_V_1460"   --->   Operation 2467 'sext' 'sext_ln818_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (1.94ns)   --->   "%r_V_1389 = mul i26 %sext_ln70_360, i26 67108561"   --->   Operation 2468 'mul' 'r_V_1389' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%mult_V_1461 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1389, i32 10, i32 25"   --->   Operation 2469 'partselect' 'mult_V_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (1.94ns)   --->   "%r_V_1390 = mul i25 %sext_ln70_363, i25 140"   --->   Operation 2470 'mul' 'r_V_1390' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%mult_V_1462 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1390, i32 10, i32 24"   --->   Operation 2471 'partselect' 'mult_V_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln818_746 = sext i15 %mult_V_1462"   --->   Operation 2472 'sext' 'sext_ln818_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (1.94ns)   --->   "%r_V_1391 = mul i24 %sext_ln70_362, i24 16777097"   --->   Operation 2473 'mul' 'r_V_1391' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%mult_V_1463 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1391, i32 10, i32 23"   --->   Operation 2474 'partselect' 'mult_V_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln17_535 = sext i14 %mult_V_1463" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2475 'sext' 'sext_ln17_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (1.94ns)   --->   "%r_V_1392 = mul i25 %sext_ln70_363, i25 169"   --->   Operation 2476 'mul' 'r_V_1392' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%mult_V_1464 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1392, i32 10, i32 24"   --->   Operation 2477 'partselect' 'mult_V_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.83ns)   --->   "%r_V_1393 = sub i25 %sext_ln1273_419, i25 %sext_ln1273_416"   --->   Operation 2478 'sub' 'r_V_1393' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%mult_V_1465 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1393, i32 10, i32 24"   --->   Operation 2479 'partselect' 'mult_V_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln818_748 = sext i15 %mult_V_1465"   --->   Operation 2480 'sext' 'sext_ln818_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (1.94ns)   --->   "%r_V_1394 = mul i25 %sext_ln70_363, i25 141"   --->   Operation 2481 'mul' 'r_V_1394' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%mult_V_1466 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1394, i32 10, i32 24"   --->   Operation 2482 'partselect' 'mult_V_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln818_749 = sext i15 %mult_V_1466"   --->   Operation 2483 'sext' 'sext_ln818_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (1.94ns)   --->   "%r_V_1395 = mul i21 %sext_ln70_364, i21 11"   --->   Operation 2484 'mul' 'r_V_1395' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%mult_V_1467 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1395, i32 10, i32 20"   --->   Operation 2485 'partselect' 'mult_V_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln17_536 = sext i11 %mult_V_1467" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2486 'sext' 'sext_ln17_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (1.94ns)   --->   "%r_V_1396 = mul i26 %sext_ln70_360, i26 67108504"   --->   Operation 2487 'mul' 'r_V_1396' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%mult_V_1468 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1396, i32 10, i32 25"   --->   Operation 2488 'partselect' 'mult_V_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_177, i1 0"   --->   Operation 2489 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i17 %shl_ln1273_294"   --->   Operation 2490 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.79ns)   --->   "%r_V_1397 = sub i18 0, i18 %sext_ln1273_421"   --->   Operation 2491 'sub' 'r_V_1397' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%mult_V_1469 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1397, i32 10, i32 17"   --->   Operation 2492 'partselect' 'mult_V_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln818_751 = sext i8 %mult_V_1469"   --->   Operation 2493 'sext' 'sext_ln818_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (1.94ns)   --->   "%r_V_1398 = mul i21 %sext_ln70_364, i21 2097141"   --->   Operation 2494 'mul' 'r_V_1398' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_1470 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1398, i32 10, i32 20"   --->   Operation 2495 'partselect' 'mult_V_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln818_752 = sext i11 %mult_V_1470"   --->   Operation 2496 'sext' 'sext_ln818_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (1.94ns)   --->   "%r_V_1399 = mul i25 %sext_ln70_363, i25 155"   --->   Operation 2497 'mul' 'r_V_1399' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%mult_V_1471 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1399, i32 10, i32 24"   --->   Operation 2498 'partselect' 'mult_V_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln818_753 = sext i15 %mult_V_1471"   --->   Operation 2499 'sext' 'sext_ln818_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (1.94ns)   --->   "%r_V_1400 = mul i24 %sext_ln70_362, i24 73"   --->   Operation 2500 'mul' 'r_V_1400' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1400, i32 10, i32 23"   --->   Operation 2501 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln17_537 = sext i14 %mult_V_1472" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2502 'sext' 'sext_ln17_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (1.94ns)   --->   "%r_V_1401 = mul i24 %sext_ln70_362, i24 82"   --->   Operation 2503 'mul' 'r_V_1401' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%mult_V_1473 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1401, i32 10, i32 23"   --->   Operation 2504 'partselect' 'mult_V_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (1.94ns)   --->   "%r_V_1402 = mul i25 %sext_ln70_363, i25 33554261"   --->   Operation 2505 'mul' 'r_V_1402' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%mult_V_1474 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1402, i32 10, i32 24"   --->   Operation 2506 'partselect' 'mult_V_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln818_755 = sext i15 %mult_V_1474"   --->   Operation 2507 'sext' 'sext_ln818_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (1.94ns)   --->   "%r_V_1403 = mul i26 %sext_ln70_360, i26 332"   --->   Operation 2508 'mul' 'r_V_1403' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_1475 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1403, i32 10, i32 25"   --->   Operation 2509 'partselect' 'mult_V_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (1.94ns)   --->   "%r_V_1404 = mul i26 %sext_ln70_360, i26 67108537"   --->   Operation 2510 'mul' 'r_V_1404' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1404, i32 10, i32 25"   --->   Operation 2511 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln70_365 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2512 'sext' 'sext_ln70_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln70_366 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2513 'sext' 'sext_ln70_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln70_367 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2514 'sext' 'sext_ln70_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln70_368 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2515 'sext' 'sext_ln70_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln70_369 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2516 'sext' 'sext_ln70_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln70_370 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2517 'sext' 'sext_ln70_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln70_371 = sext i16 %p_read_176" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2518 'sext' 'sext_ln70_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (1.94ns)   --->   "%r_V_1405 = mul i24 %sext_ln70_371, i24 95"   --->   Operation 2519 'mul' 'r_V_1405' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%mult_V_1477 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1405, i32 10, i32 23"   --->   Operation 2520 'partselect' 'mult_V_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln17_538 = sext i14 %mult_V_1477" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2521 'sext' 'sext_ln17_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.78ns)   --->   "%r_V_1406 = sub i17 0, i17 %sext_ln70_370"   --->   Operation 2522 'sub' 'r_V_1406' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%mult_V_1478 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1406, i32 10, i32 16"   --->   Operation 2523 'partselect' 'mult_V_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln17_539 = sext i7 %mult_V_1478" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2524 'sext' 'sext_ln17_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (1.94ns)   --->   "%r_V_1407 = mul i25 %sext_ln70_369, i25 33554293"   --->   Operation 2525 'mul' 'r_V_1407' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%mult_V_1479 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1407, i32 10, i32 24"   --->   Operation 2526 'partselect' 'mult_V_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln818_756 = sext i15 %mult_V_1479"   --->   Operation 2527 'sext' 'sext_ln818_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_176, i8 0"   --->   Operation 2528 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i24 %shl_ln1273_295"   --->   Operation 2529 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_176, i1 0"   --->   Operation 2530 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i17 %shl_ln1273_296"   --->   Operation 2531 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i17 %shl_ln1273_296"   --->   Operation 2532 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.83ns)   --->   "%r_V_1408 = add i25 %sext_ln1273_422, i25 %sext_ln1273_424"   --->   Operation 2533 'add' 'r_V_1408' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%mult_V_1480 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1408, i32 10, i32 24"   --->   Operation 2534 'partselect' 'mult_V_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln818_757 = sext i15 %mult_V_1480"   --->   Operation 2535 'sext' 'sext_ln818_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (1.94ns)   --->   "%r_V_1409 = mul i25 %sext_ln70_369, i25 180"   --->   Operation 2536 'mul' 'r_V_1409' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1409, i32 10, i32 24"   --->   Operation 2537 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln818_758 = sext i15 %mult_V_1481"   --->   Operation 2538 'sext' 'sext_ln818_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_176, i2 0"   --->   Operation 2539 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i18 %shl_ln1273_297"   --->   Operation 2540 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.79ns)   --->   "%r_V_1410 = add i19 %sext_ln1273_425, i19 %sext_ln70_368"   --->   Operation 2541 'add' 'r_V_1410' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%mult_V_1482 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1410, i32 10, i32 18"   --->   Operation 2542 'partselect' 'mult_V_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln17_540 = sext i9 %mult_V_1482" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2543 'sext' 'sext_ln17_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_176, i6 0"   --->   Operation 2544 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i22 %shl_ln1273_298"   --->   Operation 2545 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_354 = sub i23 0, i23 %sext_ln1273_426"   --->   Operation 2546 'sub' 'sub_ln1273_354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_176, i3 0"   --->   Operation 2547 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i19 %shl_ln1273_299"   --->   Operation 2548 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i19 %shl_ln1273_299"   --->   Operation 2549 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i19 %shl_ln1273_299"   --->   Operation 2550 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1411 = sub i23 %sub_ln1273_354, i23 %sext_ln1273_429"   --->   Operation 2551 'sub' 'r_V_1411' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%mult_V_1483 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1411, i32 10, i32 22"   --->   Operation 2552 'partselect' 'mult_V_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln17_541 = sext i13 %mult_V_1483" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2553 'sext' 'sext_ln17_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (1.94ns)   --->   "%r_V_1412 = mul i23 %sext_ln70_366, i23 8388555"   --->   Operation 2554 'mul' 'r_V_1412' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%mult_V_1484 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1412, i32 10, i32 22"   --->   Operation 2555 'partselect' 'mult_V_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln17_542 = sext i13 %mult_V_1484" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2556 'sext' 'sext_ln17_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (1.94ns)   --->   "%r_V_1413 = mul i23 %sext_ln70_366, i23 37"   --->   Operation 2557 'mul' 'r_V_1413' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%mult_V_1485 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1413, i32 10, i32 22"   --->   Operation 2558 'partselect' 'mult_V_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln17_543 = sext i13 %mult_V_1485" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2559 'sext' 'sext_ln17_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (1.94ns)   --->   "%r_V_1414 = mul i24 %sext_ln70_371, i24 16777128"   --->   Operation 2560 'mul' 'r_V_1414' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%mult_V_1486 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1414, i32 10, i32 23"   --->   Operation 2561 'partselect' 'mult_V_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln17_544 = sext i14 %mult_V_1486" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2562 'sext' 'sext_ln17_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_176, i5 0"   --->   Operation 2563 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i21 %shl_ln1273_300"   --->   Operation 2564 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.81ns)   --->   "%r_V_1415 = sub i22 0, i22 %sext_ln1273_430"   --->   Operation 2565 'sub' 'r_V_1415' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%mult_V_1487 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1415, i32 10, i32 21"   --->   Operation 2566 'partselect' 'mult_V_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln17_545 = sext i12 %mult_V_1487" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2567 'sext' 'sext_ln17_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.80ns)   --->   "%r_V_1416 = sub i20 %sext_ln1273_428, i20 %sext_ln1273_423"   --->   Operation 2568 'sub' 'r_V_1416' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%mult_V_1488 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1416, i32 10, i32 19"   --->   Operation 2569 'partselect' 'mult_V_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln17_546 = sext i10 %mult_V_1488" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2570 'sext' 'sext_ln17_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (1.94ns)   --->   "%r_V_1417 = mul i24 %sext_ln70_371, i24 76"   --->   Operation 2571 'mul' 'r_V_1417' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1417, i32 10, i32 23"   --->   Operation 2572 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln818_759 = sext i14 %mult_V_1489"   --->   Operation 2573 'sext' 'sext_ln818_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (1.94ns)   --->   "%r_V_1418 = mul i25 %sext_ln70_369, i25 197"   --->   Operation 2574 'mul' 'r_V_1418' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%mult_V_1490 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1418, i32 10, i32 24"   --->   Operation 2575 'partselect' 'mult_V_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln818_760 = sext i15 %mult_V_1490"   --->   Operation 2576 'sext' 'sext_ln818_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (1.94ns)   --->   "%r_V_1419 = mul i22 %sext_ln70_367, i22 4194278"   --->   Operation 2577 'mul' 'r_V_1419' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%mult_V_1491 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1419, i32 10, i32 21"   --->   Operation 2578 'partselect' 'mult_V_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln818_761 = sext i12 %mult_V_1491"   --->   Operation 2579 'sext' 'sext_ln818_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (1.94ns)   --->   "%r_V_1420 = mul i24 %sext_ln70_371, i24 70"   --->   Operation 2580 'mul' 'r_V_1420' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%mult_V_1492 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1420, i32 10, i32 23"   --->   Operation 2581 'partselect' 'mult_V_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln17_547 = sext i14 %mult_V_1492" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2582 'sext' 'sext_ln17_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (1.94ns)   --->   "%r_V_1421 = mul i24 %sext_ln70_371, i24 16777112"   --->   Operation 2583 'mul' 'r_V_1421' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%mult_V_1493 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1421, i32 10, i32 23"   --->   Operation 2584 'partselect' 'mult_V_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln818_762 = sext i14 %mult_V_1493"   --->   Operation 2585 'sext' 'sext_ln818_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (1.94ns)   --->   "%r_V_1422 = mul i24 %sext_ln70_371, i24 106"   --->   Operation 2586 'mul' 'r_V_1422' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%mult_V_1494 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1422, i32 10, i32 23"   --->   Operation 2587 'partselect' 'mult_V_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (1.94ns)   --->   "%r_V_1423 = mul i25 %sext_ln70_369, i25 189"   --->   Operation 2588 'mul' 'r_V_1423' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_1495 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1423, i32 10, i32 24"   --->   Operation 2589 'partselect' 'mult_V_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln818_764 = sext i15 %mult_V_1495"   --->   Operation 2590 'sext' 'sext_ln818_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.80ns)   --->   "%r_V_1424 = sub i20 %sext_ln70_365, i20 %sext_ln1273_428"   --->   Operation 2591 'sub' 'r_V_1424' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%mult_V_1496 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1424, i32 10, i32 19"   --->   Operation 2592 'partselect' 'mult_V_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln17_548 = sext i10 %mult_V_1496" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2593 'sext' 'sext_ln17_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.80ns)   --->   "%r_V_1425 = sub i20 %sext_ln1273_423, i20 %sext_ln1273_428"   --->   Operation 2594 'sub' 'r_V_1425' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%mult_V_1497 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1425, i32 10, i32 19"   --->   Operation 2595 'partselect' 'mult_V_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln17_549 = sext i10 %mult_V_1497" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2596 'sext' 'sext_ln17_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (1.94ns)   --->   "%r_V_1426 = mul i24 %sext_ln70_371, i24 99"   --->   Operation 2597 'mul' 'r_V_1426' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%mult_V_1498 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1426, i32 10, i32 23"   --->   Operation 2598 'partselect' 'mult_V_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln818_765 = sext i14 %mult_V_1498"   --->   Operation 2599 'sext' 'sext_ln818_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (1.94ns)   --->   "%r_V_1427 = mul i25 %sext_ln70_369, i25 178"   --->   Operation 2600 'mul' 'r_V_1427' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%mult_V_1499 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1427, i32 10, i32 24"   --->   Operation 2601 'partselect' 'mult_V_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln818_766 = sext i15 %mult_V_1499"   --->   Operation 2602 'sext' 'sext_ln818_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (1.94ns)   --->   "%r_V_1428 = mul i23 %sext_ln70_366, i23 59"   --->   Operation 2603 'mul' 'r_V_1428' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%mult_V_1500 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1428, i32 10, i32 22"   --->   Operation 2604 'partselect' 'mult_V_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln17_550 = sext i13 %mult_V_1500" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2605 'sext' 'sext_ln17_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (1.94ns)   --->   "%r_V_1429 = mul i23 %sext_ln70_366, i23 8388573"   --->   Operation 2606 'mul' 'r_V_1429' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%mult_V_1501 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1429, i32 10, i32 22"   --->   Operation 2607 'partselect' 'mult_V_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln818_767 = sext i13 %mult_V_1501"   --->   Operation 2608 'sext' 'sext_ln818_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (1.94ns)   --->   "%r_V_1430 = mul i22 %sext_ln70_367, i22 21"   --->   Operation 2609 'mul' 'r_V_1430' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%mult_V_1502 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1430, i32 10, i32 21"   --->   Operation 2610 'partselect' 'mult_V_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln17_551 = sext i12 %mult_V_1502" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2611 'sext' 'sext_ln17_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_176, i7 0"   --->   Operation 2612 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i23 %shl_ln1273_301"   --->   Operation 2613 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (0.82ns)   --->   "%r_V_1431 = sub i24 %sext_ln1273_427, i24 %sext_ln1273_431"   --->   Operation 2614 'sub' 'r_V_1431' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%mult_V_1503 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1431, i32 10, i32 23"   --->   Operation 2615 'partselect' 'mult_V_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln17_552 = sext i14 %mult_V_1503" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2616 'sext' 'sext_ln17_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_176, i4 0"   --->   Operation 2617 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i20 %shl_ln1273_302"   --->   Operation 2618 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.80ns)   --->   "%r_V_1432 = sub i21 0, i21 %sext_ln1273_432"   --->   Operation 2619 'sub' 'r_V_1432' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_1504 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1432, i32 10, i32 20"   --->   Operation 2620 'partselect' 'mult_V_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln818_768 = sext i11 %mult_V_1504"   --->   Operation 2621 'sext' 'sext_ln818_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (1.94ns)   --->   "%r_V_1433 = mul i24 %sext_ln70_371, i24 16777146"   --->   Operation 2622 'mul' 'r_V_1433' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%mult_V_1505 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1433, i32 10, i32 23"   --->   Operation 2623 'partselect' 'mult_V_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln818_769 = sext i14 %mult_V_1505"   --->   Operation 2624 'sext' 'sext_ln818_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (1.94ns)   --->   "%r_V_1434 = mul i25 %sext_ln70_369, i25 205"   --->   Operation 2625 'mul' 'r_V_1434' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%mult_V_1506 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1434, i32 10, i32 24"   --->   Operation 2626 'partselect' 'mult_V_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln818_770 = sext i15 %mult_V_1506"   --->   Operation 2627 'sext' 'sext_ln818_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln70_372 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2628 'sext' 'sext_ln70_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln70_373 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2629 'sext' 'sext_ln70_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln70_374 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2630 'sext' 'sext_ln70_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln70_375 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2631 'sext' 'sext_ln70_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln70_376 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2632 'sext' 'sext_ln70_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln70_377 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2633 'sext' 'sext_ln70_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln70_378 = sext i16 %p_read_175" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2634 'sext' 'sext_ln70_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (1.94ns)   --->   "%r_V_1435 = mul i24 %sext_ln70_378, i24 16777131"   --->   Operation 2635 'mul' 'r_V_1435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%mult_V_1507 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1435, i32 10, i32 23"   --->   Operation 2636 'partselect' 'mult_V_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln818_771 = sext i14 %mult_V_1507"   --->   Operation 2637 'sext' 'sext_ln818_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_175, i5 0"   --->   Operation 2638 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i21 %shl_ln1273_303"   --->   Operation 2639 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_175, i1 0"   --->   Operation 2640 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i17 %shl_ln1273_304"   --->   Operation 2641 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.81ns)   --->   "%r_V_1436 = sub i22 %sext_ln1273_433, i22 %sext_ln1273_434"   --->   Operation 2642 'sub' 'r_V_1436' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%mult_V_1508 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1436, i32 10, i32 21"   --->   Operation 2643 'partselect' 'mult_V_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln17_553 = sext i12 %mult_V_1508" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2644 'sext' 'sext_ln17_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (1.94ns)   --->   "%r_V_1437 = mul i24 %sext_ln70_378, i24 87"   --->   Operation 2645 'mul' 'r_V_1437' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%mult_V_1509 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1437, i32 10, i32 23"   --->   Operation 2646 'partselect' 'mult_V_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln818_772 = sext i14 %mult_V_1509"   --->   Operation 2647 'sext' 'sext_ln818_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (1.94ns)   --->   "%r_V_1438 = mul i24 %sext_ln70_378, i24 78"   --->   Operation 2648 'mul' 'r_V_1438' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%mult_V_1510 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1438, i32 10, i32 23"   --->   Operation 2649 'partselect' 'mult_V_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln17_554 = sext i14 %mult_V_1510" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2650 'sext' 'sext_ln17_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (1.94ns)   --->   "%r_V_1439 = mul i24 %sext_ln70_378, i24 109"   --->   Operation 2651 'mul' 'r_V_1439' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%mult_V_1511 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1439, i32 10, i32 23"   --->   Operation 2652 'partselect' 'mult_V_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln818_773 = sext i14 %mult_V_1511"   --->   Operation 2653 'sext' 'sext_ln818_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (1.94ns)   --->   "%r_V_1440 = mul i24 %sext_ln70_378, i24 16777133"   --->   Operation 2654 'mul' 'r_V_1440' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%mult_V_1512 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1440, i32 10, i32 23"   --->   Operation 2655 'partselect' 'mult_V_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln17_555 = sext i14 %mult_V_1512" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2656 'sext' 'sext_ln17_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (1.94ns)   --->   "%r_V_1441 = mul i23 %sext_ln70_375, i23 43"   --->   Operation 2657 'mul' 'r_V_1441' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%mult_V_1513 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1441, i32 10, i32 22"   --->   Operation 2658 'partselect' 'mult_V_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln17_556 = sext i13 %mult_V_1513" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2659 'sext' 'sext_ln17_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (1.94ns)   --->   "%r_V_1442 = mul i24 %sext_ln70_378, i24 16777130"   --->   Operation 2660 'mul' 'r_V_1442' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1442, i32 10, i32 23"   --->   Operation 2661 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln17_557 = sext i14 %mult_V_1514" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2662 'sext' 'sext_ln17_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (1.94ns)   --->   "%r_V_1443 = mul i24 %sext_ln70_378, i24 122"   --->   Operation 2663 'mul' 'r_V_1443' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%mult_V_1515 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1443, i32 10, i32 23"   --->   Operation 2664 'partselect' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln17_558 = sext i14 %mult_V_1515" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2665 'sext' 'sext_ln17_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.78ns)   --->   "%r_V_1444 = sub i17 0, i17 %sext_ln70_376"   --->   Operation 2666 'sub' 'r_V_1444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%mult_V_1516 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1444, i32 10, i32 16"   --->   Operation 2667 'partselect' 'mult_V_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln818_774 = sext i7 %mult_V_1516"   --->   Operation 2668 'sext' 'sext_ln818_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln17_559 = sext i7 %mult_V_1516" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2669 'sext' 'sext_ln17_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln17_560 = sext i7 %mult_V_1516" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2670 'sext' 'sext_ln17_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (1.94ns)   --->   "%r_V_1445 = mul i23 %sext_ln70_375, i23 35"   --->   Operation 2671 'mul' 'r_V_1445' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%mult_V_1517 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1445, i32 10, i32 22"   --->   Operation 2672 'partselect' 'mult_V_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln17_561 = sext i13 %mult_V_1517" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2673 'sext' 'sext_ln17_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_175, i6 0"   --->   Operation 2674 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i22 %shl_ln1273_305"   --->   Operation 2675 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.82ns)   --->   "%r_V_1446 = sub i23 %sext_ln1273_435, i23 %sext_ln70_375"   --->   Operation 2676 'sub' 'r_V_1446' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%mult_V_1518 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1446, i32 10, i32 22"   --->   Operation 2677 'partselect' 'mult_V_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln17_562 = sext i13 %mult_V_1518" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2678 'sext' 'sext_ln17_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (1.94ns)   --->   "%r_V_1447 = mul i25 %sext_ln70_374, i25 184"   --->   Operation 2679 'mul' 'r_V_1447' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_1519 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1447, i32 10, i32 24"   --->   Operation 2680 'partselect' 'mult_V_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln818_775 = sext i15 %mult_V_1519"   --->   Operation 2681 'sext' 'sext_ln818_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (1.94ns)   --->   "%r_V_1448 = mul i24 %sext_ln70_378, i24 16777141"   --->   Operation 2682 'mul' 'r_V_1448' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%mult_V_1520 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1448, i32 10, i32 23"   --->   Operation 2683 'partselect' 'mult_V_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln17_563 = sext i14 %mult_V_1520" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2684 'sext' 'sext_ln17_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (1.94ns)   --->   "%r_V_1449 = mul i25 %sext_ln70_374, i25 241"   --->   Operation 2685 'mul' 'r_V_1449' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1449, i32 10, i32 24"   --->   Operation 2686 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln818_776 = sext i15 %mult_V_1521"   --->   Operation 2687 'sext' 'sext_ln818_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (1.94ns)   --->   "%r_V_1450 = mul i25 %sext_ln70_374, i25 33554179"   --->   Operation 2688 'mul' 'r_V_1450' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%mult_V_1522 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1450, i32 10, i32 24"   --->   Operation 2689 'partselect' 'mult_V_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln818_777 = sext i15 %mult_V_1522"   --->   Operation 2690 'sext' 'sext_ln818_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (1.94ns)   --->   "%r_V_1451 = mul i23 %sext_ln70_375, i23 8388573"   --->   Operation 2691 'mul' 'r_V_1451' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%mult_V_1523 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1451, i32 10, i32 22"   --->   Operation 2692 'partselect' 'mult_V_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln818_778 = sext i13 %mult_V_1523"   --->   Operation 2693 'sext' 'sext_ln818_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (1.94ns)   --->   "%r_V_1452 = mul i21 %sext_ln70_377, i21 2097139"   --->   Operation 2694 'mul' 'r_V_1452' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%mult_V_1524 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1452, i32 10, i32 20"   --->   Operation 2695 'partselect' 'mult_V_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln17_564 = sext i11 %mult_V_1524" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2696 'sext' 'sext_ln17_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.82ns)   --->   "%r_V_1453 = sub i23 %sext_ln70_375, i23 %sext_ln1273_435"   --->   Operation 2697 'sub' 'r_V_1453' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%mult_V_1525 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1453, i32 10, i32 22"   --->   Operation 2698 'partselect' 'mult_V_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln818_779 = sext i13 %mult_V_1525"   --->   Operation 2699 'sext' 'sext_ln818_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (1.94ns)   --->   "%r_V_1454 = mul i25 %sext_ln70_374, i25 186"   --->   Operation 2700 'mul' 'r_V_1454' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%mult_V_1526 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1454, i32 10, i32 24"   --->   Operation 2701 'partselect' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln818_780 = sext i15 %mult_V_1526"   --->   Operation 2702 'sext' 'sext_ln818_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (1.94ns)   --->   "%r_V_1455 = mul i26 %sext_ln70_373, i26 261"   --->   Operation 2703 'mul' 'r_V_1455' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_1527 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1455, i32 10, i32 25"   --->   Operation 2704 'partselect' 'mult_V_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (1.94ns)   --->   "%r_V_1456 = mul i24 %sext_ln70_378, i24 119"   --->   Operation 2705 'mul' 'r_V_1456' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%mult_V_1528 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1456, i32 10, i32 23"   --->   Operation 2706 'partselect' 'mult_V_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln818_781 = sext i14 %mult_V_1528"   --->   Operation 2707 'sext' 'sext_ln818_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.82ns)   --->   "%r_V_1457 = add i23 %sext_ln1273_435, i23 %sext_ln70_375"   --->   Operation 2708 'add' 'r_V_1457' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1457, i32 10, i32 22"   --->   Operation 2709 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln17_565 = sext i13 %mult_V_1529" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2710 'sext' 'sext_ln17_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (1.94ns)   --->   "%r_V_1458 = mul i24 %sext_ln70_378, i24 107"   --->   Operation 2711 'mul' 'r_V_1458' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_1530 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1458, i32 10, i32 23"   --->   Operation 2712 'partselect' 'mult_V_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln17_566 = sext i14 %mult_V_1530" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2713 'sext' 'sext_ln17_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_175, i3 0"   --->   Operation 2714 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i19 %tmp_9"   --->   Operation 2715 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.80ns)   --->   "%r_V_1459 = sub i20 %sext_ln70_372, i20 %sext_ln1273_436"   --->   Operation 2716 'sub' 'r_V_1459' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%mult_V_1531 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1459, i32 10, i32 19"   --->   Operation 2717 'partselect' 'mult_V_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln17_567 = sext i10 %mult_V_1531" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2718 'sext' 'sext_ln17_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (1.94ns)   --->   "%r_V_1460 = mul i25 %sext_ln70_374, i25 33554261"   --->   Operation 2719 'mul' 'r_V_1460' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1460, i32 10, i32 24"   --->   Operation 2720 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln818_782 = sext i15 %mult_V_1532"   --->   Operation 2721 'sext' 'sext_ln818_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (1.94ns)   --->   "%r_V_1461 = mul i25 %sext_ln70_374, i25 33554268"   --->   Operation 2722 'mul' 'r_V_1461' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%mult_V_1533 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1461, i32 10, i32 24"   --->   Operation 2723 'partselect' 'mult_V_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln818_783 = sext i15 %mult_V_1533"   --->   Operation 2724 'sext' 'sext_ln818_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln70_379 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2725 'sext' 'sext_ln70_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln70_380 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2726 'sext' 'sext_ln70_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln70_381 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2727 'sext' 'sext_ln70_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln70_382 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2728 'sext' 'sext_ln70_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln70_383 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2729 'sext' 'sext_ln70_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln70_384 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2730 'sext' 'sext_ln70_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln70_385 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2731 'sext' 'sext_ln70_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln70_386 = sext i16 %p_read_174" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2732 'sext' 'sext_ln70_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (1.94ns)   --->   "%r_V_1462 = mul i25 %sext_ln70_386, i25 33554268"   --->   Operation 2733 'mul' 'r_V_1462' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%mult_V_1534 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1462, i32 10, i32 24"   --->   Operation 2734 'partselect' 'mult_V_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln818_784 = sext i15 %mult_V_1534"   --->   Operation 2735 'sext' 'sext_ln818_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (1.94ns)   --->   "%r_V_1463 = mul i24 %sext_ln70_385, i24 16777091"   --->   Operation 2736 'mul' 'r_V_1463' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%mult_V_1535 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1463, i32 10, i32 23"   --->   Operation 2737 'partselect' 'mult_V_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln17_568 = sext i14 %mult_V_1535" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2738 'sext' 'sext_ln17_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_174, i6 0"   --->   Operation 2739 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i22 %shl_ln1273_306"   --->   Operation 2740 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_364 = sub i23 0, i23 %sext_ln1273_437"   --->   Operation 2741 'sub' 'sub_ln1273_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_174, i2 0"   --->   Operation 2742 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i18 %shl_ln1273_307"   --->   Operation 2743 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i18 %shl_ln1273_307"   --->   Operation 2744 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i18 %shl_ln1273_307"   --->   Operation 2745 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1464 = sub i23 %sub_ln1273_364, i23 %sext_ln1273_440"   --->   Operation 2746 'sub' 'r_V_1464' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1464, i32 10, i32 22"   --->   Operation 2747 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln818_785 = sext i13 %mult_V_1536"   --->   Operation 2748 'sext' 'sext_ln818_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (1.94ns)   --->   "%r_V_1465 = mul i21 %sext_ln70_384, i21 2097141"   --->   Operation 2749 'mul' 'r_V_1465' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1465, i32 10, i32 20"   --->   Operation 2750 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln17_569 = sext i11 %mult_V_1537" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2751 'sext' 'sext_ln17_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (1.94ns)   --->   "%r_V_1466 = mul i25 %sext_ln70_386, i25 142"   --->   Operation 2752 'mul' 'r_V_1466' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1466, i32 10, i32 24"   --->   Operation 2753 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln818_786 = sext i15 %mult_V_1538"   --->   Operation 2754 'sext' 'sext_ln818_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_174, i5 0"   --->   Operation 2755 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i21 %shl_ln1273_308"   --->   Operation 2756 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.81ns)   --->   "%r_V_1468 = sub i22 0, i22 %sext_ln1273_441"   --->   Operation 2757 'sub' 'r_V_1468' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_174, i3 0"   --->   Operation 2758 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i19 %shl_ln1273_309"   --->   Operation 2759 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.82ns)   --->   "%r_V_1467 = sub i22 %r_V_1468, i22 %sext_ln1273_442"   --->   Operation 2760 'sub' 'r_V_1467' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1467, i32 10, i32 21"   --->   Operation 2761 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln17_570 = sext i12 %mult_V_1539" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2762 'sext' 'sext_ln17_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1468, i32 10, i32 21"   --->   Operation 2763 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln17_571 = sext i12 %mult_V_1540" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2764 'sext' 'sext_ln17_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_174, i4 0"   --->   Operation 2765 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i20 %shl_ln1273_310"   --->   Operation 2766 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_368 = sub i21 0, i21 %sext_ln1273_443"   --->   Operation 2767 'sub' 'sub_ln1273_368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2768 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1469 = sub i21 %sub_ln1273_368, i21 %sext_ln70_384"   --->   Operation 2768 'sub' 'r_V_1469' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1469, i32 10, i32 20"   --->   Operation 2769 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln818_787 = sext i11 %mult_V_1541"   --->   Operation 2770 'sext' 'sext_ln818_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln17_572 = sext i11 %mult_V_1541" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2771 'sext' 'sext_ln17_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (1.94ns)   --->   "%r_V_1470 = mul i25 %sext_ln70_386, i25 152"   --->   Operation 2772 'mul' 'r_V_1470' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1470, i32 10, i32 24"   --->   Operation 2773 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln818_788 = sext i15 %mult_V_1542"   --->   Operation 2774 'sext' 'sext_ln818_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (1.94ns)   --->   "%r_V_1471 = mul i25 %sext_ln70_386, i25 33554224"   --->   Operation 2775 'mul' 'r_V_1471' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%mult_V_1543 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1471, i32 10, i32 24"   --->   Operation 2776 'partselect' 'mult_V_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln818_789 = sext i15 %mult_V_1543"   --->   Operation 2777 'sext' 'sext_ln818_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (1.94ns)   --->   "%r_V_1472 = mul i24 %sext_ln70_385, i24 16777129"   --->   Operation 2778 'mul' 'r_V_1472' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1472, i32 10, i32 23"   --->   Operation 2779 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln17_573 = sext i14 %mult_V_1544" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2780 'sext' 'sext_ln17_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (1.94ns)   --->   "%r_V_1473 = mul i25 %sext_ln70_386, i25 171"   --->   Operation 2781 'mul' 'r_V_1473' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1473, i32 10, i32 24"   --->   Operation 2782 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln818_790 = sext i15 %mult_V_1545"   --->   Operation 2783 'sext' 'sext_ln818_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.78ns)   --->   "%r_V_1474 = sub i17 0, i17 %sext_ln70_381"   --->   Operation 2784 'sub' 'r_V_1474' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1474, i32 10, i32 16"   --->   Operation 2785 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln17_574 = sext i7 %mult_V_1546" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2786 'sext' 'sext_ln17_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln17_575 = sext i7 %mult_V_1546" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2787 'sext' 'sext_ln17_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln17_576 = sext i7 %mult_V_1546" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2788 'sext' 'sext_ln17_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (1.94ns)   --->   "%r_V_1475 = mul i24 %sext_ln70_385, i24 16777128"   --->   Operation 2789 'mul' 'r_V_1475' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1475, i32 10, i32 23"   --->   Operation 2790 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln17_577 = sext i14 %mult_V_1547" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2791 'sext' 'sext_ln17_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i19 %shl_ln1273_309"   --->   Operation 2792 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.80ns)   --->   "%r_V_1476 = sub i20 %sext_ln70_382, i20 %sext_ln1273_444"   --->   Operation 2793 'sub' 'r_V_1476' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1476, i32 10, i32 19"   --->   Operation 2794 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln818_791 = sext i10 %mult_V_1548"   --->   Operation 2795 'sext' 'sext_ln818_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (1.94ns)   --->   "%r_V_1477 = mul i25 %sext_ln70_386, i25 204"   --->   Operation 2796 'mul' 'r_V_1477' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1477, i32 10, i32 24"   --->   Operation 2797 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln818_792 = sext i15 %mult_V_1549"   --->   Operation 2798 'sext' 'sext_ln818_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_174, i7 0"   --->   Operation 2799 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i23 %shl_ln1273_311"   --->   Operation 2800 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.82ns)   --->   "%r_V_1478 = add i24 %sext_ln1273_445, i24 %sext_ln1273_439"   --->   Operation 2801 'add' 'r_V_1478' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1478, i32 10, i32 23"   --->   Operation 2802 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln17_578 = sext i14 %mult_V_1550" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2803 'sext' 'sext_ln17_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (1.94ns)   --->   "%r_V_1479 = mul i26 %sext_ln70_379, i26 292"   --->   Operation 2804 'mul' 'r_V_1479' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1479, i32 10, i32 25"   --->   Operation 2805 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (1.94ns)   --->   "%r_V_1480 = mul i25 %sext_ln70_386, i25 33554252"   --->   Operation 2806 'mul' 'r_V_1480' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%mult_V_1552 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1480, i32 10, i32 24"   --->   Operation 2807 'partselect' 'mult_V_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln818_793 = sext i15 %mult_V_1552"   --->   Operation 2808 'sext' 'sext_ln818_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (1.94ns)   --->   "%r_V_1481 = mul i25 %sext_ln70_386, i25 223"   --->   Operation 2809 'mul' 'r_V_1481' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1481, i32 10, i32 24"   --->   Operation 2810 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%sext_ln818_794 = sext i15 %mult_V_1553"   --->   Operation 2811 'sext' 'sext_ln818_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (1.94ns)   --->   "%r_V_1482 = mul i23 %sext_ln70_380, i23 49"   --->   Operation 2812 'mul' 'r_V_1482' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1482, i32 10, i32 22"   --->   Operation 2813 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln818_795 = sext i13 %mult_V_1554"   --->   Operation 2814 'sext' 'sext_ln818_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.79ns)   --->   "%r_V_1483 = add i19 %sext_ln1273_438, i19 %sext_ln70_383"   --->   Operation 2815 'add' 'r_V_1483' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1483, i32 10, i32 18"   --->   Operation 2816 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln17_579 = sext i9 %mult_V_1555" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2817 'sext' 'sext_ln17_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (1.94ns)   --->   "%r_V_1484 = mul i23 %sext_ln70_380, i23 8388569"   --->   Operation 2818 'mul' 'r_V_1484' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1484, i32 10, i32 22"   --->   Operation 2819 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln17_580 = sext i13 %mult_V_1556" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2820 'sext' 'sext_ln17_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (1.94ns)   --->   "%r_V_1485 = mul i24 %sext_ln70_385, i24 16777102"   --->   Operation 2821 'mul' 'r_V_1485' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1485, i32 10, i32 23"   --->   Operation 2822 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln818_796 = sext i14 %mult_V_1557"   --->   Operation 2823 'sext' 'sext_ln818_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_174, i1 0"   --->   Operation 2824 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i17 %shl_ln1273_312"   --->   Operation 2825 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.80ns)   --->   "%r_V_1486 = sub i21 %sext_ln1273_443, i21 %sext_ln1273_446"   --->   Operation 2826 'sub' 'r_V_1486' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%mult_V_1558 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1486, i32 10, i32 20"   --->   Operation 2827 'partselect' 'mult_V_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln818_797 = sext i11 %mult_V_1558"   --->   Operation 2828 'sext' 'sext_ln818_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (1.94ns)   --->   "%r_V_1487 = mul i24 %sext_ln70_385, i24 16777141"   --->   Operation 2829 'mul' 'r_V_1487' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1487, i32 10, i32 23"   --->   Operation 2830 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln818_798 = sext i14 %mult_V_1559"   --->   Operation 2831 'sext' 'sext_ln818_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln70_387 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2832 'sext' 'sext_ln70_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln70_388 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2833 'sext' 'sext_ln70_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln70_389 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2834 'sext' 'sext_ln70_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln70_390 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2835 'sext' 'sext_ln70_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln70_391 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2836 'sext' 'sext_ln70_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln70_392 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2837 'sext' 'sext_ln70_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln70_393 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2838 'sext' 'sext_ln70_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln70_394 = sext i16 %p_read_173" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2839 'sext' 'sext_ln70_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_173, i2 0"   --->   Operation 2840 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i18 %shl_ln1273_313"   --->   Operation 2841 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i18 %shl_ln1273_313"   --->   Operation 2842 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_372 = sub i19 0, i19 %sext_ln1273_448"   --->   Operation 2843 'sub' 'sub_ln1273_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2844 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1488 = sub i19 %sub_ln1273_372, i19 %sext_ln70_394"   --->   Operation 2844 'sub' 'r_V_1488' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1488, i32 10, i32 18"   --->   Operation 2845 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln17_581 = sext i9 %mult_V_1560" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2846 'sext' 'sext_ln17_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (1.94ns)   --->   "%r_V_1489 = mul i26 %sext_ln70_393, i26 294"   --->   Operation 2847 'mul' 'r_V_1489' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1489, i32 10, i32 25"   --->   Operation 2848 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (1.94ns)   --->   "%r_V_1490 = mul i22 %sext_ln70_392, i22 4194277"   --->   Operation 2849 'mul' 'r_V_1490' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1490, i32 10, i32 21"   --->   Operation 2850 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln818_799 = sext i12 %mult_V_1562"   --->   Operation 2851 'sext' 'sext_ln818_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (1.94ns)   --->   "%r_V_1491 = mul i24 %sext_ln70_391, i24 84"   --->   Operation 2852 'mul' 'r_V_1491' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1491, i32 10, i32 23"   --->   Operation 2853 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln17_582 = sext i14 %mult_V_1563" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2854 'sext' 'sext_ln17_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (0.78ns)   --->   "%r_V_1492 = sub i17 0, i17 %sext_ln70_390"   --->   Operation 2855 'sub' 'r_V_1492' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%mult_V_1564 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1492, i32 10, i32 16"   --->   Operation 2856 'partselect' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln17_583 = sext i7 %mult_V_1564" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2857 'sext' 'sext_ln17_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_173, i4 0"   --->   Operation 2858 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i20 %shl_ln1273_314"   --->   Operation 2859 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_375 = sub i21 0, i21 %sext_ln1273_449"   --->   Operation 2860 'sub' 'sub_ln1273_375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_173, i1 0"   --->   Operation 2861 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i17 %shl_ln1273_315"   --->   Operation 2862 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i17 %shl_ln1273_315"   --->   Operation 2863 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1493 = sub i21 %sub_ln1273_375, i21 %sext_ln1273_451"   --->   Operation 2864 'sub' 'r_V_1493' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1493, i32 10, i32 20"   --->   Operation 2865 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln17_584 = sext i11 %mult_V_1565" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2866 'sext' 'sext_ln17_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2867 [1/1] (1.94ns)   --->   "%r_V_1494 = mul i26 %sext_ln70_393, i26 67108564"   --->   Operation 2867 'mul' 'r_V_1494' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%mult_V_1566 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1494, i32 10, i32 25"   --->   Operation 2868 'partselect' 'mult_V_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (1.94ns)   --->   "%r_V_1495 = mul i25 %sext_ln70_388, i25 241"   --->   Operation 2869 'mul' 'r_V_1495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1495, i32 10, i32 24"   --->   Operation 2870 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln818_800 = sext i15 %mult_V_1567"   --->   Operation 2871 'sext' 'sext_ln818_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (1.94ns)   --->   "%r_V_1496 = mul i26 %sext_ln70_393, i26 67108453"   --->   Operation 2872 'mul' 'r_V_1496' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1496, i32 10, i32 25"   --->   Operation 2873 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (1.94ns)   --->   "%r_V_1497 = mul i26 %sext_ln70_393, i26 67108481"   --->   Operation 2874 'mul' 'r_V_1497' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1497, i32 10, i32 25"   --->   Operation 2875 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (1.94ns)   --->   "%r_V_1498 = mul i24 %sext_ln70_391, i24 16777123"   --->   Operation 2876 'mul' 'r_V_1498' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%mult_V_1570 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1498, i32 10, i32 23"   --->   Operation 2877 'partselect' 'mult_V_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln818_801 = sext i14 %mult_V_1570"   --->   Operation 2878 'sext' 'sext_ln818_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (1.94ns)   --->   "%r_V_1499 = mul i24 %sext_ln70_391, i24 77"   --->   Operation 2879 'mul' 'r_V_1499' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%mult_V_1571 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1499, i32 10, i32 23"   --->   Operation 2880 'partselect' 'mult_V_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln17_585 = sext i14 %mult_V_1571" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2881 'sext' 'sext_ln17_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (1.94ns)   --->   "%r_V_1500 = mul i24 %sext_ln70_391, i24 98"   --->   Operation 2882 'mul' 'r_V_1500' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%mult_V_1572 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1500, i32 10, i32 23"   --->   Operation 2883 'partselect' 'mult_V_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln17_586 = sext i14 %mult_V_1572" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2884 'sext' 'sext_ln17_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (1.94ns)   --->   "%r_V_1501 = mul i24 %sext_ln70_391, i24 16777142"   --->   Operation 2885 'mul' 'r_V_1501' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%mult_V_1573 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1501, i32 10, i32 23"   --->   Operation 2886 'partselect' 'mult_V_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln17_587 = sext i14 %mult_V_1573" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2887 'sext' 'sext_ln17_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (1.94ns)   --->   "%r_V_1502 = mul i26 %sext_ln70_393, i26 67108474"   --->   Operation 2888 'mul' 'r_V_1502' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1502, i32 10, i32 25"   --->   Operation 2889 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (1.94ns)   --->   "%r_V_1503 = mul i25 %sext_ln70_388, i25 194"   --->   Operation 2890 'mul' 'r_V_1503' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1503, i32 10, i32 24"   --->   Operation 2891 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln818_802 = sext i15 %mult_V_1575"   --->   Operation 2892 'sext' 'sext_ln818_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.80ns)   --->   "%r_V_1504 = add i21 %sext_ln1273_449, i21 %sext_ln70_387"   --->   Operation 2893 'add' 'r_V_1504' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%mult_V_1576 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1504, i32 10, i32 20"   --->   Operation 2894 'partselect' 'mult_V_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln17_588 = sext i11 %mult_V_1576" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2895 'sext' 'sext_ln17_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (1.94ns)   --->   "%r_V_1505 = mul i25 %sext_ln70_388, i25 33554218"   --->   Operation 2896 'mul' 'r_V_1505' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%mult_V_1577 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1505, i32 10, i32 24"   --->   Operation 2897 'partselect' 'mult_V_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln818_803 = sext i15 %mult_V_1577"   --->   Operation 2898 'sext' 'sext_ln818_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_173, i3 0"   --->   Operation 2899 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i19 %shl_ln1273_316"   --->   Operation 2900 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (0.80ns)   --->   "%r_V_1506 = sub i20 %sext_ln1273_450, i20 %sext_ln1273_452"   --->   Operation 2901 'sub' 'r_V_1506' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%mult_V_1578 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1506, i32 10, i32 19"   --->   Operation 2902 'partselect' 'mult_V_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln17_589 = sext i10 %mult_V_1578" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2903 'sext' 'sext_ln17_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (1.94ns)   --->   "%r_V_1507 = mul i24 %sext_ln70_391, i24 16777105"   --->   Operation 2904 'mul' 'r_V_1507' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1507, i32 10, i32 23"   --->   Operation 2905 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln818_804 = sext i14 %mult_V_1579"   --->   Operation 2906 'sext' 'sext_ln818_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.79ns)   --->   "%r_V_1508 = add i19 %sext_ln1273_448, i19 %sext_ln70_394"   --->   Operation 2907 'add' 'r_V_1508' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1508, i32 10, i32 18"   --->   Operation 2908 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln17_590 = sext i9 %mult_V_1580" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2909 'sext' 'sext_ln17_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (1.94ns)   --->   "%r_V_1509 = mul i25 %sext_ln70_388, i25 174"   --->   Operation 2910 'mul' 'r_V_1509' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%mult_V_1581 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1509, i32 10, i32 24"   --->   Operation 2911 'partselect' 'mult_V_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln818_805 = sext i15 %mult_V_1581"   --->   Operation 2912 'sext' 'sext_ln818_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (1.94ns)   --->   "%r_V_1510 = mul i22 %sext_ln70_392, i22 19"   --->   Operation 2913 'mul' 'r_V_1510' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1510, i32 10, i32 21"   --->   Operation 2914 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln818_806 = sext i12 %mult_V_1582"   --->   Operation 2915 'sext' 'sext_ln818_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (1.94ns)   --->   "%r_V_1511 = mul i25 %sext_ln70_388, i25 33554183"   --->   Operation 2916 'mul' 'r_V_1511' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%mult_V_1583 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1511, i32 10, i32 24"   --->   Operation 2917 'partselect' 'mult_V_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln818_807 = sext i15 %mult_V_1583"   --->   Operation 2918 'sext' 'sext_ln818_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (1.94ns)   --->   "%r_V_1512 = mul i24 %sext_ln70_391, i24 123"   --->   Operation 2919 'mul' 'r_V_1512' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%mult_V_1584 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1512, i32 10, i32 23"   --->   Operation 2920 'partselect' 'mult_V_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln17_591 = sext i14 %mult_V_1584" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2921 'sext' 'sext_ln17_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (1.94ns)   --->   "%r_V_1513 = mul i25 %sext_ln70_388, i25 33554186"   --->   Operation 2922 'mul' 'r_V_1513' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1513, i32 10, i32 24"   --->   Operation 2923 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln818_808 = sext i15 %mult_V_1585"   --->   Operation 2924 'sext' 'sext_ln818_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.80ns)   --->   "%r_V_1514 = add i20 %sext_ln1273_452, i20 %sext_ln70_389"   --->   Operation 2925 'add' 'r_V_1514' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%mult_V_1586 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1514, i32 10, i32 19"   --->   Operation 2926 'partselect' 'mult_V_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln17_592 = sext i10 %mult_V_1586" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2927 'sext' 'sext_ln17_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (1.94ns)   --->   "%r_V_1515 = mul i26 %sext_ln70_393, i26 67108565"   --->   Operation 2928 'mul' 'r_V_1515' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_1587 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1515, i32 10, i32 25"   --->   Operation 2929 'partselect' 'mult_V_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (1.94ns)   --->   "%r_V_1516 = mul i26 %sext_ln70_393, i26 67108448"   --->   Operation 2930 'mul' 'r_V_1516' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1516, i32 10, i32 25"   --->   Operation 2931 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (1.94ns)   --->   "%r_V_1517 = mul i25 %sext_ln70_388, i25 33554267"   --->   Operation 2932 'mul' 'r_V_1517' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%mult_V_1589 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1517, i32 10, i32 24"   --->   Operation 2933 'partselect' 'mult_V_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln818_809 = sext i15 %mult_V_1589"   --->   Operation 2934 'sext' 'sext_ln818_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_173, i6 0"   --->   Operation 2935 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i22 %shl_ln1273_317"   --->   Operation 2936 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.82ns)   --->   "%r_V_1518 = add i23 %sext_ln1273_453, i23 %sext_ln1273_447"   --->   Operation 2937 'add' 'r_V_1518' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%mult_V_1590 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1518, i32 10, i32 22"   --->   Operation 2938 'partselect' 'mult_V_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln17_593 = sext i13 %mult_V_1590" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2939 'sext' 'sext_ln17_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln70_395 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2940 'sext' 'sext_ln70_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.00ns)   --->   "%sext_ln70_396 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2941 'sext' 'sext_ln70_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln70_397 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2942 'sext' 'sext_ln70_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln70_398 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2943 'sext' 'sext_ln70_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln70_399 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2944 'sext' 'sext_ln70_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln70_400 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2945 'sext' 'sext_ln70_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln70_401 = sext i16 %p_read_172" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2946 'sext' 'sext_ln70_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (1.94ns)   --->   "%r_V_1519 = mul i25 %sext_ln70_401, i25 33554222"   --->   Operation 2947 'mul' 'r_V_1519' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%mult_V_1591 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1519, i32 10, i32 24"   --->   Operation 2948 'partselect' 'mult_V_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln818_810 = sext i15 %mult_V_1591"   --->   Operation 2949 'sext' 'sext_ln818_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (1.94ns)   --->   "%r_V_1520 = mul i24 %sext_ln70_400, i24 16777145"   --->   Operation 2950 'mul' 'r_V_1520' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_1592 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1520, i32 10, i32 23"   --->   Operation 2951 'partselect' 'mult_V_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln17_594 = sext i14 %mult_V_1592" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2952 'sext' 'sext_ln17_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (1.94ns)   --->   "%r_V_1521 = mul i25 %sext_ln70_401, i25 33554271"   --->   Operation 2953 'mul' 'r_V_1521' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1521, i32 10, i32 24"   --->   Operation 2954 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln818_811 = sext i15 %mult_V_1593"   --->   Operation 2955 'sext' 'sext_ln818_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%mult_V_1594 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_172, i32 9, i32 15"   --->   Operation 2956 'partselect' 'mult_V_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i7 %mult_V_1594" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2957 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.78ns)   --->   "%r_V_1522 = sub i17 0, i17 %sext_ln70_399"   --->   Operation 2958 'sub' 'r_V_1522' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%mult_V_1595 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1522, i32 10, i32 16"   --->   Operation 2959 'partselect' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln818_812 = sext i7 %mult_V_1595"   --->   Operation 2960 'sext' 'sext_ln818_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln17_595 = sext i7 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2961 'sext' 'sext_ln17_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln17_596 = sext i7 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2962 'sext' 'sext_ln17_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln17_597 = sext i7 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2963 'sext' 'sext_ln17_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln17_598 = sext i7 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2964 'sext' 'sext_ln17_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln17_599 = sext i7 %mult_V_1595" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2965 'sext' 'sext_ln17_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (1.94ns)   --->   "%r_V_1523 = mul i23 %sext_ln70_398, i23 8388551"   --->   Operation 2966 'mul' 'r_V_1523' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%mult_V_1596 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1523, i32 10, i32 22"   --->   Operation 2967 'partselect' 'mult_V_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln818_813 = sext i13 %mult_V_1596"   --->   Operation 2968 'sext' 'sext_ln818_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_172, i7 0"   --->   Operation 2969 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i23 %shl_ln1273_318"   --->   Operation 2970 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_172, i1 0"   --->   Operation 2971 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i17 %shl_ln1273_319"   --->   Operation 2972 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i17 %shl_ln1273_319"   --->   Operation 2973 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.82ns)   --->   "%r_V_1524 = sub i24 %sext_ln1273_456, i24 %sext_ln1273_454"   --->   Operation 2974 'sub' 'r_V_1524' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%mult_V_1597 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1524, i32 10, i32 23"   --->   Operation 2975 'partselect' 'mult_V_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln818_814 = sext i14 %mult_V_1597"   --->   Operation 2976 'sext' 'sext_ln818_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (1.94ns)   --->   "%r_V_1525 = mul i21 %sext_ln70_397, i21 2097139"   --->   Operation 2977 'mul' 'r_V_1525' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1525, i32 10, i32 20"   --->   Operation 2978 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln818_815 = sext i11 %mult_V_1598"   --->   Operation 2979 'sext' 'sext_ln818_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (1.94ns)   --->   "%r_V_1526 = mul i25 %sext_ln70_401, i25 33554246"   --->   Operation 2980 'mul' 'r_V_1526' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%mult_V_1599 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1526, i32 10, i32 24"   --->   Operation 2981 'partselect' 'mult_V_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln818_816 = sext i15 %mult_V_1599"   --->   Operation 2982 'sext' 'sext_ln818_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (1.94ns)   --->   "%r_V_1527 = mul i23 %sext_ln70_398, i23 52"   --->   Operation 2983 'mul' 'r_V_1527' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%mult_V_1600 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1527, i32 10, i32 22"   --->   Operation 2984 'partselect' 'mult_V_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln17_600 = sext i13 %mult_V_1600" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2985 'sext' 'sext_ln17_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (1.94ns)   --->   "%r_V_1528 = mul i24 %sext_ln70_400, i24 16777117"   --->   Operation 2986 'mul' 'r_V_1528' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%mult_V_1601 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1528, i32 10, i32 23"   --->   Operation 2987 'partselect' 'mult_V_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln17_601 = sext i14 %mult_V_1601" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2988 'sext' 'sext_ln17_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (1.94ns)   --->   "%r_V_1529 = mul i26 %sext_ln70_396, i26 67108588"   --->   Operation 2989 'mul' 'r_V_1529' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%mult_V_1602 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1529, i32 10, i32 25"   --->   Operation 2990 'partselect' 'mult_V_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (1.94ns)   --->   "%r_V_1530 = mul i26 %sext_ln70_396, i26 290"   --->   Operation 2991 'mul' 'r_V_1530' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1530, i32 10, i32 25"   --->   Operation 2992 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_172, i5 0"   --->   Operation 2993 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i21 %shl_ln1273_320"   --->   Operation 2994 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_380 = sub i22 0, i22 %sext_ln1273_457"   --->   Operation 2995 'sub' 'sub_ln1273_380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2996 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1531 = sub i22 %sub_ln1273_380, i22 %sext_ln1273_455"   --->   Operation 2996 'sub' 'r_V_1531' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1531, i32 10, i32 21"   --->   Operation 2997 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln17_602 = sext i12 %mult_V_1604" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2998 'sext' 'sext_ln17_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (1.94ns)   --->   "%r_V_1532 = mul i26 %sext_ln70_396, i26 346"   --->   Operation 2999 'mul' 'r_V_1532' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%mult_V_1605 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1532, i32 10, i32 25"   --->   Operation 3000 'partselect' 'mult_V_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (1.94ns)   --->   "%r_V_1533 = mul i22 %sext_ln70_395, i22 4194277"   --->   Operation 3001 'mul' 'r_V_1533' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%mult_V_1606 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1533, i32 10, i32 21"   --->   Operation 3002 'partselect' 'mult_V_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln17_603 = sext i12 %mult_V_1606" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3003 'sext' 'sext_ln17_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_172, i4 0"   --->   Operation 3004 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i20 %shl_ln1273_321"   --->   Operation 3005 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.80ns)   --->   "%r_V_1534 = sub i21 %sext_ln1273_458, i21 %sext_ln70_397"   --->   Operation 3006 'sub' 'r_V_1534' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1534, i32 10, i32 20"   --->   Operation 3007 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln818_817 = sext i11 %mult_V_1607"   --->   Operation 3008 'sext' 'sext_ln818_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (1.94ns)   --->   "%r_V_1535 = mul i25 %sext_ln70_401, i25 33554195"   --->   Operation 3009 'mul' 'r_V_1535' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1535, i32 10, i32 24"   --->   Operation 3010 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln818_818 = sext i15 %mult_V_1608"   --->   Operation 3011 'sext' 'sext_ln818_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (1.94ns)   --->   "%r_V_1536 = mul i24 %sext_ln70_400, i24 86"   --->   Operation 3012 'mul' 'r_V_1536' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1536, i32 10, i32 23"   --->   Operation 3013 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln818_819 = sext i14 %mult_V_1609"   --->   Operation 3014 'sext' 'sext_ln818_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (1.94ns)   --->   "%r_V_1537 = mul i24 %sext_ln70_400, i24 16777143"   --->   Operation 3015 'mul' 'r_V_1537' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1537, i32 10, i32 23"   --->   Operation 3016 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln17_604 = sext i14 %mult_V_1610" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3017 'sext' 'sext_ln17_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln70_402 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3018 'sext' 'sext_ln70_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln70_403 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3019 'sext' 'sext_ln70_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln70_404 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3020 'sext' 'sext_ln70_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln70_405 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3021 'sext' 'sext_ln70_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln70_406 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3022 'sext' 'sext_ln70_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln70_407 = sext i16 %p_read_171" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3023 'sext' 'sext_ln70_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (1.94ns)   --->   "%r_V_1538 = mul i24 %sext_ln70_407, i24 108"   --->   Operation 3024 'mul' 'r_V_1538' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%mult_V_1611 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1538, i32 10, i32 23"   --->   Operation 3025 'partselect' 'mult_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln818_820 = sext i14 %mult_V_1611"   --->   Operation 3026 'sext' 'sext_ln818_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_171, i3 0"   --->   Operation 3027 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i19 %shl_ln1273_322"   --->   Operation 3028 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i19 %shl_ln1273_322"   --->   Operation 3029 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.80ns)   --->   "%r_V_1556 = sub i20 0, i20 %sext_ln1273_460"   --->   Operation 3030 'sub' 'r_V_1556' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (0.80ns)   --->   "%r_V_1539 = sub i20 %r_V_1556, i20 %sext_ln70_406"   --->   Operation 3031 'sub' 'r_V_1539' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%mult_V_1612 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1539, i32 10, i32 19"   --->   Operation 3032 'partselect' 'mult_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln17_605 = sext i10 %mult_V_1612" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3033 'sext' 'sext_ln17_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (1.94ns)   --->   "%r_V_1540 = mul i24 %sext_ln70_407, i24 67"   --->   Operation 3034 'mul' 'r_V_1540' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1540, i32 10, i32 23"   --->   Operation 3035 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln17_606 = sext i14 %mult_V_1613" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3036 'sext' 'sext_ln17_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (1.94ns)   --->   "%r_V_1541 = mul i25 %sext_ln70_405, i25 197"   --->   Operation 3037 'mul' 'r_V_1541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1541, i32 10, i32 24"   --->   Operation 3038 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln818_821 = sext i15 %mult_V_1614"   --->   Operation 3039 'sext' 'sext_ln818_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (1.94ns)   --->   "%r_V_1542 = mul i23 %sext_ln70_404, i23 39"   --->   Operation 3040 'mul' 'r_V_1542' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%mult_V_1615 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1542, i32 10, i32 22"   --->   Operation 3041 'partselect' 'mult_V_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln17_607 = sext i13 %mult_V_1615" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3042 'sext' 'sext_ln17_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (1.94ns)   --->   "%r_V_1543 = mul i24 %sext_ln70_407, i24 16777126"   --->   Operation 3043 'mul' 'r_V_1543' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%mult_V_1616 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1543, i32 10, i32 23"   --->   Operation 3044 'partselect' 'mult_V_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln17_608 = sext i14 %mult_V_1616" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3045 'sext' 'sext_ln17_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (1.94ns)   --->   "%r_V_1544 = mul i23 %sext_ln70_404, i23 8388554"   --->   Operation 3046 'mul' 'r_V_1544' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1544, i32 10, i32 22"   --->   Operation 3047 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln818_822 = sext i13 %mult_V_1617"   --->   Operation 3048 'sext' 'sext_ln818_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (1.94ns)   --->   "%r_V_1545 = mul i26 %sext_ln70_403, i26 67108582"   --->   Operation 3049 'mul' 'r_V_1545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%mult_V_1618 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1545, i32 10, i32 25"   --->   Operation 3050 'partselect' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (1.94ns)   --->   "%r_V_1546 = mul i25 %sext_ln70_405, i25 33554231"   --->   Operation 3051 'mul' 'r_V_1546' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%mult_V_1619 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1546, i32 10, i32 24"   --->   Operation 3052 'partselect' 'mult_V_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln818_823 = sext i15 %mult_V_1619"   --->   Operation 3053 'sext' 'sext_ln818_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (1.94ns)   --->   "%r_V_1547 = mul i25 %sext_ln70_405, i25 170"   --->   Operation 3054 'mul' 'r_V_1547' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1547, i32 10, i32 24"   --->   Operation 3055 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (1.94ns)   --->   "%r_V_1548 = mul i25 %sext_ln70_405, i25 147"   --->   Operation 3056 'mul' 'r_V_1548' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%mult_V_1621 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1548, i32 10, i32 24"   --->   Operation 3057 'partselect' 'mult_V_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln818_825 = sext i15 %mult_V_1621"   --->   Operation 3058 'sext' 'sext_ln818_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (1.94ns)   --->   "%r_V_1549 = mul i25 %sext_ln70_405, i25 162"   --->   Operation 3059 'mul' 'r_V_1549' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%mult_V_1622 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1549, i32 10, i32 24"   --->   Operation 3060 'partselect' 'mult_V_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln818_826 = sext i15 %mult_V_1622"   --->   Operation 3061 'sext' 'sext_ln818_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (1.94ns)   --->   "%r_V_1550 = mul i24 %sext_ln70_407, i24 16777097"   --->   Operation 3062 'mul' 'r_V_1550' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_1623 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1550, i32 10, i32 23"   --->   Operation 3063 'partselect' 'mult_V_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln17_609 = sext i14 %mult_V_1623" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3064 'sext' 'sext_ln17_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (1.94ns)   --->   "%r_V_1551 = mul i24 %sext_ln70_407, i24 91"   --->   Operation 3065 'mul' 'r_V_1551' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1551, i32 10, i32 23"   --->   Operation 3066 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln17_610 = sext i14 %mult_V_1624" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3067 'sext' 'sext_ln17_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (1.94ns)   --->   "%r_V_1552 = mul i25 %sext_ln70_405, i25 33554299"   --->   Operation 3068 'mul' 'r_V_1552' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%mult_V_1625 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1552, i32 10, i32 24"   --->   Operation 3069 'partselect' 'mult_V_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln818_827 = sext i15 %mult_V_1625"   --->   Operation 3070 'sext' 'sext_ln818_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (1.94ns)   --->   "%r_V_1553 = mul i23 %sext_ln70_404, i23 8388564"   --->   Operation 3071 'mul' 'r_V_1553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1553, i32 10, i32 22"   --->   Operation 3072 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln17_611 = sext i13 %mult_V_1626" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3073 'sext' 'sext_ln17_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (1.94ns)   --->   "%r_V_1554 = mul i23 %sext_ln70_404, i23 8388557"   --->   Operation 3074 'mul' 'r_V_1554' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1554, i32 10, i32 22"   --->   Operation 3075 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln17_612 = sext i13 %mult_V_1627" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3076 'sext' 'sext_ln17_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.78ns)   --->   "%r_V_1555 = sub i17 0, i17 %sext_ln70_402"   --->   Operation 3077 'sub' 'r_V_1555' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%mult_V_1628 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1555, i32 10, i32 16"   --->   Operation 3078 'partselect' 'mult_V_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln17_613 = sext i7 %mult_V_1628" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3079 'sext' 'sext_ln17_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%mult_V_1629 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1556, i32 10, i32 19"   --->   Operation 3080 'partselect' 'mult_V_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln17_614 = sext i10 %mult_V_1629" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3081 'sext' 'sext_ln17_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_171, i6 0"   --->   Operation 3082 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i22 %shl_ln1273_323"   --->   Operation 3083 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_171, i1 0"   --->   Operation 3084 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i17 %shl_ln1273_324"   --->   Operation 3085 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.82ns)   --->   "%r_V_1557 = sub i23 %sext_ln1273_462, i23 %sext_ln1273_461"   --->   Operation 3086 'sub' 'r_V_1557' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1557, i32 10, i32 22"   --->   Operation 3087 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln17_615 = sext i13 %mult_V_1630" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3088 'sext' 'sext_ln17_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (1.94ns)   --->   "%r_V_1558 = mul i25 %sext_ln70_405, i25 150"   --->   Operation 3089 'mul' 'r_V_1558' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1558, i32 10, i32 24"   --->   Operation 3090 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln818_828 = sext i15 %mult_V_1631"   --->   Operation 3091 'sext' 'sext_ln818_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_171, i7 0"   --->   Operation 3092 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i23 %shl_ln1273_325"   --->   Operation 3093 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.82ns)   --->   "%r_V_1559 = sub i24 %sext_ln1273_459, i24 %sext_ln1273_463"   --->   Operation 3094 'sub' 'r_V_1559' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%mult_V_1632 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1559, i32 10, i32 23"   --->   Operation 3095 'partselect' 'mult_V_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln17_616 = sext i14 %mult_V_1632" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3096 'sext' 'sext_ln17_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (1.94ns)   --->   "%r_V_1560 = mul i23 %sext_ln70_404, i23 51"   --->   Operation 3097 'mul' 'r_V_1560' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%mult_V_1633 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1560, i32 10, i32 22"   --->   Operation 3098 'partselect' 'mult_V_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln17_617 = sext i13 %mult_V_1633" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3099 'sext' 'sext_ln17_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (1.94ns)   --->   "%r_V_1561 = mul i23 %sext_ln70_404, i23 55"   --->   Operation 3100 'mul' 'r_V_1561' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%mult_V_1634 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1561, i32 10, i32 22"   --->   Operation 3101 'partselect' 'mult_V_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln818_829 = sext i13 %mult_V_1634"   --->   Operation 3102 'sext' 'sext_ln818_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_171, i4 0"   --->   Operation 3103 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i20 %shl_ln1273_326"   --->   Operation 3104 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.82ns)   --->   "%r_V_1562 = sub i23 %sext_ln1273_461, i23 %sext_ln1273_464"   --->   Operation 3105 'sub' 'r_V_1562' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1562, i32 10, i32 22"   --->   Operation 3106 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln17_618 = sext i13 %mult_V_1635" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3107 'sext' 'sext_ln17_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (1.94ns)   --->   "%r_V_1563 = mul i25 %sext_ln70_405, i25 33554201"   --->   Operation 3108 'mul' 'r_V_1563' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1563, i32 10, i32 24"   --->   Operation 3109 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln818_830 = sext i15 %mult_V_1636"   --->   Operation 3110 'sext' 'sext_ln818_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%mult_V_1637 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_171, i32 9, i32 15"   --->   Operation 3111 'partselect' 'mult_V_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i7 %mult_V_1637" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3112 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln70_408 = sext i16 %p_read_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3113 'sext' 'sext_ln70_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln70_409 = sext i16 %p_read_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3114 'sext' 'sext_ln70_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln70_410 = sext i16 %p_read_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3115 'sext' 'sext_ln70_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln70_411 = sext i16 %p_read_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3116 'sext' 'sext_ln70_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln70_412 = sext i16 %p_read_170" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3117 'sext' 'sext_ln70_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_170, i1 0"   --->   Operation 3118 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i17 %shl_ln1273_327"   --->   Operation 3119 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i17 %shl_ln1273_327"   --->   Operation 3120 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i17 %shl_ln1273_327"   --->   Operation 3121 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.79ns)   --->   "%r_V_1564 = sub i18 0, i18 %sext_ln1273_467"   --->   Operation 3122 'sub' 'r_V_1564' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1564, i32 10, i32 17"   --->   Operation 3123 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln818_831 = sext i8 %mult_V_1638"   --->   Operation 3124 'sext' 'sext_ln818_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln17_619 = sext i8 %mult_V_1638" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3125 'sext' 'sext_ln17_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (1.94ns)   --->   "%r_V_1565 = mul i23 %sext_ln70_411, i23 8388554"   --->   Operation 3126 'mul' 'r_V_1565' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1565, i32 10, i32 22"   --->   Operation 3127 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln17_620 = sext i13 %mult_V_1639" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3128 'sext' 'sext_ln17_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (1.94ns)   --->   "%r_V_1566 = mul i24 %sext_ln70_410, i24 16777094"   --->   Operation 3129 'mul' 'r_V_1566' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1566, i32 10, i32 23"   --->   Operation 3130 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln818_832 = sext i14 %mult_V_1640"   --->   Operation 3131 'sext' 'sext_ln818_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (1.94ns)   --->   "%r_V_1567 = mul i23 %sext_ln70_411, i23 8388562"   --->   Operation 3132 'mul' 'r_V_1567' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1567, i32 10, i32 22"   --->   Operation 3133 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln818_833 = sext i13 %mult_V_1641"   --->   Operation 3134 'sext' 'sext_ln818_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (1.94ns)   --->   "%r_V_1568 = mul i23 %sext_ln70_411, i23 52"   --->   Operation 3135 'mul' 'r_V_1568' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%mult_V_1642 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1568, i32 10, i32 22"   --->   Operation 3136 'partselect' 'mult_V_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln17_621 = sext i13 %mult_V_1642" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3137 'sext' 'sext_ln17_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_170, i5 0"   --->   Operation 3138 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i21 %shl_ln1273_328"   --->   Operation 3139 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.81ns)   --->   "%r_V_1569 = sub i22 0, i22 %sext_ln1273_468"   --->   Operation 3140 'sub' 'r_V_1569' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%mult_V_1643 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1569, i32 10, i32 21"   --->   Operation 3141 'partselect' 'mult_V_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln17_622 = sext i12 %mult_V_1643" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3142 'sext' 'sext_ln17_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (1.94ns)   --->   "%r_V_1570 = mul i23 %sext_ln70_411, i23 43"   --->   Operation 3143 'mul' 'r_V_1570' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%mult_V_1644 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1570, i32 10, i32 22"   --->   Operation 3144 'partselect' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln818_834 = sext i13 %mult_V_1644"   --->   Operation 3145 'sext' 'sext_ln818_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (1.94ns)   --->   "%r_V_1571 = mul i22 %sext_ln70_409, i22 4194277"   --->   Operation 3146 'mul' 'r_V_1571' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1571, i32 10, i32 21"   --->   Operation 3147 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln17_623 = sext i12 %mult_V_1645" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3148 'sext' 'sext_ln17_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (1.94ns)   --->   "%r_V_1572 = mul i23 %sext_ln70_411, i23 38"   --->   Operation 3149 'mul' 'r_V_1572' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%mult_V_1646 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1572, i32 10, i32 22"   --->   Operation 3150 'partselect' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln818_835 = sext i13 %mult_V_1646"   --->   Operation 3151 'sext' 'sext_ln818_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.78ns)   --->   "%r_V_1573 = sub i17 0, i17 %sext_ln70_412"   --->   Operation 3152 'sub' 'r_V_1573' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%mult_V_1647 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1573, i32 10, i32 16"   --->   Operation 3153 'partselect' 'mult_V_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln17_624 = sext i7 %mult_V_1647" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3154 'sext' 'sext_ln17_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (1.94ns)   --->   "%r_V_1574 = mul i24 %sext_ln70_410, i24 99"   --->   Operation 3155 'mul' 'r_V_1574' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%mult_V_1648 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1574, i32 10, i32 23"   --->   Operation 3156 'partselect' 'mult_V_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_170, i6 0"   --->   Operation 3157 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i22 %shl_ln1273_329"   --->   Operation 3158 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_392 = sub i23 0, i23 %sext_ln1273_469"   --->   Operation 3159 'sub' 'sub_ln1273_392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_170, i2 0"   --->   Operation 3160 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i18 %shl_ln1273_330"   --->   Operation 3161 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1575 = sub i23 %sub_ln1273_392, i23 %sext_ln1273_470"   --->   Operation 3162 'sub' 'r_V_1575' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1575, i32 10, i32 22"   --->   Operation 3163 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln818_837 = sext i13 %mult_V_1649"   --->   Operation 3164 'sext' 'sext_ln818_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (1.94ns)   --->   "%r_V_1576 = mul i25 %sext_ln70_408, i25 33554281"   --->   Operation 3165 'mul' 'r_V_1576' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%mult_V_1650 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1576, i32 10, i32 24"   --->   Operation 3166 'partselect' 'mult_V_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln818_838 = sext i15 %mult_V_1650"   --->   Operation 3167 'sext' 'sext_ln818_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.81ns)   --->   "%r_V_1577 = sub i22 %sext_ln1273_468, i22 %sext_ln1273_466"   --->   Operation 3168 'sub' 'r_V_1577' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%mult_V_1651 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1577, i32 10, i32 21"   --->   Operation 3169 'partselect' 'mult_V_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln818_839 = sext i12 %mult_V_1651"   --->   Operation 3170 'sext' 'sext_ln818_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (1.94ns)   --->   "%r_V_1578 = mul i23 %sext_ln70_411, i23 8388563"   --->   Operation 3171 'mul' 'r_V_1578' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%mult_V_1652 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1578, i32 10, i32 22"   --->   Operation 3172 'partselect' 'mult_V_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln17_625 = sext i13 %mult_V_1652" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3173 'sext' 'sext_ln17_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_170, i3 0"   --->   Operation 3174 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i19 %shl_ln1273_331"   --->   Operation 3175 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_395 = sub i20 0, i20 %sext_ln1273_471"   --->   Operation 3176 'sub' 'sub_ln1273_395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3177 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1579 = sub i20 %sub_ln1273_395, i20 %sext_ln1273_465"   --->   Operation 3177 'sub' 'r_V_1579' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%mult_V_1653 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1579, i32 10, i32 19"   --->   Operation 3178 'partselect' 'mult_V_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln17_626 = sext i10 %mult_V_1653" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3179 'sext' 'sext_ln17_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (1.94ns)   --->   "%r_V_1580 = mul i24 %sext_ln70_410, i24 16777099"   --->   Operation 3180 'mul' 'r_V_1580' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%mult_V_1654 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1580, i32 10, i32 23"   --->   Operation 3181 'partselect' 'mult_V_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln17_627 = sext i14 %mult_V_1654" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3182 'sext' 'sext_ln17_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.94ns)   --->   "%r_V_1581 = mul i25 %sext_ln70_408, i25 167"   --->   Operation 3183 'mul' 'r_V_1581' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1581, i32 10, i32 24"   --->   Operation 3184 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln818_840 = sext i15 %mult_V_1655"   --->   Operation 3185 'sext' 'sext_ln818_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (1.94ns)   --->   "%r_V_1582 = mul i23 %sext_ln70_411, i23 8388571"   --->   Operation 3186 'mul' 'r_V_1582' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%mult_V_1656 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1582, i32 10, i32 22"   --->   Operation 3187 'partselect' 'mult_V_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln17_628 = sext i13 %mult_V_1656" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3188 'sext' 'sext_ln17_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_170, i8 0"   --->   Operation 3189 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i24 %shl_ln1273_332"   --->   Operation 3190 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.83ns)   --->   "%r_V_1583 = sub i25 %sext_ln1273_472, i25 %sext_ln70_408"   --->   Operation 3191 'sub' 'r_V_1583' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%mult_V_1657 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1583, i32 10, i32 24"   --->   Operation 3192 'partselect' 'mult_V_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln818_841 = sext i15 %mult_V_1657"   --->   Operation 3193 'sext' 'sext_ln818_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln70_413 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3194 'sext' 'sext_ln70_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln70_414 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3195 'sext' 'sext_ln70_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln70_415 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3196 'sext' 'sext_ln70_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln70_416 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3197 'sext' 'sext_ln70_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln70_417 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3198 'sext' 'sext_ln70_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln70_418 = sext i16 %p_read_169" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3199 'sext' 'sext_ln70_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_169, i5 0"   --->   Operation 3200 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i21 %shl_ln1273_333"   --->   Operation 3201 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_169, i1 0"   --->   Operation 3202 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i17 %shl_ln1273_334"   --->   Operation 3203 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i17 %shl_ln1273_334"   --->   Operation 3204 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.81ns)   --->   "%r_V_1584 = sub i22 %sext_ln1273_475, i22 %sext_ln1273_473"   --->   Operation 3205 'sub' 'r_V_1584' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1584, i32 10, i32 21"   --->   Operation 3206 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln17_629 = sext i12 %mult_V_1658" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3207 'sext' 'sext_ln17_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_399 = sub i22 0, i22 %sext_ln1273_473"   --->   Operation 3208 'sub' 'sub_ln1273_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_169, i2 0"   --->   Operation 3209 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i18 %shl_ln1273_335"   --->   Operation 3210 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1585 = sub i22 %sub_ln1273_399, i22 %sext_ln1273_476"   --->   Operation 3211 'sub' 'r_V_1585' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%mult_V_1659 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1585, i32 10, i32 21"   --->   Operation 3212 'partselect' 'mult_V_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln17_630 = sext i12 %mult_V_1659" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3213 'sext' 'sext_ln17_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (1.94ns)   --->   "%r_V_1586 = mul i26 %sext_ln70_417, i26 67108484"   --->   Operation 3214 'mul' 'r_V_1586' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%mult_V_1660 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1586, i32 10, i32 25"   --->   Operation 3215 'partselect' 'mult_V_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.81ns)   --->   "%r_V_1587 = sub i22 %sext_ln70_416, i22 %sext_ln1273_473"   --->   Operation 3216 'sub' 'r_V_1587' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3217 [1/1] (0.00ns)   --->   "%mult_V_1661 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1587, i32 10, i32 21"   --->   Operation 3217 'partselect' 'mult_V_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln17_631 = sext i12 %mult_V_1661" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3218 'sext' 'sext_ln17_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (1.94ns)   --->   "%r_V_1588 = mul i25 %sext_ln70_415, i25 33554189"   --->   Operation 3219 'mul' 'r_V_1588' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%mult_V_1662 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1588, i32 10, i32 24"   --->   Operation 3220 'partselect' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln818_842 = sext i15 %mult_V_1662"   --->   Operation 3221 'sext' 'sext_ln818_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.78ns)   --->   "%r_V_1589 = sub i17 0, i17 %sext_ln70_418"   --->   Operation 3222 'sub' 'r_V_1589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%mult_V_1663 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1589, i32 10, i32 16"   --->   Operation 3223 'partselect' 'mult_V_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln17_632 = sext i7 %mult_V_1663" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3224 'sext' 'sext_ln17_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (1.94ns)   --->   "%r_V_1590 = mul i25 %sext_ln70_415, i25 174"   --->   Operation 3225 'mul' 'r_V_1590' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1590, i32 10, i32 24"   --->   Operation 3226 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln818_843 = sext i15 %mult_V_1664"   --->   Operation 3227 'sext' 'sext_ln818_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (1.94ns)   --->   "%r_V_1591 = mul i26 %sext_ln70_417, i26 280"   --->   Operation 3228 'mul' 'r_V_1591' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1591, i32 10, i32 25"   --->   Operation 3229 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (1.94ns)   --->   "%r_V_1592 = mul i24 %sext_ln70_414, i24 16777107"   --->   Operation 3230 'mul' 'r_V_1592' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1592, i32 10, i32 23"   --->   Operation 3231 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (1.94ns)   --->   "%r_V_1593 = mul i24 %sext_ln70_414, i24 88"   --->   Operation 3232 'mul' 'r_V_1593' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1593, i32 10, i32 23"   --->   Operation 3233 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln17_633 = sext i14 %mult_V_1667" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3234 'sext' 'sext_ln17_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_169, i32 8, i32 15"   --->   Operation 3235 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i8 %mult_V_1668" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3236 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (1.94ns)   --->   "%r_V_1594 = mul i24 %sext_ln70_414, i24 16777106"   --->   Operation 3237 'mul' 'r_V_1594' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1594, i32 10, i32 23"   --->   Operation 3238 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln17_634 = sext i14 %mult_V_1669" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3239 'sext' 'sext_ln17_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_169, i3 0"   --->   Operation 3240 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i19 %shl_ln1273_336"   --->   Operation 3241 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.81ns)   --->   "%r_V_1595 = sub i22 %sext_ln1273_473, i22 %sext_ln1273_477"   --->   Operation 3242 'sub' 'r_V_1595' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%mult_V_1670 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1595, i32 10, i32 21"   --->   Operation 3243 'partselect' 'mult_V_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln818_845 = sext i12 %mult_V_1670"   --->   Operation 3244 'sext' 'sext_ln818_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln17_635 = sext i12 %mult_V_1670" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3245 'sext' 'sext_ln17_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (1.94ns)   --->   "%r_V_1596 = mul i24 %sext_ln70_414, i24 16777101"   --->   Operation 3246 'mul' 'r_V_1596' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1596, i32 10, i32 23"   --->   Operation 3247 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%sext_ln17_636 = sext i14 %mult_V_1671" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3248 'sext' 'sext_ln17_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (1.94ns)   --->   "%r_V_1597 = mul i25 %sext_ln70_415, i25 33554250"   --->   Operation 3249 'mul' 'r_V_1597' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1597, i32 10, i32 24"   --->   Operation 3250 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (1.94ns)   --->   "%r_V_1598 = mul i26 %sext_ln70_417, i26 323"   --->   Operation 3251 'mul' 'r_V_1598' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%mult_V_1673 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1598, i32 10, i32 25"   --->   Operation 3252 'partselect' 'mult_V_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (1.94ns)   --->   "%r_V_1599 = mul i25 %sext_ln70_415, i25 33554274"   --->   Operation 3253 'mul' 'r_V_1599' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%mult_V_1674 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1599, i32 10, i32 24"   --->   Operation 3254 'partselect' 'mult_V_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (1.94ns)   --->   "%r_V_1600 = mul i24 %sext_ln70_414, i24 78"   --->   Operation 3255 'mul' 'r_V_1600' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%mult_V_1675 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1600, i32 10, i32 23"   --->   Operation 3256 'partselect' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln17_637 = sext i14 %mult_V_1675" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3257 'sext' 'sext_ln17_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_169, i4 0"   --->   Operation 3258 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i20 %shl_ln1273_337"   --->   Operation 3259 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.80ns)   --->   "%r_V_1601 = sub i21 %sext_ln1273_478, i21 %sext_ln1273_474"   --->   Operation 3260 'sub' 'r_V_1601' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%mult_V_1676 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1601, i32 10, i32 20"   --->   Operation 3261 'partselect' 'mult_V_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln818_848 = sext i11 %mult_V_1676"   --->   Operation 3262 'sext' 'sext_ln818_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (1.94ns)   --->   "%r_V_1602 = mul i23 %sext_ln70_413, i23 8388554"   --->   Operation 3263 'mul' 'r_V_1602' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1602, i32 10, i32 22"   --->   Operation 3264 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln17_638 = sext i13 %mult_V_1677" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3265 'sext' 'sext_ln17_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (1.94ns)   --->   "%r_V_1603 = mul i26 %sext_ln70_417, i26 297"   --->   Operation 3266 'mul' 'r_V_1603' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1603, i32 10, i32 25"   --->   Operation 3267 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (1.94ns)   --->   "%r_V_1604 = mul i24 %sext_ln70_414, i24 16777100"   --->   Operation 3268 'mul' 'r_V_1604' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%mult_V_1679 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1604, i32 10, i32 23"   --->   Operation 3269 'partselect' 'mult_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (1.94ns)   --->   "%r_V_1605 = mul i24 %sext_ln70_414, i24 71"   --->   Operation 3270 'mul' 'r_V_1605' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%mult_V_1680 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1605, i32 10, i32 23"   --->   Operation 3271 'partselect' 'mult_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln818_850 = sext i14 %mult_V_1680"   --->   Operation 3272 'sext' 'sext_ln818_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (1.94ns)   --->   "%r_V_1606 = mul i26 %sext_ln70_417, i26 413"   --->   Operation 3273 'mul' 'r_V_1606' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1606, i32 10, i32 25"   --->   Operation 3274 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln70_419 = sext i16 %p_read_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3275 'sext' 'sext_ln70_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln70_420 = sext i16 %p_read_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3276 'sext' 'sext_ln70_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln70_421 = sext i16 %p_read_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3277 'sext' 'sext_ln70_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln70_422 = sext i16 %p_read_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3278 'sext' 'sext_ln70_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln70_423 = sext i16 %p_read_168" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3279 'sext' 'sext_ln70_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (1.94ns)   --->   "%r_V_1607 = mul i25 %sext_ln70_423, i25 140"   --->   Operation 3280 'mul' 'r_V_1607' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%mult_V_1682 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1607, i32 10, i32 24"   --->   Operation 3281 'partselect' 'mult_V_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_168, i4 0"   --->   Operation 3282 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i20 %shl_ln1273_338"   --->   Operation 3283 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i20 %shl_ln1273_338"   --->   Operation 3284 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i20 %shl_ln1273_338"   --->   Operation 3285 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i20 %shl_ln1273_338"   --->   Operation 3286 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.80ns)   --->   "%r_V_1608 = sub i21 0, i21 %sext_ln1273_482"   --->   Operation 3287 'sub' 'r_V_1608' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%mult_V_1683 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1608, i32 10, i32 20"   --->   Operation 3288 'partselect' 'mult_V_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln17_639 = sext i11 %mult_V_1683" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3289 'sext' 'sext_ln17_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (1.94ns)   --->   "%r_V_1609 = mul i25 %sext_ln70_423, i25 198"   --->   Operation 3290 'mul' 'r_V_1609' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%mult_V_1684 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1609, i32 10, i32 24"   --->   Operation 3291 'partselect' 'mult_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln818_852 = sext i15 %mult_V_1684"   --->   Operation 3292 'sext' 'sext_ln818_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (1.94ns)   --->   "%r_V_1610 = mul i23 %sext_ln70_422, i23 8388555"   --->   Operation 3293 'mul' 'r_V_1610' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%mult_V_1685 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1610, i32 10, i32 22"   --->   Operation 3294 'partselect' 'mult_V_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln17_640 = sext i13 %mult_V_1685" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3295 'sext' 'sext_ln17_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (1.94ns)   --->   "%r_V_1611 = mul i24 %sext_ln70_421, i24 111"   --->   Operation 3296 'mul' 'r_V_1611' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%mult_V_1686 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1611, i32 10, i32 23"   --->   Operation 3297 'partselect' 'mult_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln17_641 = sext i14 %mult_V_1686" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3298 'sext' 'sext_ln17_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (1.94ns)   --->   "%r_V_1612 = mul i22 %sext_ln70_420, i22 27"   --->   Operation 3299 'mul' 'r_V_1612' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1612, i32 10, i32 21"   --->   Operation 3300 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln17_642 = sext i12 %mult_V_1687" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3301 'sext' 'sext_ln17_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3302 [1/1] (1.94ns)   --->   "%r_V_1613 = mul i25 %sext_ln70_423, i25 33554274"   --->   Operation 3302 'mul' 'r_V_1613' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%mult_V_1688 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1613, i32 10, i32 24"   --->   Operation 3303 'partselect' 'mult_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln818_853 = sext i15 %mult_V_1688"   --->   Operation 3304 'sext' 'sext_ln818_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (1.94ns)   --->   "%r_V_1614 = mul i25 %sext_ln70_423, i25 33554287"   --->   Operation 3305 'mul' 'r_V_1614' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%mult_V_1689 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1614, i32 10, i32 24"   --->   Operation 3306 'partselect' 'mult_V_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.80ns)   --->   "%r_V_1615 = sub i21 %sext_ln1273_482, i21 %sext_ln70_419"   --->   Operation 3307 'sub' 'r_V_1615' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%mult_V_1690 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1615, i32 10, i32 20"   --->   Operation 3308 'partselect' 'mult_V_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln818_855 = sext i11 %mult_V_1690"   --->   Operation 3309 'sext' 'sext_ln818_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_168, i6 0"   --->   Operation 3310 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i22 %shl_ln1273_339"   --->   Operation 3311 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.82ns)   --->   "%r_V_1616 = sub i23 %sext_ln1273_481, i23 %sext_ln1273_483"   --->   Operation 3312 'sub' 'r_V_1616' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%mult_V_1691 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1616, i32 10, i32 22"   --->   Operation 3313 'partselect' 'mult_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln17_643 = sext i13 %mult_V_1691" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3314 'sext' 'sext_ln17_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (1.94ns)   --->   "%r_V_1617 = mul i24 %sext_ln70_421, i24 89"   --->   Operation 3315 'mul' 'r_V_1617' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%mult_V_1692 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1617, i32 10, i32 23"   --->   Operation 3316 'partselect' 'mult_V_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln17_644 = sext i14 %mult_V_1692" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3317 'sext' 'sext_ln17_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (1.94ns)   --->   "%r_V_1618 = mul i23 %sext_ln70_422, i23 57"   --->   Operation 3318 'mul' 'r_V_1618' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%mult_V_1693 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1618, i32 10, i32 22"   --->   Operation 3319 'partselect' 'mult_V_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln17_645 = sext i13 %mult_V_1693" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3320 'sext' 'sext_ln17_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (1.94ns)   --->   "%r_V_1619 = mul i24 %sext_ln70_421, i24 71"   --->   Operation 3321 'mul' 'r_V_1619' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%mult_V_1694 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1619, i32 10, i32 23"   --->   Operation 3322 'partselect' 'mult_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln17_646 = sext i14 %mult_V_1694" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3323 'sext' 'sext_ln17_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_168, i1 0"   --->   Operation 3324 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i17 %shl_ln1273_340"   --->   Operation 3325 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.80ns)   --->   "%r_V_1620 = sub i21 %sext_ln1273_484, i21 %sext_ln1273_482"   --->   Operation 3326 'sub' 'r_V_1620' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%mult_V_1695 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1620, i32 10, i32 20"   --->   Operation 3327 'partselect' 'mult_V_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln17_647 = sext i11 %mult_V_1695" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3328 'sext' 'sext_ln17_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (1.94ns)   --->   "%r_V_1621 = mul i24 %sext_ln70_421, i24 16777147"   --->   Operation 3329 'mul' 'r_V_1621' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1621, i32 10, i32 23"   --->   Operation 3330 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln17_648 = sext i14 %mult_V_1696" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3331 'sext' 'sext_ln17_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (1.94ns)   --->   "%r_V_1622 = mul i25 %sext_ln70_423, i25 244"   --->   Operation 3332 'mul' 'r_V_1622' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%mult_V_1697 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1622, i32 10, i32 24"   --->   Operation 3333 'partselect' 'mult_V_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln818_856 = sext i15 %mult_V_1697"   --->   Operation 3334 'sext' 'sext_ln818_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%mult_V_1698 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_168, i32 10, i32 15"   --->   Operation 3335 'partselect' 'mult_V_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i6 %mult_V_1698" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3336 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (1.94ns)   --->   "%r_V_1623 = mul i22 %sext_ln70_420, i22 4194281"   --->   Operation 3337 'mul' 'r_V_1623' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%mult_V_1699 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1623, i32 10, i32 21"   --->   Operation 3338 'partselect' 'mult_V_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln818_857 = sext i12 %mult_V_1699"   --->   Operation 3339 'sext' 'sext_ln818_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln17_649 = sext i12 %mult_V_1699" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3340 'sext' 'sext_ln17_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_168, i8 0"   --->   Operation 3341 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i24 %shl_ln1273_341"   --->   Operation 3342 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_408 = sub i25 0, i25 %sext_ln1273_485"   --->   Operation 3343 'sub' 'sub_ln1273_408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3344 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1624 = sub i25 %sub_ln1273_408, i25 %sext_ln1273_480"   --->   Operation 3344 'sub' 'r_V_1624' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%mult_V_1700 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1624, i32 10, i32 24"   --->   Operation 3345 'partselect' 'mult_V_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln818_858 = sext i15 %mult_V_1700"   --->   Operation 3346 'sext' 'sext_ln818_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (1.94ns)   --->   "%r_V_1625 = mul i25 %sext_ln70_423, i25 33554244"   --->   Operation 3347 'mul' 'r_V_1625' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1625, i32 10, i32 24"   --->   Operation 3348 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln818_859 = sext i15 %mult_V_1701"   --->   Operation 3349 'sext' 'sext_ln818_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (1.94ns)   --->   "%r_V_1626 = mul i23 %sext_ln70_422, i23 59"   --->   Operation 3350 'mul' 'r_V_1626' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%mult_V_1702 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1626, i32 10, i32 22"   --->   Operation 3351 'partselect' 'mult_V_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln17_650 = sext i13 %mult_V_1702" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3352 'sext' 'sext_ln17_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_168, i7 0"   --->   Operation 3353 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i23 %shl_ln1273_342"   --->   Operation 3354 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (0.82ns)   --->   "%r_V_1627 = sub i24 %sext_ln1273_486, i24 %sext_ln1273_479"   --->   Operation 3355 'sub' 'r_V_1627' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%mult_V_1703 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1627, i32 10, i32 23"   --->   Operation 3356 'partselect' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln17_651 = sext i14 %mult_V_1703" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3357 'sext' 'sext_ln17_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_168, i3 0"   --->   Operation 3358 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i19 %shl_ln1273_343"   --->   Operation 3359 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.82ns)   --->   "%r_V_1628 = sub i24 %sext_ln1273_486, i24 %sext_ln1273_487"   --->   Operation 3360 'sub' 'r_V_1628' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%mult_V_1704 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1628, i32 10, i32 23"   --->   Operation 3361 'partselect' 'mult_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln17_652 = sext i14 %mult_V_1704" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3362 'sext' 'sext_ln17_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (1.94ns)   --->   "%r_V_1629 = mul i24 %sext_ln70_421, i24 123"   --->   Operation 3363 'mul' 'r_V_1629' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%mult_V_1705 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1629, i32 10, i32 23"   --->   Operation 3364 'partselect' 'mult_V_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln17_653 = sext i14 %mult_V_1705" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3365 'sext' 'sext_ln17_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (1.94ns)   --->   "%r_V_1630 = mul i21 %sext_ln70_419, i21 2097139"   --->   Operation 3366 'mul' 'r_V_1630' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%mult_V_1706 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1630, i32 10, i32 20"   --->   Operation 3367 'partselect' 'mult_V_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln17_654 = sext i11 %mult_V_1706" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3368 'sext' 'sext_ln17_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (1.94ns)   --->   "%r_V_1631 = mul i25 %sext_ln70_423, i25 33554179"   --->   Operation 3369 'mul' 'r_V_1631' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1631, i32 10, i32 24"   --->   Operation 3370 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln818_860 = sext i15 %mult_V_1707"   --->   Operation 3371 'sext' 'sext_ln818_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (1.94ns)   --->   "%r_V_1632 = mul i24 %sext_ln70_421, i24 70"   --->   Operation 3372 'mul' 'r_V_1632' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%mult_V_1708 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1632, i32 10, i32 23"   --->   Operation 3373 'partselect' 'mult_V_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln17_655 = sext i14 %mult_V_1708" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3374 'sext' 'sext_ln17_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_168, i2 0"   --->   Operation 3375 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i18 %shl_ln1273_344"   --->   Operation 3376 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.82ns)   --->   "%r_V_1633 = sub i24 %sext_ln1273_488, i24 %sext_ln1273_486"   --->   Operation 3377 'sub' 'r_V_1633' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%mult_V_1709 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1633, i32 10, i32 23"   --->   Operation 3378 'partselect' 'mult_V_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln17_656 = sext i14 %mult_V_1709" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3379 'sext' 'sext_ln17_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (1.94ns)   --->   "%r_V_1634 = mul i25 %sext_ln70_423, i25 164"   --->   Operation 3380 'mul' 'r_V_1634' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%mult_V_1710 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1634, i32 10, i32 24"   --->   Operation 3381 'partselect' 'mult_V_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln818_861 = sext i15 %mult_V_1710"   --->   Operation 3382 'sext' 'sext_ln818_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln70_424 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3383 'sext' 'sext_ln70_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln70_425 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3384 'sext' 'sext_ln70_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln70_426 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3385 'sext' 'sext_ln70_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln70_427 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3386 'sext' 'sext_ln70_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln70_428 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3387 'sext' 'sext_ln70_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln70_429 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3388 'sext' 'sext_ln70_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln70_430 = sext i16 %p_read_167" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3389 'sext' 'sext_ln70_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_167, i6 0"   --->   Operation 3390 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i22 %shl_ln1273_345"   --->   Operation 3391 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_413 = sub i23 0, i23 %sext_ln1273_489"   --->   Operation 3392 'sub' 'sub_ln1273_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_167, i3 0"   --->   Operation 3393 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i19 %shl_ln1273_346"   --->   Operation 3394 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i19 %shl_ln1273_346"   --->   Operation 3395 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1635 = sub i23 %sub_ln1273_413, i23 %sext_ln1273_491"   --->   Operation 3396 'sub' 'r_V_1635' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%mult_V_1711 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1635, i32 10, i32 22"   --->   Operation 3397 'partselect' 'mult_V_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln17_657 = sext i13 %mult_V_1711" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3398 'sext' 'sext_ln17_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_167, i2 0"   --->   Operation 3399 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i18 %shl_ln1273_347"   --->   Operation 3400 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i18 %shl_ln1273_347"   --->   Operation 3401 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.82ns)   --->   "%r_V_1636 = sub i23 %sext_ln1273_489, i23 %sext_ln1273_493"   --->   Operation 3402 'sub' 'r_V_1636' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%mult_V_1712 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1636, i32 10, i32 22"   --->   Operation 3403 'partselect' 'mult_V_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln818_862 = sext i13 %mult_V_1712"   --->   Operation 3404 'sext' 'sext_ln818_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (1.94ns)   --->   "%r_V_1637 = mul i25 %sext_ln70_429, i25 208"   --->   Operation 3405 'mul' 'r_V_1637' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3406 [1/1] (0.00ns)   --->   "%mult_V_1713 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1637, i32 10, i32 24"   --->   Operation 3406 'partselect' 'mult_V_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln818_863 = sext i15 %mult_V_1713"   --->   Operation 3407 'sext' 'sext_ln818_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (1.94ns)   --->   "%r_V_1638 = mul i22 %sext_ln70_430, i22 23"   --->   Operation 3408 'mul' 'r_V_1638' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_1714 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1638, i32 10, i32 21"   --->   Operation 3409 'partselect' 'mult_V_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln17_658 = sext i12 %mult_V_1714" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3410 'sext' 'sext_ln17_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_167, i4 0"   --->   Operation 3411 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i20 %shl_ln1273_348"   --->   Operation 3412 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.80ns)   --->   "%r_V_1639 = sub i21 %sext_ln1273_494, i21 %sext_ln1273_492"   --->   Operation 3413 'sub' 'r_V_1639' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%mult_V_1715 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1639, i32 10, i32 20"   --->   Operation 3414 'partselect' 'mult_V_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln17_659 = sext i11 %mult_V_1715" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3415 'sext' 'sext_ln17_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.78ns)   --->   "%r_V_1640 = sub i17 0, i17 %sext_ln70_427"   --->   Operation 3416 'sub' 'r_V_1640' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%mult_V_1716 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1640, i32 10, i32 16"   --->   Operation 3417 'partselect' 'mult_V_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln17_660 = sext i7 %mult_V_1716" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3418 'sext' 'sext_ln17_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln17_661 = sext i7 %mult_V_1716" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3419 'sext' 'sext_ln17_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (1.94ns)   --->   "%r_V_1641 = mul i25 %sext_ln70_429, i25 221"   --->   Operation 3420 'mul' 'r_V_1641' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%mult_V_1717 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1641, i32 10, i32 24"   --->   Operation 3421 'partselect' 'mult_V_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln818_866 = sext i15 %mult_V_1717"   --->   Operation 3422 'sext' 'sext_ln818_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (1.94ns)   --->   "%r_V_1642 = mul i23 %sext_ln70_426, i23 8388573"   --->   Operation 3423 'mul' 'r_V_1642' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%mult_V_1718 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1642, i32 10, i32 22"   --->   Operation 3424 'partselect' 'mult_V_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln17_662 = sext i13 %mult_V_1718" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3425 'sext' 'sext_ln17_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (1.94ns)   --->   "%r_V_1643 = mul i21 %sext_ln70_425, i21 2097139"   --->   Operation 3426 'mul' 'r_V_1643' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%mult_V_1719 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1643, i32 10, i32 20"   --->   Operation 3427 'partselect' 'mult_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln818_867 = sext i11 %mult_V_1719"   --->   Operation 3428 'sext' 'sext_ln818_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (1.94ns)   --->   "%r_V_1644 = mul i23 %sext_ln70_426, i23 8388567"   --->   Operation 3429 'mul' 'r_V_1644' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%mult_V_1720 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1644, i32 10, i32 22"   --->   Operation 3430 'partselect' 'mult_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln17_663 = sext i13 %mult_V_1720" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3431 'sext' 'sext_ln17_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.80ns)   --->   "%r_V_1645 = add i20 %sext_ln1273_490, i20 %sext_ln70_428"   --->   Operation 3432 'add' 'r_V_1645' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%mult_V_1721 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1645, i32 10, i32 19"   --->   Operation 3433 'partselect' 'mult_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln17_664 = sext i10 %mult_V_1721" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3434 'sext' 'sext_ln17_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (1.94ns)   --->   "%r_V_1646 = mul i24 %sext_ln70_424, i24 104"   --->   Operation 3435 'mul' 'r_V_1646' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%mult_V_1722 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1646, i32 10, i32 23"   --->   Operation 3436 'partselect' 'mult_V_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln818_868 = sext i14 %mult_V_1722"   --->   Operation 3437 'sext' 'sext_ln818_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_418 = sub i20 0, i20 %sext_ln1273_490"   --->   Operation 3438 'sub' 'sub_ln1273_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3439 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1647 = sub i20 %sub_ln1273_418, i20 %sext_ln70_428"   --->   Operation 3439 'sub' 'r_V_1647' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%mult_V_1723 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1647, i32 10, i32 19"   --->   Operation 3440 'partselect' 'mult_V_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln17_665 = sext i10 %mult_V_1723" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3441 'sext' 'sext_ln17_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_167, i1 0"   --->   Operation 3442 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i17 %shl_ln1273_349"   --->   Operation 3443 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.80ns)   --->   "%r_V_1648 = add i20 %sext_ln1273_490, i20 %sext_ln1273_495"   --->   Operation 3444 'add' 'r_V_1648' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%mult_V_1724 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1648, i32 10, i32 19"   --->   Operation 3445 'partselect' 'mult_V_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln818_869 = sext i10 %mult_V_1724"   --->   Operation 3446 'sext' 'sext_ln818_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_167, i7 0"   --->   Operation 3447 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i23 %shl_ln1273_350"   --->   Operation 3448 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_167, i5 0"   --->   Operation 3449 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i21 %shl_ln1273_351"   --->   Operation 3450 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.82ns)   --->   "%r_V_1649 = sub i24 %sext_ln1273_496, i24 %sext_ln1273_497"   --->   Operation 3451 'sub' 'r_V_1649' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%mult_V_1725 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1649, i32 10, i32 23"   --->   Operation 3452 'partselect' 'mult_V_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln17_666 = sext i14 %mult_V_1725" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3453 'sext' 'sext_ln17_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (1.94ns)   --->   "%r_V_1650 = mul i25 %sext_ln70_429, i25 33554275"   --->   Operation 3454 'mul' 'r_V_1650' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%mult_V_1726 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1650, i32 10, i32 24"   --->   Operation 3455 'partselect' 'mult_V_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (1.94ns)   --->   "%r_V_1651 = mul i24 %sext_ln70_424, i24 114"   --->   Operation 3456 'mul' 'r_V_1651' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1651, i32 10, i32 23"   --->   Operation 3457 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln17_667 = sext i14 %mult_V_1727" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3458 'sext' 'sext_ln17_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (1.94ns)   --->   "%r_V_1652 = mul i24 %sext_ln70_424, i24 16777147"   --->   Operation 3459 'mul' 'r_V_1652' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%mult_V_1728 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1652, i32 10, i32 23"   --->   Operation 3460 'partselect' 'mult_V_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln818_871 = sext i14 %mult_V_1728"   --->   Operation 3461 'sext' 'sext_ln818_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (1.94ns)   --->   "%r_V_1653 = mul i23 %sext_ln70_426, i23 8388563"   --->   Operation 3462 'mul' 'r_V_1653' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%mult_V_1729 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1653, i32 10, i32 22"   --->   Operation 3463 'partselect' 'mult_V_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln818_872 = sext i13 %mult_V_1729"   --->   Operation 3464 'sext' 'sext_ln818_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (0.82ns)   --->   "%r_V_1654 = add i23 %sext_ln1273_489, i23 %sext_ln1273_493"   --->   Operation 3465 'add' 'r_V_1654' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%mult_V_1730 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1654, i32 10, i32 22"   --->   Operation 3466 'partselect' 'mult_V_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln818_873 = sext i13 %mult_V_1730"   --->   Operation 3467 'sext' 'sext_ln818_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln70_431 = sext i16 %p_read_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3468 'sext' 'sext_ln70_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln70_432 = sext i16 %p_read_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3469 'sext' 'sext_ln70_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln70_433 = sext i16 %p_read_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3470 'sext' 'sext_ln70_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln70_434 = sext i16 %p_read_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3471 'sext' 'sext_ln70_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln70_435 = sext i16 %p_read_166" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3472 'sext' 'sext_ln70_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.78ns)   --->   "%r_V_1655 = sub i17 0, i17 %sext_ln70_435"   --->   Operation 3473 'sub' 'r_V_1655' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1655, i32 10, i32 16"   --->   Operation 3474 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln818_874 = sext i7 %mult_V_1731"   --->   Operation 3475 'sext' 'sext_ln818_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln17_668 = sext i7 %mult_V_1731" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3476 'sext' 'sext_ln17_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_166, i7 0"   --->   Operation 3477 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i23 %shl_ln1273_352"   --->   Operation 3478 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.82ns)   --->   "%sub_ln1273_422 = sub i24 0, i24 %sext_ln1273_498"   --->   Operation 3479 'sub' 'sub_ln1273_422' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (0.83ns)   --->   "%r_V_1656 = sub i24 %sub_ln1273_422, i24 %sext_ln70_433"   --->   Operation 3480 'sub' 'r_V_1656' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%mult_V_1732 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1656, i32 10, i32 23"   --->   Operation 3481 'partselect' 'mult_V_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln17_669 = sext i14 %mult_V_1732" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3482 'sext' 'sext_ln17_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_166, i4 0"   --->   Operation 3483 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i20 %shl_ln1273_353"   --->   Operation 3484 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i20 %shl_ln1273_353"   --->   Operation 3485 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.82ns)   --->   "%r_V_1657 = add i24 %sext_ln1273_498, i24 %sext_ln1273_500"   --->   Operation 3486 'add' 'r_V_1657' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%mult_V_1733 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1657, i32 10, i32 23"   --->   Operation 3487 'partselect' 'mult_V_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln818_875 = sext i14 %mult_V_1733"   --->   Operation 3488 'sext' 'sext_ln818_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3489 [1/1] (1.94ns)   --->   "%r_V_1658 = mul i25 %sext_ln70_432, i25 143"   --->   Operation 3489 'mul' 'r_V_1658' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%mult_V_1734 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1658, i32 10, i32 24"   --->   Operation 3490 'partselect' 'mult_V_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (1.94ns)   --->   "%r_V_1659 = mul i23 %sext_ln70_434, i23 46"   --->   Operation 3491 'mul' 'r_V_1659' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%mult_V_1735 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1659, i32 10, i32 22"   --->   Operation 3492 'partselect' 'mult_V_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln818_877 = sext i13 %mult_V_1735"   --->   Operation 3493 'sext' 'sext_ln818_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_166, i2 0"   --->   Operation 3494 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i18 %shl_ln1273_354"   --->   Operation 3495 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.79ns)   --->   "%r_V_1660 = sub i19 %sext_ln1273_501, i19 %sext_ln70_431"   --->   Operation 3496 'sub' 'r_V_1660' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%mult_V_1736 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1660, i32 10, i32 18"   --->   Operation 3497 'partselect' 'mult_V_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln818_878 = sext i9 %mult_V_1736"   --->   Operation 3498 'sext' 'sext_ln818_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (1.94ns)   --->   "%r_V_1661 = mul i25 %sext_ln70_432, i25 33554210"   --->   Operation 3499 'mul' 'r_V_1661' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%mult_V_1737 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1661, i32 10, i32 24"   --->   Operation 3500 'partselect' 'mult_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (1.94ns)   --->   "%r_V_1662 = mul i25 %sext_ln70_432, i25 246"   --->   Operation 3501 'mul' 'r_V_1662' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%mult_V_1738 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1662, i32 10, i32 24"   --->   Operation 3502 'partselect' 'mult_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln818_880 = sext i15 %mult_V_1738"   --->   Operation 3503 'sext' 'sext_ln818_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (1.94ns)   --->   "%r_V_1663 = mul i24 %sext_ln70_433, i24 16777141"   --->   Operation 3504 'mul' 'r_V_1663' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%mult_V_1739 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1663, i32 10, i32 23"   --->   Operation 3505 'partselect' 'mult_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln17_670 = sext i14 %mult_V_1739" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3506 'sext' 'sext_ln17_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (1.94ns)   --->   "%r_V_1664 = mul i25 %sext_ln70_432, i25 33554258"   --->   Operation 3507 'mul' 'r_V_1664' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%mult_V_1740 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1664, i32 10, i32 24"   --->   Operation 3508 'partselect' 'mult_V_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln818_881 = sext i15 %mult_V_1740"   --->   Operation 3509 'sext' 'sext_ln818_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_166, i3 0"   --->   Operation 3510 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i19 %shl_ln1273_355"   --->   Operation 3511 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i19 %shl_ln1273_355"   --->   Operation 3512 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_166, i1 0"   --->   Operation 3513 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i17 %shl_ln1273_356"   --->   Operation 3514 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i17 %shl_ln1273_356"   --->   Operation 3515 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i17 %shl_ln1273_356"   --->   Operation 3516 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i17 %shl_ln1273_356"   --->   Operation 3517 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (0.80ns)   --->   "%r_V_1665 = add i20 %sext_ln1273_503, i20 %sext_ln1273_507"   --->   Operation 3518 'add' 'r_V_1665' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1665, i32 10, i32 19"   --->   Operation 3519 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln818_882 = sext i10 %mult_V_1741"   --->   Operation 3520 'sext' 'sext_ln818_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (1.94ns)   --->   "%r_V_1666 = mul i25 %sext_ln70_432, i25 214"   --->   Operation 3521 'mul' 'r_V_1666' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%mult_V_1742 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1666, i32 10, i32 24"   --->   Operation 3522 'partselect' 'mult_V_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln818_883 = sext i15 %mult_V_1742"   --->   Operation 3523 'sext' 'sext_ln818_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (1.94ns)   --->   "%r_V_1667 = mul i25 %sext_ln70_432, i25 148"   --->   Operation 3524 'mul' 'r_V_1667' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%mult_V_1743 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1667, i32 10, i32 24"   --->   Operation 3525 'partselect' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln818_884 = sext i15 %mult_V_1743"   --->   Operation 3526 'sext' 'sext_ln818_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (1.94ns)   --->   "%r_V_1668 = mul i25 %sext_ln70_432, i25 33554201"   --->   Operation 3527 'mul' 'r_V_1668' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%mult_V_1744 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1668, i32 10, i32 24"   --->   Operation 3528 'partselect' 'mult_V_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln818_885 = sext i15 %mult_V_1744"   --->   Operation 3529 'sext' 'sext_ln818_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.83ns)   --->   "%r_V_1669 = sub i24 %sub_ln1273_422, i24 %sext_ln1273_502"   --->   Operation 3530 'sub' 'r_V_1669' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3531 [1/1] (0.00ns)   --->   "%mult_V_1745 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1669, i32 10, i32 23"   --->   Operation 3531 'partselect' 'mult_V_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln17_671 = sext i14 %mult_V_1745" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3532 'sext' 'sext_ln17_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.79ns)   --->   "%r_V_1670 = sub i18 0, i18 %sext_ln1273_506"   --->   Operation 3533 'sub' 'r_V_1670' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%mult_V_1746 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1670, i32 10, i32 17"   --->   Operation 3534 'partselect' 'mult_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln17_672 = sext i8 %mult_V_1746" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3535 'sext' 'sext_ln17_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (1.94ns)   --->   "%r_V_1671 = mul i24 %sext_ln70_433, i24 99"   --->   Operation 3536 'mul' 'r_V_1671' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%mult_V_1747 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1671, i32 10, i32 23"   --->   Operation 3537 'partselect' 'mult_V_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (1.94ns)   --->   "%r_V_1672 = mul i25 %sext_ln70_432, i25 185"   --->   Operation 3538 'mul' 'r_V_1672' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%mult_V_1748 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1672, i32 10, i32 24"   --->   Operation 3539 'partselect' 'mult_V_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (1.94ns)   --->   "%r_V_1673 = mul i24 %sext_ln70_433, i24 87"   --->   Operation 3540 'mul' 'r_V_1673' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%mult_V_1749 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1673, i32 10, i32 23"   --->   Operation 3541 'partselect' 'mult_V_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln17_674 = sext i14 %mult_V_1749" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3542 'sext' 'sext_ln17_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (1.94ns)   --->   "%r_V_1674 = mul i24 %sext_ln70_433, i24 16777110"   --->   Operation 3543 'mul' 'r_V_1674' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%mult_V_1750 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1674, i32 10, i32 23"   --->   Operation 3544 'partselect' 'mult_V_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln818_888 = sext i14 %mult_V_1750"   --->   Operation 3545 'sext' 'sext_ln818_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.80ns)   --->   "%r_V_1675 = add i21 %sext_ln1273_499, i21 %sext_ln1273_505"   --->   Operation 3546 'add' 'r_V_1675' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%mult_V_1751 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1675, i32 10, i32 20"   --->   Operation 3547 'partselect' 'mult_V_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln17_675 = sext i11 %mult_V_1751" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3548 'sext' 'sext_ln17_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (1.94ns)   --->   "%r_V_1676 = mul i25 %sext_ln70_432, i25 33554191"   --->   Operation 3549 'mul' 'r_V_1676' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%mult_V_1752 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1676, i32 10, i32 24"   --->   Operation 3550 'partselect' 'mult_V_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln818_889 = sext i15 %mult_V_1752"   --->   Operation 3551 'sext' 'sext_ln818_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_166, i5 0"   --->   Operation 3552 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i21 %shl_ln1273_357"   --->   Operation 3553 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_427 = sub i22 0, i22 %sext_ln1273_508"   --->   Operation 3554 'sub' 'sub_ln1273_427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3555 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1677 = sub i22 %sub_ln1273_427, i22 %sext_ln1273_504"   --->   Operation 3555 'sub' 'r_V_1677' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%mult_V_1753 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1677, i32 10, i32 21"   --->   Operation 3556 'partselect' 'mult_V_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln818_890 = sext i12 %mult_V_1753"   --->   Operation 3557 'sext' 'sext_ln818_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (1.94ns)   --->   "%r_V_1678 = mul i24 %sext_ln70_433, i24 16777121"   --->   Operation 3558 'mul' 'r_V_1678' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%mult_V_1754 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1678, i32 10, i32 23"   --->   Operation 3559 'partselect' 'mult_V_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln818_891 = sext i14 %mult_V_1754"   --->   Operation 3560 'sext' 'sext_ln818_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (1.94ns)   --->   "%r_V_1679 = mul i24 %sext_ln70_433, i24 16777098"   --->   Operation 3561 'mul' 'r_V_1679' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%mult_V_1755 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1679, i32 10, i32 23"   --->   Operation 3562 'partselect' 'mult_V_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln17_676 = sext i14 %mult_V_1755" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3563 'sext' 'sext_ln17_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3564 [1/1] (1.94ns)   --->   "%r_V_1680 = mul i25 %sext_ln70_432, i25 33554216"   --->   Operation 3564 'mul' 'r_V_1680' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3565 [1/1] (0.00ns)   --->   "%mult_V_1756 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1680, i32 10, i32 24"   --->   Operation 3565 'partselect' 'mult_V_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln818_892 = sext i15 %mult_V_1756"   --->   Operation 3566 'sext' 'sext_ln818_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (1.94ns)   --->   "%r_V_1681 = mul i25 %sext_ln70_432, i25 205"   --->   Operation 3567 'mul' 'r_V_1681' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%mult_V_1757 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1681, i32 10, i32 24"   --->   Operation 3568 'partselect' 'mult_V_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln70_436 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3569 'sext' 'sext_ln70_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln70_437 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3570 'sext' 'sext_ln70_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln70_438 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3571 'sext' 'sext_ln70_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln70_439 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3572 'sext' 'sext_ln70_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln70_440 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3573 'sext' 'sext_ln70_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln70_441 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3574 'sext' 'sext_ln70_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln70_442 = sext i16 %p_read_165" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3575 'sext' 'sext_ln70_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (1.94ns)   --->   "%r_V_1682 = mul i25 %sext_ln70_442, i25 33554246"   --->   Operation 3576 'mul' 'r_V_1682' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%mult_V_1758 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1682, i32 10, i32 24"   --->   Operation 3577 'partselect' 'mult_V_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln818_894 = sext i15 %mult_V_1758"   --->   Operation 3578 'sext' 'sext_ln818_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.78ns)   --->   "%r_V_1683 = sub i17 0, i17 %sext_ln70_441"   --->   Operation 3579 'sub' 'r_V_1683' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%mult_V_1759 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1683, i32 10, i32 16"   --->   Operation 3580 'partselect' 'mult_V_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln17_677 = sext i7 %mult_V_1759" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3581 'sext' 'sext_ln17_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln17_678 = sext i7 %mult_V_1759" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3582 'sext' 'sext_ln17_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (1.94ns)   --->   "%r_V_1684 = mul i26 %sext_ln70_440, i26 67108599"   --->   Operation 3583 'mul' 'r_V_1684' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%mult_V_1760 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1684, i32 10, i32 25"   --->   Operation 3584 'partselect' 'mult_V_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (1.94ns)   --->   "%r_V_1685 = mul i24 %sext_ln70_439, i24 16777141"   --->   Operation 3585 'mul' 'r_V_1685' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%mult_V_1761 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1685, i32 10, i32 23"   --->   Operation 3586 'partselect' 'mult_V_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln17_679 = sext i14 %mult_V_1761" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3587 'sext' 'sext_ln17_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_165, i5 0"   --->   Operation 3588 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i21 %shl_ln1273_358"   --->   Operation 3589 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_165, i1 0"   --->   Operation 3590 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i17 %shl_ln1273_359"   --->   Operation 3591 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i17 %shl_ln1273_359"   --->   Operation 3592 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (0.81ns)   --->   "%r_V_1686 = sub i22 %sext_ln1273_511, i22 %sext_ln1273_509"   --->   Operation 3593 'sub' 'r_V_1686' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%mult_V_1762 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1686, i32 10, i32 21"   --->   Operation 3594 'partselect' 'mult_V_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln17_680 = sext i12 %mult_V_1762" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3595 'sext' 'sext_ln17_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%mult_V_1763 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_165, i32 6, i32 15"   --->   Operation 3596 'partselect' 'mult_V_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i10 %mult_V_1763" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3597 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_165, i7 0"   --->   Operation 3598 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i23 %shl_ln1273_360"   --->   Operation 3599 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_431 = sub i24 0, i24 %sext_ln1273_512"   --->   Operation 3600 'sub' 'sub_ln1273_431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3601 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1687 = sub i24 %sub_ln1273_431, i24 %sext_ln1273_510"   --->   Operation 3601 'sub' 'r_V_1687' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%mult_V_1764 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1687, i32 10, i32 23"   --->   Operation 3602 'partselect' 'mult_V_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln818_895 = sext i14 %mult_V_1764"   --->   Operation 3603 'sext' 'sext_ln818_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln17_681 = sext i14 %mult_V_1764" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3604 'sext' 'sext_ln17_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (1.94ns)   --->   "%r_V_1688 = mul i25 %sext_ln70_442, i25 33554293"   --->   Operation 3605 'mul' 'r_V_1688' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%mult_V_1765 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1688, i32 10, i32 24"   --->   Operation 3606 'partselect' 'mult_V_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln818_896 = sext i15 %mult_V_1765"   --->   Operation 3607 'sext' 'sext_ln818_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (1.94ns)   --->   "%r_V_1689 = mul i24 %sext_ln70_439, i24 16777115"   --->   Operation 3608 'mul' 'r_V_1689' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%mult_V_1766 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1689, i32 10, i32 23"   --->   Operation 3609 'partselect' 'mult_V_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln17_682 = sext i14 %mult_V_1766" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3610 'sext' 'sext_ln17_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (1.94ns)   --->   "%r_V_1690 = mul i23 %sext_ln70_437, i23 58"   --->   Operation 3611 'mul' 'r_V_1690' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%mult_V_1767 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1690, i32 10, i32 22"   --->   Operation 3612 'partselect' 'mult_V_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (1.94ns)   --->   "%r_V_1691 = mul i26 %sext_ln70_440, i26 67108552"   --->   Operation 3613 'mul' 'r_V_1691' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1691, i32 10, i32 25"   --->   Operation 3614 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (1.94ns)   --->   "%r_V_1692 = mul i24 %sext_ln70_439, i24 102"   --->   Operation 3615 'mul' 'r_V_1692' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%mult_V_1769 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1692, i32 10, i32 23"   --->   Operation 3616 'partselect' 'mult_V_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln818_898 = sext i14 %mult_V_1769"   --->   Operation 3617 'sext' 'sext_ln818_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (1.94ns)   --->   "%r_V_1693 = mul i24 %sext_ln70_439, i24 16777126"   --->   Operation 3618 'mul' 'r_V_1693' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%mult_V_1770 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1693, i32 10, i32 23"   --->   Operation 3619 'partselect' 'mult_V_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln818_899 = sext i14 %mult_V_1770"   --->   Operation 3620 'sext' 'sext_ln818_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (1.94ns)   --->   "%r_V_1694 = mul i24 %sext_ln70_439, i24 70"   --->   Operation 3621 'mul' 'r_V_1694' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%mult_V_1771 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1694, i32 10, i32 23"   --->   Operation 3622 'partselect' 'mult_V_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln818_900 = sext i14 %mult_V_1771"   --->   Operation 3623 'sext' 'sext_ln818_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (1.94ns)   --->   "%r_V_1695 = mul i24 %sext_ln70_439, i24 87"   --->   Operation 3624 'mul' 'r_V_1695' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3625 [1/1] (0.00ns)   --->   "%mult_V_1772 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1695, i32 10, i32 23"   --->   Operation 3625 'partselect' 'mult_V_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln17_683 = sext i14 %mult_V_1772" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3626 'sext' 'sext_ln17_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (1.94ns)   --->   "%r_V_1696 = mul i25 %sext_ln70_442, i25 189"   --->   Operation 3627 'mul' 'r_V_1696' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%mult_V_1773 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1696, i32 10, i32 24"   --->   Operation 3628 'partselect' 'mult_V_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln818_901 = sext i15 %mult_V_1773"   --->   Operation 3629 'sext' 'sext_ln818_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%mult_V_1774 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_165, i32 10, i32 15"   --->   Operation 3630 'partselect' 'mult_V_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln17_684 = sext i6 %mult_V_1774" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3631 'sext' 'sext_ln17_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i6 %mult_V_1774" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3632 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (1.94ns)   --->   "%r_V_1697 = mul i21 %sext_ln70_438, i21 13"   --->   Operation 3633 'mul' 'r_V_1697' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%mult_V_1775 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1697, i32 10, i32 20"   --->   Operation 3634 'partselect' 'mult_V_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln818_902 = sext i11 %mult_V_1775"   --->   Operation 3635 'sext' 'sext_ln818_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (1.94ns)   --->   "%r_V_1698 = mul i25 %sext_ln70_442, i25 186"   --->   Operation 3636 'mul' 'r_V_1698' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%mult_V_1776 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1698, i32 10, i32 24"   --->   Operation 3637 'partselect' 'mult_V_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln818_903 = sext i15 %mult_V_1776"   --->   Operation 3638 'sext' 'sext_ln818_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (1.94ns)   --->   "%r_V_1699 = mul i24 %sext_ln70_439, i24 16777117"   --->   Operation 3639 'mul' 'r_V_1699' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%mult_V_1777 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1699, i32 10, i32 23"   --->   Operation 3640 'partselect' 'mult_V_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln17_685 = sext i14 %mult_V_1777" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3641 'sext' 'sext_ln17_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_165, i3 0"   --->   Operation 3642 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i19 %shl_ln1273_361"   --->   Operation 3643 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (0.80ns)   --->   "%r_V_1700 = sub i20 %sext_ln1273_513, i20 %sext_ln70_436"   --->   Operation 3644 'sub' 'r_V_1700' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%mult_V_1778 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1700, i32 10, i32 19"   --->   Operation 3645 'partselect' 'mult_V_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln17_686 = sext i10 %mult_V_1778" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3646 'sext' 'sext_ln17_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (1.94ns)   --->   "%r_V_1701 = mul i23 %sext_ln70_437, i23 8388563"   --->   Operation 3647 'mul' 'r_V_1701' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1701, i32 10, i32 22"   --->   Operation 3648 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln818_904 = sext i13 %mult_V_1779"   --->   Operation 3649 'sext' 'sext_ln818_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (1.94ns)   --->   "%r_V_1702 = mul i23 %sext_ln70_437, i23 45"   --->   Operation 3650 'mul' 'r_V_1702' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%mult_V_1780 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1702, i32 10, i32 22"   --->   Operation 3651 'partselect' 'mult_V_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln17_687 = sext i13 %mult_V_1780" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3652 'sext' 'sext_ln17_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln70_443 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3653 'sext' 'sext_ln70_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln70_444 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3654 'sext' 'sext_ln70_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln70_445 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3655 'sext' 'sext_ln70_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln70_446 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3656 'sext' 'sext_ln70_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln70_447 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3657 'sext' 'sext_ln70_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln70_448 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3658 'sext' 'sext_ln70_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln70_449 = sext i16 %p_read_164" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3659 'sext' 'sext_ln70_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (1.94ns)   --->   "%r_V_1703 = mul i25 %sext_ln70_449, i25 33554245"   --->   Operation 3660 'mul' 'r_V_1703' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1703, i32 10, i32 24"   --->   Operation 3661 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln818_905 = sext i15 %mult_V_1781"   --->   Operation 3662 'sext' 'sext_ln818_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_164, i7 0"   --->   Operation 3663 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i23 %shl_ln1273_362"   --->   Operation 3664 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_164, i1 0"   --->   Operation 3665 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i17 %shl_ln1273_363"   --->   Operation 3666 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i17 %shl_ln1273_363"   --->   Operation 3667 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.82ns)   --->   "%r_V_1704 = sub i24 %sext_ln1273_516, i24 %sext_ln1273_514"   --->   Operation 3668 'sub' 'r_V_1704' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%mult_V_1782 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1704, i32 10, i32 23"   --->   Operation 3669 'partselect' 'mult_V_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln818_906 = sext i14 %mult_V_1782"   --->   Operation 3670 'sext' 'sext_ln818_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (1.94ns)   --->   "%r_V_1705 = mul i24 %sext_ln70_446, i24 84"   --->   Operation 3671 'mul' 'r_V_1705' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%mult_V_1783 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1705, i32 10, i32 23"   --->   Operation 3672 'partselect' 'mult_V_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln17_688 = sext i14 %mult_V_1783" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3673 'sext' 'sext_ln17_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_164, i3 0"   --->   Operation 3674 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i19 %shl_ln1273_364"   --->   Operation 3675 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_435 = sub i20 0, i20 %sext_ln1273_517"   --->   Operation 3676 'sub' 'sub_ln1273_435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3677 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1706 = sub i20 %sub_ln1273_435, i20 %sext_ln70_445"   --->   Operation 3677 'sub' 'r_V_1706' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%mult_V_1784 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1706, i32 10, i32 19"   --->   Operation 3678 'partselect' 'mult_V_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln17_689 = sext i10 %mult_V_1784" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3679 'sext' 'sext_ln17_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (1.94ns)   --->   "%r_V_1707 = mul i24 %sext_ln70_446, i24 108"   --->   Operation 3680 'mul' 'r_V_1707' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%mult_V_1785 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1707, i32 10, i32 23"   --->   Operation 3681 'partselect' 'mult_V_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln17_690 = sext i14 %mult_V_1785" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3682 'sext' 'sext_ln17_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (1.94ns)   --->   "%r_V_1708 = mul i25 %sext_ln70_449, i25 33554219"   --->   Operation 3683 'mul' 'r_V_1708' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%mult_V_1786 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1708, i32 10, i32 24"   --->   Operation 3684 'partselect' 'mult_V_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln818_907 = sext i15 %mult_V_1786"   --->   Operation 3685 'sext' 'sext_ln818_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (1.94ns)   --->   "%r_V_1709 = mul i25 %sext_ln70_449, i25 173"   --->   Operation 3686 'mul' 'r_V_1709' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1709, i32 10, i32 24"   --->   Operation 3687 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln818_908 = sext i15 %mult_V_1787"   --->   Operation 3688 'sext' 'sext_ln818_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (1.94ns)   --->   "%r_V_1710 = mul i24 %sext_ln70_446, i24 121"   --->   Operation 3689 'mul' 'r_V_1710' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%mult_V_1788 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1710, i32 10, i32 23"   --->   Operation 3690 'partselect' 'mult_V_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln17_691 = sext i14 %mult_V_1788" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3691 'sext' 'sext_ln17_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (1.94ns)   --->   "%r_V_1711 = mul i24 %sext_ln70_446, i24 16777137"   --->   Operation 3692 'mul' 'r_V_1711' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%mult_V_1789 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1711, i32 10, i32 23"   --->   Operation 3693 'partselect' 'mult_V_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln17_692 = sext i14 %mult_V_1789" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3694 'sext' 'sext_ln17_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%mult_V_1790 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_164, i32 7, i32 15"   --->   Operation 3695 'partselect' 'mult_V_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i9 %mult_V_1790" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3696 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (1.94ns)   --->   "%r_V_1712 = mul i25 %sext_ln70_449, i25 33554290"   --->   Operation 3697 'mul' 'r_V_1712' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%mult_V_1791 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1712, i32 10, i32 24"   --->   Operation 3698 'partselect' 'mult_V_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln818_909 = sext i15 %mult_V_1791"   --->   Operation 3699 'sext' 'sext_ln818_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_164, i4 0"   --->   Operation 3700 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i20 %shl_ln1273_365"   --->   Operation 3701 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.80ns)   --->   "%r_V_1713 = add i21 %sext_ln1273_518, i21 %sext_ln70_444"   --->   Operation 3702 'add' 'r_V_1713' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1713, i32 10, i32 20"   --->   Operation 3703 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln818_910 = sext i11 %mult_V_1792"   --->   Operation 3704 'sext' 'sext_ln818_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (1.94ns)   --->   "%r_V_1714 = mul i26 %sext_ln70_443, i26 67108588"   --->   Operation 3705 'mul' 'r_V_1714' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1714, i32 10, i32 25"   --->   Operation 3706 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (0.80ns)   --->   "%r_V_1715 = sub i20 %sext_ln1273_517, i20 %sext_ln1273_515"   --->   Operation 3707 'sub' 'r_V_1715' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1715, i32 10, i32 19"   --->   Operation 3708 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln818_911 = sext i10 %mult_V_1794"   --->   Operation 3709 'sext' 'sext_ln818_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (1.94ns)   --->   "%r_V_1716 = mul i24 %sext_ln70_446, i24 16777149"   --->   Operation 3710 'mul' 'r_V_1716' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1716, i32 10, i32 23"   --->   Operation 3711 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln17_693 = sext i14 %mult_V_1795" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3712 'sext' 'sext_ln17_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (1.94ns)   --->   "%r_V_1717 = mul i26 %sext_ln70_443, i26 282"   --->   Operation 3713 'mul' 'r_V_1717' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1717, i32 10, i32 25"   --->   Operation 3714 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (1.94ns)   --->   "%r_V_1718 = mul i25 %sext_ln70_449, i25 207"   --->   Operation 3715 'mul' 'r_V_1718' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1718, i32 10, i32 24"   --->   Operation 3716 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln818_912 = sext i15 %mult_V_1797"   --->   Operation 3717 'sext' 'sext_ln818_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (1.94ns)   --->   "%r_V_1719 = mul i25 %sext_ln70_449, i25 168"   --->   Operation 3718 'mul' 'r_V_1719' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%mult_V_1798 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1719, i32 10, i32 24"   --->   Operation 3719 'partselect' 'mult_V_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln818_913 = sext i15 %mult_V_1798"   --->   Operation 3720 'sext' 'sext_ln818_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (1.94ns)   --->   "%r_V_1720 = mul i25 %sext_ln70_449, i25 164"   --->   Operation 3721 'mul' 'r_V_1720' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1720, i32 10, i32 24"   --->   Operation 3722 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln818_914 = sext i15 %mult_V_1799"   --->   Operation 3723 'sext' 'sext_ln818_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3724 [1/1] (1.94ns)   --->   "%r_V_1721 = mul i25 %sext_ln70_449, i25 251"   --->   Operation 3724 'mul' 'r_V_1721' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%mult_V_1800 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1721, i32 10, i32 24"   --->   Operation 3725 'partselect' 'mult_V_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln818_915 = sext i15 %mult_V_1800"   --->   Operation 3726 'sext' 'sext_ln818_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (0.78ns)   --->   "%r_V_1722 = sub i17 0, i17 %sext_ln70_447"   --->   Operation 3727 'sub' 'r_V_1722' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1722, i32 10, i32 16"   --->   Operation 3728 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (1.94ns)   --->   "%r_V_1723 = mul i23 %sext_ln70_448, i23 61"   --->   Operation 3729 'mul' 'r_V_1723' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3730 [1/1] (0.00ns)   --->   "%mult_V_1802 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1723, i32 10, i32 22"   --->   Operation 3730 'partselect' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln818_916 = sext i13 %mult_V_1802"   --->   Operation 3731 'sext' 'sext_ln818_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (1.94ns)   --->   "%r_V_1724 = mul i25 %sext_ln70_449, i25 247"   --->   Operation 3732 'mul' 'r_V_1724' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3733 [1/1] (0.00ns)   --->   "%mult_V_1803 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1724, i32 10, i32 24"   --->   Operation 3733 'partselect' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln818_917 = sext i15 %mult_V_1803"   --->   Operation 3734 'sext' 'sext_ln818_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (1.94ns)   --->   "%r_V_1725 = mul i24 %sext_ln70_446, i24 105"   --->   Operation 3735 'mul' 'r_V_1725' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1725, i32 10, i32 23"   --->   Operation 3736 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln818_918 = sext i14 %mult_V_1804"   --->   Operation 3737 'sext' 'sext_ln818_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_164, i6 0"   --->   Operation 3738 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i22 %shl_ln1273_366"   --->   Operation 3739 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.82ns)   --->   "%r_V_1726 = sub i23 %sext_ln1273_519, i23 %sext_ln70_448"   --->   Operation 3740 'sub' 'r_V_1726' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%mult_V_1805 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1726, i32 10, i32 22"   --->   Operation 3741 'partselect' 'mult_V_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln17_695 = sext i13 %mult_V_1805" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3742 'sext' 'sext_ln17_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_440 = sub i23 0, i23 %sext_ln1273_519"   --->   Operation 3743 'sub' 'sub_ln1273_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3744 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1727 = sub i23 %sub_ln1273_440, i23 %sext_ln70_448"   --->   Operation 3744 'sub' 'r_V_1727' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%mult_V_1806 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1727, i32 10, i32 22"   --->   Operation 3745 'partselect' 'mult_V_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.80ns)   --->   "%r_V_1728 = add i20 %sext_ln1273_517, i20 %sext_ln1273_515"   --->   Operation 3746 'add' 'r_V_1728' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%mult_V_1807 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1728, i32 10, i32 19"   --->   Operation 3747 'partselect' 'mult_V_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln818_920 = sext i10 %mult_V_1807"   --->   Operation 3748 'sext' 'sext_ln818_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (1.94ns)   --->   "%r_V_1729 = mul i25 %sext_ln70_449, i25 33554249"   --->   Operation 3749 'mul' 'r_V_1729' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3750 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1729, i32 10, i32 24"   --->   Operation 3750 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln818_921 = sext i15 %mult_V_1808"   --->   Operation 3751 'sext' 'sext_ln818_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (1.94ns)   --->   "%r_V_1730 = mul i26 %sext_ln70_443, i26 344"   --->   Operation 3752 'mul' 'r_V_1730' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%mult_V_1809 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1730, i32 10, i32 25"   --->   Operation 3753 'partselect' 'mult_V_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_164, i2 0"   --->   Operation 3754 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i18 %shl_ln1273_367"   --->   Operation 3755 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.82ns)   --->   "%r_V_1731 = sub i24 %sext_ln1273_520, i24 %sext_ln1273_514"   --->   Operation 3756 'sub' 'r_V_1731' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%mult_V_1810 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1731, i32 10, i32 23"   --->   Operation 3757 'partselect' 'mult_V_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln17_696 = sext i14 %mult_V_1810" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3758 'sext' 'sext_ln17_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln70_450 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3759 'sext' 'sext_ln70_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln70_451 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3760 'sext' 'sext_ln70_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln70_452 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3761 'sext' 'sext_ln70_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln70_453 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3762 'sext' 'sext_ln70_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln70_454 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3763 'sext' 'sext_ln70_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln70_455 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3764 'sext' 'sext_ln70_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln70_456 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3765 'sext' 'sext_ln70_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln70_457 = sext i16 %p_read_163" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3766 'sext' 'sext_ln70_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_163, i2 0"   --->   Operation 3767 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i18 %tmp_10"   --->   Operation 3768 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.79ns)   --->   "%r_V_1732 = sub i19 %sext_ln70_457, i19 %sext_ln1273_521"   --->   Operation 3769 'sub' 'r_V_1732' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "%mult_V_1811 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1732, i32 10, i32 18"   --->   Operation 3770 'partselect' 'mult_V_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln818_922 = sext i9 %mult_V_1811"   --->   Operation 3771 'sext' 'sext_ln818_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (1.94ns)   --->   "%r_V_1733 = mul i26 %sext_ln70_456, i26 340"   --->   Operation 3772 'mul' 'r_V_1733' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%mult_V_1812 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1733, i32 10, i32 25"   --->   Operation 3773 'partselect' 'mult_V_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (1.94ns)   --->   "%r_V_1734 = mul i23 %sext_ln70_455, i23 8388551"   --->   Operation 3774 'mul' 'r_V_1734' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "%mult_V_1813 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1734, i32 10, i32 22"   --->   Operation 3775 'partselect' 'mult_V_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln17_697 = sext i13 %mult_V_1813" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3776 'sext' 'sext_ln17_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_163, i8 0"   --->   Operation 3777 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i24 %shl_ln1273_368"   --->   Operation 3778 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_163, i5 0"   --->   Operation 3779 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i21 %shl_ln1273_369"   --->   Operation 3780 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i21 %shl_ln1273_369"   --->   Operation 3781 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.83ns)   --->   "%r_V_1735 = sub i25 %sext_ln1273_524, i25 %sext_ln1273_522"   --->   Operation 3782 'sub' 'r_V_1735' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%mult_V_1814 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1735, i32 10, i32 24"   --->   Operation 3783 'partselect' 'mult_V_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln818_923 = sext i15 %mult_V_1814"   --->   Operation 3784 'sext' 'sext_ln818_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (1.94ns)   --->   "%r_V_1736 = mul i24 %sext_ln70_454, i24 16777134"   --->   Operation 3785 'mul' 'r_V_1736' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%mult_V_1815 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1736, i32 10, i32 23"   --->   Operation 3786 'partselect' 'mult_V_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln17_698 = sext i14 %mult_V_1815" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3787 'sext' 'sext_ln17_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (1.94ns)   --->   "%r_V_1737 = mul i24 %sext_ln70_454, i24 16777101"   --->   Operation 3788 'mul' 'r_V_1737' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%mult_V_1816 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1737, i32 10, i32 23"   --->   Operation 3789 'partselect' 'mult_V_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln818_924 = sext i14 %mult_V_1816"   --->   Operation 3790 'sext' 'sext_ln818_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.78ns)   --->   "%r_V_1738 = sub i17 0, i17 %sext_ln70_452"   --->   Operation 3791 'sub' 'r_V_1738' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%mult_V_1817 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1738, i32 10, i32 16"   --->   Operation 3792 'partselect' 'mult_V_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln818_925 = sext i7 %mult_V_1817"   --->   Operation 3793 'sext' 'sext_ln818_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln17_699 = sext i7 %mult_V_1817" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3794 'sext' 'sext_ln17_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln17_700 = sext i7 %mult_V_1817" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3795 'sext' 'sext_ln17_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (1.94ns)   --->   "%r_V_1739 = mul i24 %sext_ln70_454, i24 16777147"   --->   Operation 3796 'mul' 'r_V_1739' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%mult_V_1818 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1739, i32 10, i32 23"   --->   Operation 3797 'partselect' 'mult_V_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln17_701 = sext i14 %mult_V_1818" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3798 'sext' 'sext_ln17_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_163, i4 0"   --->   Operation 3799 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i20 %shl_ln1273_370"   --->   Operation 3800 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.80ns)   --->   "%sub_ln1273_445 = sub i21 0, i21 %sext_ln1273_525"   --->   Operation 3801 'sub' 'sub_ln1273_445' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_163, i1 0"   --->   Operation 3802 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i17 %shl_ln1273_371"   --->   Operation 3803 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.81ns)   --->   "%r_V_1740 = sub i21 %sub_ln1273_445, i21 %sext_ln1273_526"   --->   Operation 3804 'sub' 'r_V_1740' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%mult_V_1819 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1740, i32 10, i32 20"   --->   Operation 3805 'partselect' 'mult_V_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln818_926 = sext i11 %mult_V_1819"   --->   Operation 3806 'sext' 'sext_ln818_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (1.94ns)   --->   "%r_V_1741 = mul i24 %sext_ln70_454, i24 109"   --->   Operation 3807 'mul' 'r_V_1741' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%mult_V_1820 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1741, i32 10, i32 23"   --->   Operation 3808 'partselect' 'mult_V_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln818_927 = sext i14 %mult_V_1820"   --->   Operation 3809 'sext' 'sext_ln818_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_163, i3 0"   --->   Operation 3810 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i19 %shl_ln1273_372"   --->   Operation 3811 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.80ns)   --->   "%r_V_1742 = add i20 %sext_ln1273_527, i20 %sext_ln70_451"   --->   Operation 3812 'add' 'r_V_1742' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%mult_V_1821 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1742, i32 10, i32 19"   --->   Operation 3813 'partselect' 'mult_V_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln818_928 = sext i10 %mult_V_1821"   --->   Operation 3814 'sext' 'sext_ln818_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (1.94ns)   --->   "%r_V_1743 = mul i25 %sext_ln70_450, i25 33554280"   --->   Operation 3815 'mul' 'r_V_1743' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%mult_V_1822 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1743, i32 10, i32 24"   --->   Operation 3816 'partselect' 'mult_V_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (1.94ns)   --->   "%r_V_1744 = mul i24 %sext_ln70_454, i24 16777097"   --->   Operation 3817 'mul' 'r_V_1744' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "%mult_V_1823 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1744, i32 10, i32 23"   --->   Operation 3818 'partselect' 'mult_V_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln818_930 = sext i14 %mult_V_1823"   --->   Operation 3819 'sext' 'sext_ln818_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_163, i7 0"   --->   Operation 3820 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i23 %shl_ln1273_373"   --->   Operation 3821 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_447 = sub i24 0, i24 %sext_ln1273_528"   --->   Operation 3822 'sub' 'sub_ln1273_447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3823 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1745 = sub i24 %sub_ln1273_447, i24 %sext_ln1273_523"   --->   Operation 3823 'sub' 'r_V_1745' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3824 [1/1] (0.00ns)   --->   "%mult_V_1824 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1745, i32 10, i32 23"   --->   Operation 3824 'partselect' 'mult_V_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln17_702 = sext i14 %mult_V_1824" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3825 'sext' 'sext_ln17_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (1.94ns)   --->   "%r_V_1746 = mul i25 %sext_ln70_450, i25 187"   --->   Operation 3826 'mul' 'r_V_1746' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%mult_V_1825 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1746, i32 10, i32 24"   --->   Operation 3827 'partselect' 'mult_V_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln818_931 = sext i15 %mult_V_1825"   --->   Operation 3828 'sext' 'sext_ln818_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i18 %tmp_10"   --->   Operation 3829 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.82ns)   --->   "%r_V_1747 = sub i24 %sext_ln1273_528, i24 %sext_ln1273_529"   --->   Operation 3830 'sub' 'r_V_1747' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3831 [1/1] (0.00ns)   --->   "%mult_V_1826 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1747, i32 10, i32 23"   --->   Operation 3831 'partselect' 'mult_V_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln818_932 = sext i14 %mult_V_1826"   --->   Operation 3832 'sext' 'sext_ln818_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (1.94ns)   --->   "%r_V_1748 = mul i24 %sext_ln70_454, i24 78"   --->   Operation 3833 'mul' 'r_V_1748' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%mult_V_1827 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1748, i32 10, i32 23"   --->   Operation 3834 'partselect' 'mult_V_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln818_933 = sext i14 %mult_V_1827"   --->   Operation 3835 'sext' 'sext_ln818_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.00ns)   --->   "%mult_V_1828 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_163, i32 10, i32 15"   --->   Operation 3836 'partselect' 'mult_V_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i6 %mult_V_1828" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3837 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (1.94ns)   --->   "%r_V_1749 = mul i25 %sext_ln70_450, i25 237"   --->   Operation 3838 'mul' 'r_V_1749' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3839 [1/1] (0.00ns)   --->   "%mult_V_1829 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1749, i32 10, i32 24"   --->   Operation 3839 'partselect' 'mult_V_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln818_934 = sext i15 %mult_V_1829"   --->   Operation 3840 'sext' 'sext_ln818_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3841 [1/1] (1.94ns)   --->   "%r_V_1750 = mul i26 %sext_ln70_456, i26 301"   --->   Operation 3841 'mul' 'r_V_1750' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3842 [1/1] (0.00ns)   --->   "%mult_V_1830 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1750, i32 10, i32 25"   --->   Operation 3842 'partselect' 'mult_V_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%mult_V_1831 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_163, i32 8, i32 15"   --->   Operation 3843 'partselect' 'mult_V_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i8 %mult_V_1831" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3844 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3845 [1/1] (0.81ns)   --->   "%r_V_1751 = sub i21 %sub_ln1273_445, i21 %sext_ln70_453"   --->   Operation 3845 'sub' 'r_V_1751' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%mult_V_1832 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1751, i32 10, i32 20"   --->   Operation 3846 'partselect' 'mult_V_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln818_935 = sext i11 %mult_V_1832"   --->   Operation 3847 'sext' 'sext_ln818_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln70_458 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3848 'sext' 'sext_ln70_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln70_459 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3849 'sext' 'sext_ln70_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln70_460 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3850 'sext' 'sext_ln70_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln70_461 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3851 'sext' 'sext_ln70_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln70_462 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3852 'sext' 'sext_ln70_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln70_463 = sext i16 %p_read_162" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3853 'sext' 'sext_ln70_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3854 [1/1] (1.94ns)   --->   "%r_V_1752 = mul i23 %sext_ln70_463, i23 37"   --->   Operation 3854 'mul' 'r_V_1752' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (0.00ns)   --->   "%mult_V_1833 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1752, i32 10, i32 22"   --->   Operation 3855 'partselect' 'mult_V_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln17_703 = sext i13 %mult_V_1833" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3856 'sext' 'sext_ln17_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3857 [1/1] (1.94ns)   --->   "%r_V_1753 = mul i24 %sext_ln70_462, i24 81"   --->   Operation 3857 'mul' 'r_V_1753' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3858 [1/1] (0.00ns)   --->   "%mult_V_1834 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1753, i32 10, i32 23"   --->   Operation 3858 'partselect' 'mult_V_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln17_704 = sext i14 %mult_V_1834" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3859 'sext' 'sext_ln17_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (1.94ns)   --->   "%r_V_1754 = mul i23 %sext_ln70_463, i23 8388571"   --->   Operation 3860 'mul' 'r_V_1754' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3861 [1/1] (0.00ns)   --->   "%mult_V_1835 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1754, i32 10, i32 22"   --->   Operation 3861 'partselect' 'mult_V_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln818_936 = sext i13 %mult_V_1835"   --->   Operation 3862 'sext' 'sext_ln818_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (1.94ns)   --->   "%r_V_1755 = mul i23 %sext_ln70_463, i23 44"   --->   Operation 3863 'mul' 'r_V_1755' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3864 [1/1] (0.00ns)   --->   "%mult_V_1836 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1755, i32 10, i32 22"   --->   Operation 3864 'partselect' 'mult_V_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln818_937 = sext i13 %mult_V_1836"   --->   Operation 3865 'sext' 'sext_ln818_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3866 [1/1] (1.94ns)   --->   "%r_V_1756 = mul i23 %sext_ln70_463, i23 8388555"   --->   Operation 3866 'mul' 'r_V_1756' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1756, i32 10, i32 22"   --->   Operation 3867 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln17_705 = sext i13 %mult_V_1837" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3868 'sext' 'sext_ln17_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3869 [1/1] (1.94ns)   --->   "%r_V_1757 = mul i25 %sext_ln70_461, i25 219"   --->   Operation 3869 'mul' 'r_V_1757' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%mult_V_1838 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1757, i32 10, i32 24"   --->   Operation 3870 'partselect' 'mult_V_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln818_938 = sext i15 %mult_V_1838"   --->   Operation 3871 'sext' 'sext_ln818_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (1.94ns)   --->   "%r_V_1758 = mul i26 %sext_ln70_460, i26 265"   --->   Operation 3872 'mul' 'r_V_1758' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%mult_V_1839 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1758, i32 10, i32 25"   --->   Operation 3873 'partselect' 'mult_V_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (1.94ns)   --->   "%r_V_1759 = mul i22 %sext_ln70_459, i22 4194277"   --->   Operation 3874 'mul' 'r_V_1759' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3875 [1/1] (0.00ns)   --->   "%mult_V_1840 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1759, i32 10, i32 21"   --->   Operation 3875 'partselect' 'mult_V_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%sext_ln17_706 = sext i12 %mult_V_1840" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3876 'sext' 'sext_ln17_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (1.94ns)   --->   "%r_V_1760 = mul i25 %sext_ln70_461, i25 134"   --->   Operation 3877 'mul' 'r_V_1760' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3878 [1/1] (0.00ns)   --->   "%mult_V_1841 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1760, i32 10, i32 24"   --->   Operation 3878 'partselect' 'mult_V_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln818_939 = sext i15 %mult_V_1841"   --->   Operation 3879 'sext' 'sext_ln818_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (1.94ns)   --->   "%r_V_1761 = mul i25 %sext_ln70_461, i25 168"   --->   Operation 3880 'mul' 'r_V_1761' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3881 [1/1] (0.00ns)   --->   "%mult_V_1842 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1761, i32 10, i32 24"   --->   Operation 3881 'partselect' 'mult_V_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln818_940 = sext i15 %mult_V_1842"   --->   Operation 3882 'sext' 'sext_ln818_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3883 [1/1] (1.94ns)   --->   "%r_V_1762 = mul i25 %sext_ln70_461, i25 196"   --->   Operation 3883 'mul' 'r_V_1762' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3884 [1/1] (0.00ns)   --->   "%mult_V_1843 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1762, i32 10, i32 24"   --->   Operation 3884 'partselect' 'mult_V_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln818_941 = sext i15 %mult_V_1843"   --->   Operation 3885 'sext' 'sext_ln818_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_162, i3 0"   --->   Operation 3886 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i19 %shl_ln1273_374"   --->   Operation 3887 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (0.80ns)   --->   "%r_V_1763 = sub i20 0, i20 %sext_ln1273_530"   --->   Operation 3888 'sub' 'r_V_1763' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%mult_V_1844 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1763, i32 10, i32 19"   --->   Operation 3889 'partselect' 'mult_V_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln17_707 = sext i10 %mult_V_1844" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3890 'sext' 'sext_ln17_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (1.94ns)   --->   "%r_V_1764 = mul i25 %sext_ln70_461, i25 33554270"   --->   Operation 3891 'mul' 'r_V_1764' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%mult_V_1845 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1764, i32 10, i32 24"   --->   Operation 3892 'partselect' 'mult_V_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln818_942 = sext i15 %mult_V_1845"   --->   Operation 3893 'sext' 'sext_ln818_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (1.94ns)   --->   "%r_V_1765 = mul i24 %sext_ln70_462, i24 16777122"   --->   Operation 3894 'mul' 'r_V_1765' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%mult_V_1846 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1765, i32 10, i32 23"   --->   Operation 3895 'partselect' 'mult_V_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln17_708 = sext i14 %mult_V_1846" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3896 'sext' 'sext_ln17_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3897 [1/1] (1.94ns)   --->   "%r_V_1766 = mul i24 %sext_ln70_462, i24 67"   --->   Operation 3897 'mul' 'r_V_1766' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%mult_V_1847 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1766, i32 10, i32 23"   --->   Operation 3898 'partselect' 'mult_V_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln17_709 = sext i14 %mult_V_1847" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3899 'sext' 'sext_ln17_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3900 [1/1] (1.94ns)   --->   "%r_V_1767 = mul i25 %sext_ln70_461, i25 163"   --->   Operation 3900 'mul' 'r_V_1767' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3901 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1767, i32 10, i32 24"   --->   Operation 3901 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln818_943 = sext i15 %mult_V_1848"   --->   Operation 3902 'sext' 'sext_ln818_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_162, i5 0"   --->   Operation 3903 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i21 %shl_ln1273_375"   --->   Operation 3904 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3905 [1/1] (0.81ns)   --->   "%r_V_1768 = add i22 %sext_ln1273_531, i22 %sext_ln70_459"   --->   Operation 3905 'add' 'r_V_1768' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3906 [1/1] (0.00ns)   --->   "%mult_V_1849 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1768, i32 10, i32 21"   --->   Operation 3906 'partselect' 'mult_V_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln17_710 = sext i12 %mult_V_1849" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3907 'sext' 'sext_ln17_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_162, i7 0"   --->   Operation 3908 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i23 %shl_ln1273_376"   --->   Operation 3909 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3910 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_162, i4 0"   --->   Operation 3910 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i20 %shl_ln1273_377"   --->   Operation 3911 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (0.82ns)   --->   "%r_V_1769 = sub i24 %sext_ln1273_532, i24 %sext_ln1273_533"   --->   Operation 3912 'sub' 'r_V_1769' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3913 [1/1] (0.00ns)   --->   "%mult_V_1850 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1769, i32 10, i32 23"   --->   Operation 3913 'partselect' 'mult_V_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln818_944 = sext i14 %mult_V_1850"   --->   Operation 3914 'sext' 'sext_ln818_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (1.94ns)   --->   "%r_V_1770 = mul i24 %sext_ln70_462, i24 125"   --->   Operation 3915 'mul' 'r_V_1770' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3916 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1770, i32 10, i32 23"   --->   Operation 3916 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln818_945 = sext i14 %mult_V_1851"   --->   Operation 3917 'sext' 'sext_ln818_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3918 [1/1] (1.94ns)   --->   "%r_V_1771 = mul i25 %sext_ln70_461, i25 33554282"   --->   Operation 3918 'mul' 'r_V_1771' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%mult_V_1852 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1771, i32 10, i32 24"   --->   Operation 3919 'partselect' 'mult_V_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln818_946 = sext i15 %mult_V_1852"   --->   Operation 3920 'sext' 'sext_ln818_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_162, i8 0"   --->   Operation 3921 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i24 %shl_ln1273_378"   --->   Operation 3922 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_162, i6 0"   --->   Operation 3923 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i22 %shl_ln1273_379"   --->   Operation 3924 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3925 [1/1] (0.83ns)   --->   "%r_V_1772 = sub i25 %sext_ln1273_534, i25 %sext_ln1273_535"   --->   Operation 3925 'sub' 'r_V_1772' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3926 [1/1] (0.00ns)   --->   "%mult_V_1853 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1772, i32 10, i32 24"   --->   Operation 3926 'partselect' 'mult_V_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln818_947 = sext i15 %mult_V_1853"   --->   Operation 3927 'sext' 'sext_ln818_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (1.94ns)   --->   "%r_V_1773 = mul i23 %sext_ln70_463, i23 52"   --->   Operation 3928 'mul' 'r_V_1773' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%mult_V_1854 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1773, i32 10, i32 22"   --->   Operation 3929 'partselect' 'mult_V_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln17_711 = sext i13 %mult_V_1854" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3930 'sext' 'sext_ln17_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3931 [1/1] (1.94ns)   --->   "%r_V_1774 = mul i25 %sext_ln70_461, i25 215"   --->   Operation 3931 'mul' 'r_V_1774' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%mult_V_1855 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1774, i32 10, i32 24"   --->   Operation 3932 'partselect' 'mult_V_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln818_948 = sext i15 %mult_V_1855"   --->   Operation 3933 'sext' 'sext_ln818_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3934 [1/1] (1.94ns)   --->   "%r_V_1775 = mul i25 %sext_ln70_461, i25 172"   --->   Operation 3934 'mul' 'r_V_1775' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3935 [1/1] (0.00ns)   --->   "%mult_V_1856 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1775, i32 10, i32 24"   --->   Operation 3935 'partselect' 'mult_V_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln818_949 = sext i15 %mult_V_1856"   --->   Operation 3936 'sext' 'sext_ln818_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3937 [1/1] (1.94ns)   --->   "%r_V_1776 = mul i24 %sext_ln70_462, i24 71"   --->   Operation 3937 'mul' 'r_V_1776' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%mult_V_1857 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1776, i32 10, i32 23"   --->   Operation 3938 'partselect' 'mult_V_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln17_712 = sext i14 %mult_V_1857" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3939 'sext' 'sext_ln17_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3940 [1/1] (0.80ns)   --->   "%r_V_1777 = sub i20 %sext_ln70_458, i20 %sext_ln1273_530"   --->   Operation 3940 'sub' 'r_V_1777' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3941 [1/1] (0.00ns)   --->   "%mult_V_1858 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1777, i32 10, i32 19"   --->   Operation 3941 'partselect' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln818_950 = sext i10 %mult_V_1858"   --->   Operation 3942 'sext' 'sext_ln818_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (1.94ns)   --->   "%r_V_1778 = mul i25 %sext_ln70_461, i25 209"   --->   Operation 3943 'mul' 'r_V_1778' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%mult_V_1859 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1778, i32 10, i32 24"   --->   Operation 3944 'partselect' 'mult_V_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln818_951 = sext i15 %mult_V_1859"   --->   Operation 3945 'sext' 'sext_ln818_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln70_464 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3946 'sext' 'sext_ln70_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln70_465 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3947 'sext' 'sext_ln70_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln70_466 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3948 'sext' 'sext_ln70_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln70_467 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3949 'sext' 'sext_ln70_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln70_468 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3950 'sext' 'sext_ln70_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln70_469 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3951 'sext' 'sext_ln70_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln70_470 = sext i16 %p_read_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3952 'sext' 'sext_ln70_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (1.94ns)   --->   "%r_V_1779 = mul i24 %sext_ln70_470, i24 16777124"   --->   Operation 3953 'mul' 'r_V_1779' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%mult_V_1860 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1779, i32 10, i32 23"   --->   Operation 3954 'partselect' 'mult_V_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln17_713 = sext i14 %mult_V_1860" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3955 'sext' 'sext_ln17_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (1.94ns)   --->   "%r_V_1780 = mul i24 %sext_ln70_470, i24 16777133"   --->   Operation 3956 'mul' 'r_V_1780' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (0.00ns)   --->   "%mult_V_1861 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1780, i32 10, i32 23"   --->   Operation 3957 'partselect' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln17_714 = sext i14 %mult_V_1861" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3958 'sext' 'sext_ln17_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (1.94ns)   --->   "%r_V_1781 = mul i26 %sext_ln70_469, i26 67108553"   --->   Operation 3959 'mul' 'r_V_1781' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3960 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1781, i32 10, i32 25"   --->   Operation 3960 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%mult_V_1863 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_161, i32 8, i32 15"   --->   Operation 3961 'partselect' 'mult_V_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i8 %mult_V_1863" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3962 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3963 [1/1] (1.94ns)   --->   "%r_V_1782 = mul i26 %sext_ln70_469, i26 67108563"   --->   Operation 3963 'mul' 'r_V_1782' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3964 [1/1] (0.00ns)   --->   "%mult_V_1864 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1782, i32 10, i32 25"   --->   Operation 3964 'partselect' 'mult_V_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3965 [1/1] (1.94ns)   --->   "%r_V_1783 = mul i25 %sext_ln70_468, i25 206"   --->   Operation 3965 'mul' 'r_V_1783' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3966 [1/1] (0.00ns)   --->   "%mult_V_1865 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1783, i32 10, i32 24"   --->   Operation 3966 'partselect' 'mult_V_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3967 [1/1] (1.94ns)   --->   "%r_V_1784 = mul i23 %sext_ln70_467, i23 59"   --->   Operation 3967 'mul' 'r_V_1784' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3968 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1784, i32 10, i32 22"   --->   Operation 3968 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln17_715 = sext i13 %mult_V_1866" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3969 'sext' 'sext_ln17_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3970 [1/1] (1.94ns)   --->   "%r_V_1785 = mul i23 %sext_ln70_467, i23 8388569"   --->   Operation 3970 'mul' 'r_V_1785' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3971 [1/1] (0.00ns)   --->   "%mult_V_1867 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1785, i32 10, i32 22"   --->   Operation 3971 'partselect' 'mult_V_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln17_716 = sext i13 %mult_V_1867" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3972 'sext' 'sext_ln17_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3973 [1/1] (1.94ns)   --->   "%r_V_1786 = mul i25 %sext_ln70_468, i25 242"   --->   Operation 3973 'mul' 'r_V_1786' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3974 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1786, i32 10, i32 24"   --->   Operation 3974 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln818_953 = sext i15 %mult_V_1868"   --->   Operation 3975 'sext' 'sext_ln818_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3976 [1/1] (1.94ns)   --->   "%r_V_1787 = mul i24 %sext_ln70_470, i24 82"   --->   Operation 3976 'mul' 'r_V_1787' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3977 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1787, i32 10, i32 23"   --->   Operation 3977 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln17_717 = sext i14 %mult_V_1869" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3978 'sext' 'sext_ln17_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_161, i4 0"   --->   Operation 3979 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i20 %shl_ln1273_380"   --->   Operation 3980 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (0.80ns)   --->   "%r_V_1788 = sub i21 %sext_ln1273_536, i21 %sext_ln70_466"   --->   Operation 3981 'sub' 'r_V_1788' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns)   --->   "%mult_V_1870 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1788, i32 10, i32 20"   --->   Operation 3982 'partselect' 'mult_V_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln17_718 = sext i11 %mult_V_1870" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3983 'sext' 'sext_ln17_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3984 [1/1] (0.00ns)   --->   "%mult_V_1871 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_161, i32 5, i32 15"   --->   Operation 3984 'partselect' 'mult_V_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln17_44 = sext i11 %mult_V_1871" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3985 'sext' 'sext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3986 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_161, i7 0"   --->   Operation 3986 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i23 %shl_ln1273_381"   --->   Operation 3987 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3988 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_161, i5 0"   --->   Operation 3988 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i21 %shl_ln1273_382"   --->   Operation 3989 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (0.82ns)   --->   "%r_V_1789 = add i24 %sext_ln1273_537, i24 %sext_ln1273_538"   --->   Operation 3990 'add' 'r_V_1789' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%mult_V_1872 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1789, i32 10, i32 23"   --->   Operation 3991 'partselect' 'mult_V_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln17_719 = sext i14 %mult_V_1872" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3992 'sext' 'sext_ln17_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_161, i3 0"   --->   Operation 3993 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i19 %shl_ln1273_383"   --->   Operation 3994 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.80ns)   --->   "%r_V_1790 = sub i20 0, i20 %sext_ln1273_539"   --->   Operation 3995 'sub' 'r_V_1790' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3996 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1790, i32 10, i32 19"   --->   Operation 3996 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln17_720 = sext i10 %mult_V_1873" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3997 'sext' 'sext_ln17_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3998 [1/1] (1.94ns)   --->   "%r_V_1791 = mul i25 %sext_ln70_468, i25 33554222"   --->   Operation 3998 'mul' 'r_V_1791' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3999 [1/1] (0.00ns)   --->   "%mult_V_1874 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1791, i32 10, i32 24"   --->   Operation 3999 'partselect' 'mult_V_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln818_954 = sext i15 %mult_V_1874"   --->   Operation 4000 'sext' 'sext_ln818_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4001 [1/1] (0.82ns)   --->   "%r_V_1792 = sub i24 %sext_ln1273_538, i24 %sext_ln1273_537"   --->   Operation 4001 'sub' 'r_V_1792' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4002 [1/1] (0.00ns)   --->   "%mult_V_1875 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1792, i32 10, i32 23"   --->   Operation 4002 'partselect' 'mult_V_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln818_955 = sext i14 %mult_V_1875"   --->   Operation 4003 'sext' 'sext_ln818_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_161, i2 0"   --->   Operation 4004 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i18 %shl_ln1273_384"   --->   Operation 4005 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (0.80ns)   --->   "%r_V_1793 = sub i21 %sext_ln1273_536, i21 %sext_ln1273_540"   --->   Operation 4006 'sub' 'r_V_1793' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4007 [1/1] (0.00ns)   --->   "%mult_V_1876 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1793, i32 10, i32 20"   --->   Operation 4007 'partselect' 'mult_V_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln17_721 = sext i11 %mult_V_1876" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4008 'sext' 'sext_ln17_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4009 [1/1] (1.94ns)   --->   "%r_V_1794 = mul i26 %sext_ln70_469, i26 417"   --->   Operation 4009 'mul' 'r_V_1794' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4010 [1/1] (0.00ns)   --->   "%mult_V_1877 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1794, i32 10, i32 25"   --->   Operation 4010 'partselect' 'mult_V_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4011 [1/1] (0.78ns)   --->   "%r_V_1795 = sub i17 0, i17 %sext_ln70_465"   --->   Operation 4011 'sub' 'r_V_1795' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%mult_V_1878 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1795, i32 10, i32 16"   --->   Operation 4012 'partselect' 'mult_V_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln17_722 = sext i7 %mult_V_1878" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4013 'sext' 'sext_ln17_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln17_723 = sext i7 %mult_V_1878" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4014 'sext' 'sext_ln17_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4015 [1/1] (1.94ns)   --->   "%r_V_1796 = mul i25 %sext_ln70_468, i25 193"   --->   Operation 4015 'mul' 'r_V_1796' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4016 [1/1] (0.00ns)   --->   "%mult_V_1879 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1796, i32 10, i32 24"   --->   Operation 4016 'partselect' 'mult_V_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln818_956 = sext i15 %mult_V_1879"   --->   Operation 4017 'sext' 'sext_ln818_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4018 [1/1] (1.94ns)   --->   "%r_V_1797 = mul i25 %sext_ln70_468, i25 174"   --->   Operation 4018 'mul' 'r_V_1797' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4019 [1/1] (0.00ns)   --->   "%mult_V_1880 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1797, i32 10, i32 24"   --->   Operation 4019 'partselect' 'mult_V_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln818_957 = sext i15 %mult_V_1880"   --->   Operation 4020 'sext' 'sext_ln818_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (1.94ns)   --->   "%r_V_1798 = mul i22 %sext_ln70_464, i22 22"   --->   Operation 4021 'mul' 'r_V_1798' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1798, i32 10, i32 21"   --->   Operation 4022 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_161, i1 0"   --->   Operation 4023 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i17 %shl_ln1273_385"   --->   Operation 4024 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4025 [1/1] (0.80ns)   --->   "%r_V_1799 = sub i21 %sext_ln1273_536, i21 %sext_ln1273_541"   --->   Operation 4025 'sub' 'r_V_1799' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4026 [1/1] (0.00ns)   --->   "%mult_V_1882 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1799, i32 10, i32 20"   --->   Operation 4026 'partselect' 'mult_V_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln17_724 = sext i11 %mult_V_1882" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4027 'sext' 'sext_ln17_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (1.94ns)   --->   "%r_V_1800 = mul i24 %sext_ln70_470, i24 16777093"   --->   Operation 4028 'mul' 'r_V_1800' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4029 [1/1] (0.00ns)   --->   "%mult_V_1883 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1800, i32 10, i32 23"   --->   Operation 4029 'partselect' 'mult_V_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln17_725 = sext i14 %mult_V_1883" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4030 'sext' 'sext_ln17_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4031 [1/1] (1.94ns)   --->   "%r_V_1801 = mul i22 %sext_ln70_464, i22 19"   --->   Operation 4031 'mul' 'r_V_1801' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4032 [1/1] (0.00ns)   --->   "%mult_V_1884 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1801, i32 10, i32 21"   --->   Operation 4032 'partselect' 'mult_V_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln818_959 = sext i12 %mult_V_1884"   --->   Operation 4033 'sext' 'sext_ln818_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4034 [1/1] (0.00ns)   --->   "%mult_V_1885 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_161, i32 10, i32 15"   --->   Operation 4034 'partselect' 'mult_V_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i6 %mult_V_1885" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4035 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4036 [1/1] (0.80ns)   --->   "%r_V_1802 = sub i21 %sext_ln70_466, i21 %sext_ln1273_536"   --->   Operation 4036 'sub' 'r_V_1802' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4037 [1/1] (0.00ns)   --->   "%mult_V_1886 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1802, i32 10, i32 20"   --->   Operation 4037 'partselect' 'mult_V_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln818_960 = sext i11 %mult_V_1886"   --->   Operation 4038 'sext' 'sext_ln818_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (1.94ns)   --->   "%r_V_1803 = mul i25 %sext_ln70_468, i25 190"   --->   Operation 4039 'mul' 'r_V_1803' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%mult_V_1887 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1803, i32 10, i32 24"   --->   Operation 4040 'partselect' 'mult_V_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln818_961 = sext i15 %mult_V_1887"   --->   Operation 4041 'sext' 'sext_ln818_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln70_471 = sext i16 %p_read_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4042 'sext' 'sext_ln70_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln70_472 = sext i16 %p_read_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4043 'sext' 'sext_ln70_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln70_473 = sext i16 %p_read_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4044 'sext' 'sext_ln70_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln70_474 = sext i16 %p_read_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4045 'sext' 'sext_ln70_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln70_475 = sext i16 %p_read_160" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4046 'sext' 'sext_ln70_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4047 [1/1] (0.78ns)   --->   "%r_V_1804 = sub i17 0, i17 %sext_ln70_475"   --->   Operation 4047 'sub' 'r_V_1804' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4048 [1/1] (0.00ns)   --->   "%mult_V_1888 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1804, i32 10, i32 16"   --->   Operation 4048 'partselect' 'mult_V_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln818_962 = sext i7 %mult_V_1888"   --->   Operation 4049 'sext' 'sext_ln818_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln17_726 = sext i7 %mult_V_1888" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4050 'sext' 'sext_ln17_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln17_727 = sext i7 %mult_V_1888" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4051 'sext' 'sext_ln17_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln17_728 = sext i7 %mult_V_1888" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4052 'sext' 'sext_ln17_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln17_729 = sext i7 %mult_V_1888" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4053 'sext' 'sext_ln17_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4054 [1/1] (1.94ns)   --->   "%r_V_1805 = mul i25 %sext_ln70_474, i25 33554292"   --->   Operation 4054 'mul' 'r_V_1805' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4055 [1/1] (0.00ns)   --->   "%mult_V_1889 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1805, i32 10, i32 24"   --->   Operation 4055 'partselect' 'mult_V_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4056 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_160, i5 0"   --->   Operation 4056 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i21 %shl_ln1273_386"   --->   Operation 4057 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i21 %shl_ln1273_386"   --->   Operation 4058 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4059 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_160, i2 0"   --->   Operation 4059 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i18 %shl_ln1273_387"   --->   Operation 4060 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4061 [1/1] (0.81ns)   --->   "%r_V_1806 = sub i22 %sext_ln1273_543, i22 %sext_ln1273_544"   --->   Operation 4061 'sub' 'r_V_1806' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4062 [1/1] (0.00ns)   --->   "%mult_V_1890 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1806, i32 10, i32 21"   --->   Operation 4062 'partselect' 'mult_V_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln818_964 = sext i12 %mult_V_1890"   --->   Operation 4063 'sext' 'sext_ln818_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_160, i3 0"   --->   Operation 4064 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i19 %shl_ln1273_388"   --->   Operation 4065 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i19 %shl_ln1273_388"   --->   Operation 4066 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i19 %shl_ln1273_388"   --->   Operation 4067 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4068 [1/1] (0.81ns)   --->   "%r_V_1807 = sub i22 %sext_ln1273_547, i22 %sext_ln1273_543"   --->   Operation 4068 'sub' 'r_V_1807' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4069 [1/1] (0.00ns)   --->   "%mult_V_1891 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1807, i32 10, i32 21"   --->   Operation 4069 'partselect' 'mult_V_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln818_965 = sext i12 %mult_V_1891"   --->   Operation 4070 'sext' 'sext_ln818_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4071 [1/1] (1.94ns)   --->   "%r_V_1808 = mul i23 %sext_ln70_473, i23 8388550"   --->   Operation 4071 'mul' 'r_V_1808' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4072 [1/1] (0.00ns)   --->   "%mult_V_1892 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1808, i32 10, i32 22"   --->   Operation 4072 'partselect' 'mult_V_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln17_730 = sext i13 %mult_V_1892" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4073 'sext' 'sext_ln17_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4074 [1/1] (0.80ns)   --->   "%r_V_1809 = sub i20 0, i20 %sext_ln1273_546"   --->   Operation 4074 'sub' 'r_V_1809' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%mult_V_1893 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1809, i32 10, i32 19"   --->   Operation 4075 'partselect' 'mult_V_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln17_731 = sext i10 %mult_V_1893" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4076 'sext' 'sext_ln17_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4077 [1/1] (0.00ns)   --->   "%mult_V_1894 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_160, i32 8, i32 15"   --->   Operation 4077 'partselect' 'mult_V_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i8 %mult_V_1894" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4078 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4079 [1/1] (1.94ns)   --->   "%r_V_1810 = mul i25 %sext_ln70_474, i25 154"   --->   Operation 4079 'mul' 'r_V_1810' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4080 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1810, i32 10, i32 24"   --->   Operation 4080 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln818_966 = sext i15 %mult_V_1895"   --->   Operation 4081 'sext' 'sext_ln818_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (1.94ns)   --->   "%r_V_1811 = mul i24 %sext_ln70_472, i24 16777114"   --->   Operation 4082 'mul' 'r_V_1811' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4083 [1/1] (0.00ns)   --->   "%mult_V_1896 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1811, i32 10, i32 23"   --->   Operation 4083 'partselect' 'mult_V_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln17_732 = sext i14 %mult_V_1896" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4084 'sext' 'sext_ln17_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_160, i6 0"   --->   Operation 4085 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i22 %shl_ln1273_389"   --->   Operation 4086 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4087 [1/1] (0.82ns)   --->   "%r_V_1812 = sub i23 %sext_ln1273_548, i23 %sext_ln1273_545"   --->   Operation 4087 'sub' 'r_V_1812' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4088 [1/1] (0.00ns)   --->   "%mult_V_1897 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1812, i32 10, i32 22"   --->   Operation 4088 'partselect' 'mult_V_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln17_733 = sext i13 %mult_V_1897" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4089 'sext' 'sext_ln17_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (1.94ns)   --->   "%r_V_1813 = mul i22 %sext_ln70_471, i22 21"   --->   Operation 4090 'mul' 'r_V_1813' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%mult_V_1898 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1813, i32 10, i32 21"   --->   Operation 4091 'partselect' 'mult_V_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln17_734 = sext i12 %mult_V_1898" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4092 'sext' 'sext_ln17_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4093 [1/1] (1.94ns)   --->   "%r_V_1814 = mul i24 %sext_ln70_472, i24 86"   --->   Operation 4093 'mul' 'r_V_1814' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4094 [1/1] (0.00ns)   --->   "%mult_V_1899 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1814, i32 10, i32 23"   --->   Operation 4094 'partselect' 'mult_V_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4095 [1/1] (1.94ns)   --->   "%r_V_1815 = mul i25 %sext_ln70_474, i25 33554299"   --->   Operation 4095 'mul' 'r_V_1815' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%mult_V_1900 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1815, i32 10, i32 24"   --->   Operation 4096 'partselect' 'mult_V_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln818_968 = sext i15 %mult_V_1900"   --->   Operation 4097 'sext' 'sext_ln818_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4098 [1/1] (1.94ns)   --->   "%r_V_1816 = mul i24 %sext_ln70_472, i24 102"   --->   Operation 4098 'mul' 'r_V_1816' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4099 [1/1] (0.00ns)   --->   "%mult_V_1901 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1816, i32 10, i32 23"   --->   Operation 4099 'partselect' 'mult_V_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln17_735 = sext i14 %mult_V_1901" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4100 'sext' 'sext_ln17_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4101 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_160, i7 0"   --->   Operation 4101 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i23 %shl_ln1273_390"   --->   Operation 4102 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4103 [1/1] (0.82ns)   --->   "%r_V_1817 = sub i24 %sext_ln1273_549, i24 %sext_ln70_472"   --->   Operation 4103 'sub' 'r_V_1817' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4104 [1/1] (0.00ns)   --->   "%mult_V_1902 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1817, i32 10, i32 23"   --->   Operation 4104 'partselect' 'mult_V_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln17_736 = sext i14 %mult_V_1902" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4105 'sext' 'sext_ln17_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_466 = sub i24 0, i24 %sext_ln1273_549"   --->   Operation 4106 'sub' 'sub_ln1273_466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4107 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1818 = sub i24 %sub_ln1273_466, i24 %sext_ln1273_542"   --->   Operation 4107 'sub' 'r_V_1818' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4108 [1/1] (0.00ns)   --->   "%mult_V_1903 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1818, i32 10, i32 23"   --->   Operation 4108 'partselect' 'mult_V_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln818_969 = sext i14 %mult_V_1903"   --->   Operation 4109 'sext' 'sext_ln818_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (1.94ns)   --->   "%r_V_1819 = mul i24 %sext_ln70_472, i24 113"   --->   Operation 4110 'mul' 'r_V_1819' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.00ns)   --->   "%mult_V_1904 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1819, i32 10, i32 23"   --->   Operation 4111 'partselect' 'mult_V_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln17_737 = sext i14 %mult_V_1904" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4112 'sext' 'sext_ln17_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4113 [1/1] (1.94ns)   --->   "%r_V_1820 = mul i25 %sext_ln70_474, i25 189"   --->   Operation 4113 'mul' 'r_V_1820' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4114 [1/1] (0.00ns)   --->   "%mult_V_1905 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1820, i32 10, i32 24"   --->   Operation 4114 'partselect' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln818_970 = sext i15 %mult_V_1905"   --->   Operation 4115 'sext' 'sext_ln818_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln70_476 = sext i16 %p_read_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4116 'sext' 'sext_ln70_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln70_477 = sext i16 %p_read_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4117 'sext' 'sext_ln70_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln70_478 = sext i16 %p_read_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4118 'sext' 'sext_ln70_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln70_479 = sext i16 %p_read_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4119 'sext' 'sext_ln70_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln70_480 = sext i16 %p_read_159" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4120 'sext' 'sext_ln70_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4121 [1/1] (1.94ns)   --->   "%r_V_1821 = mul i26 %sext_ln70_480, i26 67108569"   --->   Operation 4121 'mul' 'r_V_1821' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4122 [1/1] (0.00ns)   --->   "%mult_V_1906 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1821, i32 10, i32 25"   --->   Operation 4122 'partselect' 'mult_V_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4123 [1/1] (1.94ns)   --->   "%r_V_1822 = mul i25 %sext_ln70_479, i25 165"   --->   Operation 4123 'mul' 'r_V_1822' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%mult_V_1907 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1822, i32 10, i32 24"   --->   Operation 4124 'partselect' 'mult_V_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln818_971 = sext i15 %mult_V_1907"   --->   Operation 4125 'sext' 'sext_ln818_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4126 [1/1] (1.94ns)   --->   "%r_V_1823 = mul i24 %sext_ln70_478, i24 92"   --->   Operation 4126 'mul' 'r_V_1823' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4127 [1/1] (0.00ns)   --->   "%mult_V_1908 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1823, i32 10, i32 23"   --->   Operation 4127 'partselect' 'mult_V_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln17_738 = sext i14 %mult_V_1908" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4128 'sext' 'sext_ln17_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4129 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_159, i6 0"   --->   Operation 4129 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i22 %shl_ln1273_391"   --->   Operation 4130 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_159, i4 0"   --->   Operation 4131 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i20 %shl_ln1273_392"   --->   Operation 4132 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4133 [1/1] (0.82ns)   --->   "%r_V_1824 = add i23 %sext_ln1273_550, i23 %sext_ln1273_551"   --->   Operation 4133 'add' 'r_V_1824' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (0.00ns)   --->   "%mult_V_1909 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1824, i32 10, i32 22"   --->   Operation 4134 'partselect' 'mult_V_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln17_739 = sext i13 %mult_V_1909" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4135 'sext' 'sext_ln17_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4136 [1/1] (0.78ns)   --->   "%r_V_1825 = sub i17 0, i17 %sext_ln70_477"   --->   Operation 4136 'sub' 'r_V_1825' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (0.00ns)   --->   "%mult_V_1910 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1825, i32 10, i32 16"   --->   Operation 4137 'partselect' 'mult_V_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln818_972 = sext i7 %mult_V_1910"   --->   Operation 4138 'sext' 'sext_ln818_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln17_740 = sext i7 %mult_V_1910" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4139 'sext' 'sext_ln17_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln17_741 = sext i7 %mult_V_1910" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4140 'sext' 'sext_ln17_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln17_742 = sext i7 %mult_V_1910" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4141 'sext' 'sext_ln17_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4142 [1/1] (1.94ns)   --->   "%r_V_1826 = mul i25 %sext_ln70_479, i25 211"   --->   Operation 4142 'mul' 'r_V_1826' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4143 [1/1] (0.00ns)   --->   "%mult_V_1911 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1826, i32 10, i32 24"   --->   Operation 4143 'partselect' 'mult_V_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln818_973 = sext i15 %mult_V_1911"   --->   Operation 4144 'sext' 'sext_ln818_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (1.94ns)   --->   "%r_V_1827 = mul i25 %sext_ln70_479, i25 33554287"   --->   Operation 4145 'mul' 'r_V_1827' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (0.00ns)   --->   "%mult_V_1912 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1827, i32 10, i32 24"   --->   Operation 4146 'partselect' 'mult_V_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln818_974 = sext i15 %mult_V_1912"   --->   Operation 4147 'sext' 'sext_ln818_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (1.94ns)   --->   "%r_V_1828 = mul i25 %sext_ln70_479, i25 198"   --->   Operation 4148 'mul' 'r_V_1828' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (0.00ns)   --->   "%mult_V_1913 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1828, i32 10, i32 24"   --->   Operation 4149 'partselect' 'mult_V_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln818_975 = sext i15 %mult_V_1913"   --->   Operation 4150 'sext' 'sext_ln818_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_159, i3 0"   --->   Operation 4151 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i19 %shl_ln1273_393"   --->   Operation 4152 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_469 = sub i20 0, i20 %sext_ln1273_552"   --->   Operation 4153 'sub' 'sub_ln1273_469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4154 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_159, i1 0"   --->   Operation 4154 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i17 %shl_ln1273_394"   --->   Operation 4155 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i17 %shl_ln1273_394"   --->   Operation 4156 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4157 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1829 = sub i20 %sub_ln1273_469, i20 %sext_ln1273_554"   --->   Operation 4157 'sub' 'r_V_1829' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%mult_V_1914 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1829, i32 10, i32 19"   --->   Operation 4158 'partselect' 'mult_V_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln17_743 = sext i10 %mult_V_1914" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4159 'sext' 'sext_ln17_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln17_744 = sext i10 %mult_V_1914" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4160 'sext' 'sext_ln17_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4161 [1/1] (1.94ns)   --->   "%r_V_1830 = mul i24 %sext_ln70_478, i24 91"   --->   Operation 4161 'mul' 'r_V_1830' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1830, i32 10, i32 23"   --->   Operation 4162 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln17_745 = sext i14 %mult_V_1915" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4163 'sext' 'sext_ln17_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (1.94ns)   --->   "%r_V_1831 = mul i23 %sext_ln70_476, i23 42"   --->   Operation 4164 'mul' 'r_V_1831' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%mult_V_1916 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1831, i32 10, i32 22"   --->   Operation 4165 'partselect' 'mult_V_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (1.94ns)   --->   "%r_V_1832 = mul i25 %sext_ln70_479, i25 33554269"   --->   Operation 4166 'mul' 'r_V_1832' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4167 [1/1] (0.00ns)   --->   "%mult_V_1917 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1832, i32 10, i32 24"   --->   Operation 4167 'partselect' 'mult_V_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln818_977 = sext i15 %mult_V_1917"   --->   Operation 4168 'sext' 'sext_ln818_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4169 [1/1] (1.94ns)   --->   "%r_V_1833 = mul i26 %sext_ln70_480, i26 274"   --->   Operation 4169 'mul' 'r_V_1833' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4170 [1/1] (0.00ns)   --->   "%mult_V_1918 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1833, i32 10, i32 25"   --->   Operation 4170 'partselect' 'mult_V_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4171 [1/1] (1.94ns)   --->   "%r_V_1834 = mul i25 %sext_ln70_479, i25 167"   --->   Operation 4171 'mul' 'r_V_1834' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4172 [1/1] (0.00ns)   --->   "%mult_V_1919 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1834, i32 10, i32 24"   --->   Operation 4172 'partselect' 'mult_V_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln818_978 = sext i15 %mult_V_1919"   --->   Operation 4173 'sext' 'sext_ln818_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4174 [1/1] (0.79ns)   --->   "%r_V_1835 = sub i18 0, i18 %sext_ln1273_553"   --->   Operation 4174 'sub' 'r_V_1835' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4175 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1835, i32 10, i32 17"   --->   Operation 4175 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln17_746 = sext i8 %mult_V_1920" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4176 'sext' 'sext_ln17_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4177 [1/1] (1.94ns)   --->   "%r_V_1836 = mul i24 %sext_ln70_478, i24 16777141"   --->   Operation 4177 'mul' 'r_V_1836' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4178 [1/1] (0.00ns)   --->   "%mult_V_1921 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1836, i32 10, i32 23"   --->   Operation 4178 'partselect' 'mult_V_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln17_747 = sext i14 %mult_V_1921" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4179 'sext' 'sext_ln17_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4180 [1/1] (0.82ns)   --->   "%r_V_1837 = sub i23 %sext_ln1273_551, i23 %sext_ln1273_550"   --->   Operation 4180 'sub' 'r_V_1837' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4181 [1/1] (0.00ns)   --->   "%mult_V_1922 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1837, i32 10, i32 22"   --->   Operation 4181 'partselect' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln17_748 = sext i13 %mult_V_1922" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4182 'sext' 'sext_ln17_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4183 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_159, i5 0"   --->   Operation 4183 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i21 %shl_ln1273_395"   --->   Operation 4184 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4185 [1/1] (0.81ns)   --->   "%r_V_1838 = sub i22 0, i22 %sext_ln1273_555"   --->   Operation 4185 'sub' 'r_V_1838' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1838, i32 10, i32 21"   --->   Operation 4186 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (1.94ns)   --->   "%r_V_1839 = mul i24 %sext_ln70_478, i24 73"   --->   Operation 4187 'mul' 'r_V_1839' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1839, i32 10, i32 23"   --->   Operation 4188 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln17_749 = sext i14 %mult_V_1924" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4189 'sext' 'sext_ln17_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4190 [1/1] (1.94ns)   --->   "%r_V_1840 = mul i23 %sext_ln70_476, i23 53"   --->   Operation 4190 'mul' 'r_V_1840' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4191 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1840, i32 10, i32 22"   --->   Operation 4191 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln818_980 = sext i13 %mult_V_1925"   --->   Operation 4192 'sext' 'sext_ln818_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4193 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_159, i2 0"   --->   Operation 4193 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i18 %shl_ln1273_396"   --->   Operation 4194 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4195 [1/1] (0.82ns)   --->   "%r_V_1841 = sub i22 %r_V_1838, i22 %sext_ln1273_556"   --->   Operation 4195 'sub' 'r_V_1841' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%mult_V_1926 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1841, i32 10, i32 21"   --->   Operation 4196 'partselect' 'mult_V_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln17_750 = sext i12 %mult_V_1926" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4197 'sext' 'sext_ln17_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln70_481 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4198 'sext' 'sext_ln70_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln70_482 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4199 'sext' 'sext_ln70_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln70_483 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4200 'sext' 'sext_ln70_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln70_484 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4201 'sext' 'sext_ln70_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln70_485 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4202 'sext' 'sext_ln70_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln70_486 = sext i16 %p_read_158" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4203 'sext' 'sext_ln70_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_158, i6 0"   --->   Operation 4204 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i22 %shl_ln1273_397"   --->   Operation 4205 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_158, i1 0"   --->   Operation 4206 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i17 %shl_ln1273_398"   --->   Operation 4207 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i17 %shl_ln1273_398"   --->   Operation 4208 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4209 [1/1] (0.82ns)   --->   "%r_V_1842 = add i23 %sext_ln1273_557, i23 %sext_ln1273_559"   --->   Operation 4209 'add' 'r_V_1842' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4210 [1/1] (0.00ns)   --->   "%mult_V_1927 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1842, i32 10, i32 22"   --->   Operation 4210 'partselect' 'mult_V_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln17_751 = sext i13 %mult_V_1927" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4211 'sext' 'sext_ln17_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4212 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_158, i5 0"   --->   Operation 4212 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i21 %shl_ln1273_399"   --->   Operation 4213 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_158, i2 0"   --->   Operation 4214 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i18 %shl_ln1273_400"   --->   Operation 4215 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (0.81ns)   --->   "%r_V_1843 = sub i22 %sext_ln1273_561, i22 %sext_ln1273_560"   --->   Operation 4216 'sub' 'r_V_1843' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%mult_V_1928 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1843, i32 10, i32 21"   --->   Operation 4217 'partselect' 'mult_V_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln17_752 = sext i12 %mult_V_1928" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4218 'sext' 'sext_ln17_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4219 [1/1] (1.94ns)   --->   "%r_V_1844 = mul i24 %sext_ln70_483, i24 16777101"   --->   Operation 4219 'mul' 'r_V_1844' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4220 [1/1] (0.00ns)   --->   "%mult_V_1929 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1844, i32 10, i32 23"   --->   Operation 4220 'partselect' 'mult_V_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln818_981 = sext i14 %mult_V_1929"   --->   Operation 4221 'sext' 'sext_ln818_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4222 [1/1] (1.94ns)   --->   "%r_V_1845 = mul i25 %sext_ln70_482, i25 33554271"   --->   Operation 4222 'mul' 'r_V_1845' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1845, i32 10, i32 24"   --->   Operation 4223 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln818_982 = sext i15 %mult_V_1930"   --->   Operation 4224 'sext' 'sext_ln818_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4225 [1/1] (1.94ns)   --->   "%r_V_1846 = mul i24 %sext_ln70_483, i24 87"   --->   Operation 4225 'mul' 'r_V_1846' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1846, i32 10, i32 23"   --->   Operation 4226 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln17_753 = sext i14 %mult_V_1931" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4227 'sext' 'sext_ln17_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4228 [1/1] (0.81ns)   --->   "%r_V_1847 = sub i22 %sext_ln70_486, i22 %sext_ln1273_560"   --->   Operation 4228 'sub' 'r_V_1847' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4229 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1847, i32 10, i32 21"   --->   Operation 4229 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln17_754 = sext i12 %mult_V_1932" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4230 'sext' 'sext_ln17_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (1.94ns)   --->   "%r_V_1848 = mul i21 %sext_ln70_484, i21 11"   --->   Operation 4231 'mul' 'r_V_1848' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4232 [1/1] (0.00ns)   --->   "%mult_V_1933 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1848, i32 10, i32 20"   --->   Operation 4232 'partselect' 'mult_V_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln818_983 = sext i11 %mult_V_1933"   --->   Operation 4233 'sext' 'sext_ln818_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_158, i4 0"   --->   Operation 4234 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i20 %shl_ln1273_401"   --->   Operation 4235 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4236 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i20 %shl_ln1273_401"   --->   Operation 4236 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i20 %shl_ln1273_401"   --->   Operation 4237 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_476 = sub i21 0, i21 %sext_ln1273_564"   --->   Operation 4238 'sub' 'sub_ln1273_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4239 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1849 = sub i21 %sub_ln1273_476, i21 %sext_ln70_484"   --->   Operation 4239 'sub' 'r_V_1849' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%mult_V_1934 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1849, i32 10, i32 20"   --->   Operation 4240 'partselect' 'mult_V_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln17_755 = sext i11 %mult_V_1934" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4241 'sext' 'sext_ln17_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4242 [1/1] (0.78ns)   --->   "%r_V_1850 = sub i17 0, i17 %sext_ln70_485"   --->   Operation 4242 'sub' 'r_V_1850' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4243 [1/1] (0.00ns)   --->   "%mult_V_1935 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1850, i32 10, i32 16"   --->   Operation 4243 'partselect' 'mult_V_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln818_984 = sext i7 %mult_V_1935"   --->   Operation 4244 'sext' 'sext_ln818_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4245 [1/1] (0.00ns)   --->   "%sext_ln17_756 = sext i7 %mult_V_1935" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4245 'sext' 'sext_ln17_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln17_757 = sext i7 %mult_V_1935" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4246 'sext' 'sext_ln17_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4247 [1/1] (1.94ns)   --->   "%r_V_1851 = mul i23 %sext_ln70_481, i23 54"   --->   Operation 4247 'mul' 'r_V_1851' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4248 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1851, i32 10, i32 22"   --->   Operation 4248 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln17_758 = sext i13 %mult_V_1936" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4249 'sext' 'sext_ln17_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4250 [1/1] (1.94ns)   --->   "%r_V_1852 = mul i24 %sext_ln70_483, i24 111"   --->   Operation 4250 'mul' 'r_V_1852' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4251 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1852, i32 10, i32 23"   --->   Operation 4251 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln17_759 = sext i14 %mult_V_1937" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4252 'sext' 'sext_ln17_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.82ns)   --->   "%sub_ln1273_479 = sub i23 0, i23 %sext_ln1273_557"   --->   Operation 4253 'sub' 'sub_ln1273_479' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4254 [1/1] (0.82ns)   --->   "%r_V_1853 = sub i23 %sub_ln1273_479, i23 %sext_ln1273_563"   --->   Operation 4254 'sub' 'r_V_1853' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4255 [1/1] (0.00ns)   --->   "%mult_V_1938 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1853, i32 10, i32 22"   --->   Operation 4255 'partselect' 'mult_V_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln818_985 = sext i13 %mult_V_1938"   --->   Operation 4256 'sext' 'sext_ln818_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4257 [1/1] (1.94ns)   --->   "%r_V_1854 = mul i24 %sext_ln70_483, i24 100"   --->   Operation 4257 'mul' 'r_V_1854' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.00ns)   --->   "%mult_V_1939 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1854, i32 10, i32 23"   --->   Operation 4258 'partselect' 'mult_V_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln818_986 = sext i14 %mult_V_1939"   --->   Operation 4259 'sext' 'sext_ln818_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4260 [1/1] (1.94ns)   --->   "%r_V_1855 = mul i24 %sext_ln70_483, i24 95"   --->   Operation 4260 'mul' 'r_V_1855' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4261 [1/1] (0.00ns)   --->   "%mult_V_1940 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1855, i32 10, i32 23"   --->   Operation 4261 'partselect' 'mult_V_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln17_760 = sext i14 %mult_V_1940" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4262 'sext' 'sext_ln17_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4263 [1/1] (1.94ns)   --->   "%r_V_1856 = mul i23 %sext_ln70_481, i23 8388556"   --->   Operation 4263 'mul' 'r_V_1856' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4264 [1/1] (0.00ns)   --->   "%mult_V_1941 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1856, i32 10, i32 22"   --->   Operation 4264 'partselect' 'mult_V_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln818_987 = sext i13 %mult_V_1941"   --->   Operation 4265 'sext' 'sext_ln818_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4266 [1/1] (1.94ns)   --->   "%r_V_1857 = mul i24 %sext_ln70_483, i24 121"   --->   Operation 4266 'mul' 'r_V_1857' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1857, i32 10, i32 23"   --->   Operation 4267 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln818_988 = sext i14 %mult_V_1942"   --->   Operation 4268 'sext' 'sext_ln818_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln17_761 = sext i14 %mult_V_1942" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4269 'sext' 'sext_ln17_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4270 [1/1] (0.82ns)   --->   "%r_V_1858 = sub i23 %sext_ln1273_559, i23 %sext_ln1273_557"   --->   Operation 4270 'sub' 'r_V_1858' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.00ns)   --->   "%mult_V_1943 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1858, i32 10, i32 22"   --->   Operation 4271 'partselect' 'mult_V_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln818_989 = sext i13 %mult_V_1943"   --->   Operation 4272 'sext' 'sext_ln818_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (1.94ns)   --->   "%r_V_1859 = mul i24 %sext_ln70_483, i24 16777139"   --->   Operation 4273 'mul' 'r_V_1859' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.00ns)   --->   "%mult_V_1944 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1859, i32 10, i32 23"   --->   Operation 4274 'partselect' 'mult_V_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln17_762 = sext i14 %mult_V_1944" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4275 'sext' 'sext_ln17_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4276 [1/1] (1.94ns)   --->   "%r_V_1860 = mul i24 %sext_ln70_483, i24 114"   --->   Operation 4276 'mul' 'r_V_1860' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4277 [1/1] (0.00ns)   --->   "%mult_V_1945 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1860, i32 10, i32 23"   --->   Operation 4277 'partselect' 'mult_V_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln17_763 = sext i14 %mult_V_1945" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4278 'sext' 'sext_ln17_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4279 [1/1] (0.82ns)   --->   "%r_V_1861 = sub i23 %sub_ln1273_479, i23 %sext_ln1273_559"   --->   Operation 4279 'sub' 'r_V_1861' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4280 [1/1] (0.00ns)   --->   "%mult_V_1946 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1861, i32 10, i32 22"   --->   Operation 4280 'partselect' 'mult_V_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln818_990 = sext i13 %mult_V_1946"   --->   Operation 4281 'sext' 'sext_ln818_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (1.94ns)   --->   "%r_V_1862 = mul i23 %sext_ln70_481, i23 51"   --->   Operation 4282 'mul' 'r_V_1862' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4283 [1/1] (0.00ns)   --->   "%mult_V_1947 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1862, i32 10, i32 22"   --->   Operation 4283 'partselect' 'mult_V_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln17_764 = sext i13 %mult_V_1947" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4284 'sext' 'sext_ln17_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_158, i7 0"   --->   Operation 4285 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i23 %shl_ln1273_402"   --->   Operation 4286 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4287 [1/1] (0.82ns)   --->   "%r_V_1863 = add i24 %sext_ln1273_565, i24 %sext_ln1273_562"   --->   Operation 4287 'add' 'r_V_1863' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4288 [1/1] (0.00ns)   --->   "%mult_V_1948 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1863, i32 10, i32 23"   --->   Operation 4288 'partselect' 'mult_V_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln17_765 = sext i14 %mult_V_1948" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4289 'sext' 'sext_ln17_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.80ns)   --->   "%r_V_1864 = sub i21 %sext_ln1273_558, i21 %sext_ln1273_564"   --->   Operation 4290 'sub' 'r_V_1864' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1864, i32 10, i32 20"   --->   Operation 4291 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln17_766 = sext i11 %mult_V_1949" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4292 'sext' 'sext_ln17_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (0.00ns)   --->   "%mult_V_1950 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_158, i32 4, i32 15"   --->   Operation 4293 'partselect' 'mult_V_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln818_991 = sext i12 %mult_V_1950"   --->   Operation 4294 'sext' 'sext_ln818_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %p_read_157"   --->   Operation 4295 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln70_487 = sext i16 %p_read_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4296 'sext' 'sext_ln70_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln70_488 = sext i16 %p_read_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4297 'sext' 'sext_ln70_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln70_489 = sext i16 %p_read_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4298 'sext' 'sext_ln70_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln70_490 = sext i16 %p_read_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4299 'sext' 'sext_ln70_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln70_491 = sext i16 %p_read_157" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4300 'sext' 'sext_ln70_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4301 [1/1] (0.78ns)   --->   "%r_V_1865 = sub i17 0, i17 %sext_ln70_491"   --->   Operation 4301 'sub' 'r_V_1865' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4302 [1/1] (0.00ns)   --->   "%mult_V_1951 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1865, i32 10, i32 16"   --->   Operation 4302 'partselect' 'mult_V_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln17_767 = sext i7 %mult_V_1951" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4303 'sext' 'sext_ln17_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4304 [1/1] (1.94ns)   --->   "%r_V_1866 = mul i24 %sext_ln70_490, i24 87"   --->   Operation 4304 'mul' 'r_V_1866' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4305 [1/1] (0.00ns)   --->   "%mult_V_1952 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1866, i32 10, i32 23"   --->   Operation 4305 'partselect' 'mult_V_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4306 [1/1] (0.00ns)   --->   "%sext_ln17_768 = sext i14 %mult_V_1952" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4306 'sext' 'sext_ln17_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4307 [1/1] (1.94ns)   --->   "%r_V_1867 = mul i25 %sext_ln70_489, i25 33554249"   --->   Operation 4307 'mul' 'r_V_1867' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4308 [1/1] (0.00ns)   --->   "%mult_V_1953 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1867, i32 10, i32 24"   --->   Operation 4308 'partselect' 'mult_V_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln818_992 = sext i15 %mult_V_1953"   --->   Operation 4309 'sext' 'sext_ln818_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4310 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_157, i2 0"   --->   Operation 4310 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i18 %shl_ln1273_403"   --->   Operation 4311 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i18 %shl_ln1273_403"   --->   Operation 4312 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_485 = sub i19 0, i19 %sext_ln1273_567"   --->   Operation 4313 'sub' 'sub_ln1273_485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4314 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1868 = sub i19 %sub_ln1273_485, i19 %sext_ln70_488"   --->   Operation 4314 'sub' 'r_V_1868' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4315 [1/1] (0.00ns)   --->   "%mult_V_1954 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1868, i32 10, i32 18"   --->   Operation 4315 'partselect' 'mult_V_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln818_993 = sext i9 %mult_V_1954"   --->   Operation 4316 'sext' 'sext_ln818_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (1.94ns)   --->   "%r_V_1869 = mul i25 %sext_ln70_489, i25 33554290"   --->   Operation 4317 'mul' 'r_V_1869' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%mult_V_1955 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1869, i32 10, i32 24"   --->   Operation 4318 'partselect' 'mult_V_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln818_994 = sext i15 %mult_V_1955"   --->   Operation 4319 'sext' 'sext_ln818_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4320 [1/1] (1.94ns)   --->   "%r_V_1870 = mul i24 %sext_ln70_490, i24 90"   --->   Operation 4320 'mul' 'r_V_1870' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4321 [1/1] (0.00ns)   --->   "%mult_V_1956 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1870, i32 10, i32 23"   --->   Operation 4321 'partselect' 'mult_V_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4322 [1/1] (0.00ns)   --->   "%sext_ln17_769 = sext i14 %mult_V_1956" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4322 'sext' 'sext_ln17_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4323 [1/1] (1.94ns)   --->   "%r_V_1871 = mul i26 %sext_ln1270, i26 302"   --->   Operation 4323 'mul' 'r_V_1871' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4324 [1/1] (0.00ns)   --->   "%mult_V_1957 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1871, i32 10, i32 25"   --->   Operation 4324 'partselect' 'mult_V_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4325 [1/1] (1.94ns)   --->   "%r_V_1872 = mul i24 %sext_ln70_490, i24 16777116"   --->   Operation 4325 'mul' 'r_V_1872' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%mult_V_1958 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1872, i32 10, i32 23"   --->   Operation 4326 'partselect' 'mult_V_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln17_770 = sext i14 %mult_V_1958" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4327 'sext' 'sext_ln17_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4328 [1/1] (0.79ns)   --->   "%r_V_1873 = sub i19 %sext_ln70_488, i19 %sext_ln1273_567"   --->   Operation 4328 'sub' 'r_V_1873' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4329 [1/1] (0.00ns)   --->   "%mult_V_1959 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1873, i32 10, i32 18"   --->   Operation 4329 'partselect' 'mult_V_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln17_771 = sext i9 %mult_V_1959" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4330 'sext' 'sext_ln17_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (1.94ns)   --->   "%r_V_1874 = mul i25 %sext_ln70_489, i25 33554275"   --->   Operation 4331 'mul' 'r_V_1874' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%mult_V_1960 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1874, i32 10, i32 24"   --->   Operation 4332 'partselect' 'mult_V_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln818_995 = sext i15 %mult_V_1960"   --->   Operation 4333 'sext' 'sext_ln818_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4334 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_157, i5 0"   --->   Operation 4334 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i21 %shl_ln1273_404"   --->   Operation 4335 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_157, i3 0"   --->   Operation 4336 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i19 %shl_ln1273_405"   --->   Operation 4337 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.81ns)   --->   "%r_V_1875 = sub i22 %sext_ln1273_568, i22 %sext_ln1273_569"   --->   Operation 4338 'sub' 'r_V_1875' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4339 [1/1] (0.00ns)   --->   "%mult_V_1961 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1875, i32 10, i32 21"   --->   Operation 4339 'partselect' 'mult_V_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln17_772 = sext i12 %mult_V_1961" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4340 'sext' 'sext_ln17_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (0.00ns)   --->   "%mult_V_1962 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_157, i32 8, i32 15"   --->   Operation 4341 'partselect' 'mult_V_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i8 %mult_V_1962" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4342 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (1.94ns)   --->   "%r_V_1876 = mul i26 %sext_ln1270, i26 265"   --->   Operation 4343 'mul' 'r_V_1876' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%mult_V_1963 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1876, i32 10, i32 25"   --->   Operation 4344 'partselect' 'mult_V_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (1.94ns)   --->   "%r_V_1877 = mul i25 %sext_ln70_489, i25 140"   --->   Operation 4345 'mul' 'r_V_1877' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.00ns)   --->   "%mult_V_1964 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1877, i32 10, i32 24"   --->   Operation 4346 'partselect' 'mult_V_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln818_996 = sext i15 %mult_V_1964"   --->   Operation 4347 'sext' 'sext_ln818_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (1.94ns)   --->   "%r_V_1878 = mul i26 %sext_ln1270, i26 67108551"   --->   Operation 4348 'mul' 'r_V_1878' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4349 [1/1] (0.00ns)   --->   "%mult_V_1965 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1878, i32 10, i32 25"   --->   Operation 4349 'partselect' 'mult_V_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4350 [1/1] (1.94ns)   --->   "%r_V_1879 = mul i24 %sext_ln70_490, i24 16777125"   --->   Operation 4350 'mul' 'r_V_1879' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4351 [1/1] (0.00ns)   --->   "%mult_V_1966 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1879, i32 10, i32 23"   --->   Operation 4351 'partselect' 'mult_V_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln17_773 = sext i14 %mult_V_1966" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4352 'sext' 'sext_ln17_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4353 [1/1] (1.94ns)   --->   "%r_V_1880 = mul i25 %sext_ln70_489, i25 33554281"   --->   Operation 4353 'mul' 'r_V_1880' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4354 [1/1] (0.00ns)   --->   "%mult_V_1967 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1880, i32 10, i32 24"   --->   Operation 4354 'partselect' 'mult_V_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln818_997 = sext i15 %mult_V_1967"   --->   Operation 4355 'sext' 'sext_ln818_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4356 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_157, i4 0"   --->   Operation 4356 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i20 %shl_ln1273_406"   --->   Operation 4357 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4358 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_157, i1 0"   --->   Operation 4358 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i17 %shl_ln1273_407"   --->   Operation 4359 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.80ns)   --->   "%r_V_1881 = sub i21 %sext_ln1273_570, i21 %sext_ln1273_571"   --->   Operation 4360 'sub' 'r_V_1881' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%mult_V_1968 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1881, i32 10, i32 20"   --->   Operation 4361 'partselect' 'mult_V_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln17_774 = sext i11 %mult_V_1968" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4362 'sext' 'sext_ln17_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4363 [1/1] (0.80ns)   --->   "%r_V_1882 = sub i21 %sext_ln1273_566, i21 %sext_ln1273_570"   --->   Operation 4363 'sub' 'r_V_1882' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4364 [1/1] (0.00ns)   --->   "%mult_V_1969 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1882, i32 10, i32 20"   --->   Operation 4364 'partselect' 'mult_V_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln17_775 = sext i11 %mult_V_1969" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4365 'sext' 'sext_ln17_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4366 [1/1] (0.00ns)   --->   "%mult_V_1970 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_157, i32 10, i32 15"   --->   Operation 4366 'partselect' 'mult_V_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i6 %mult_V_1970" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4367 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4368 [1/1] (1.94ns)   --->   "%r_V_1883 = mul i25 %sext_ln70_489, i25 172"   --->   Operation 4368 'mul' 'r_V_1883' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4369 [1/1] (0.00ns)   --->   "%mult_V_1971 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1883, i32 10, i32 24"   --->   Operation 4369 'partselect' 'mult_V_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4370 [1/1] (0.00ns)   --->   "%sext_ln818_998 = sext i15 %mult_V_1971"   --->   Operation 4370 'sext' 'sext_ln818_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4371 [1/1] (1.94ns)   --->   "%r_V_1884 = mul i25 %sext_ln70_489, i25 197"   --->   Operation 4371 'mul' 'r_V_1884' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4372 [1/1] (0.00ns)   --->   "%mult_V_1972 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1884, i32 10, i32 24"   --->   Operation 4372 'partselect' 'mult_V_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln818_999 = sext i15 %mult_V_1972"   --->   Operation 4373 'sext' 'sext_ln818_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4374 [1/1] (1.94ns)   --->   "%r_V_1885 = mul i24 %sext_ln70_490, i24 16777108"   --->   Operation 4374 'mul' 'r_V_1885' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4375 [1/1] (0.00ns)   --->   "%mult_V_1973 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1885, i32 10, i32 23"   --->   Operation 4375 'partselect' 'mult_V_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln17_776 = sext i14 %mult_V_1973" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4376 'sext' 'sext_ln17_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4377 [1/1] (1.94ns)   --->   "%r_V_1886 = mul i24 %sext_ln70_490, i24 71"   --->   Operation 4377 'mul' 'r_V_1886' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4378 [1/1] (0.00ns)   --->   "%mult_V_1974 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1886, i32 10, i32 23"   --->   Operation 4378 'partselect' 'mult_V_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln17_777 = sext i14 %mult_V_1974" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4379 'sext' 'sext_ln17_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (1.94ns)   --->   "%r_V_1887 = mul i23 %sext_ln70_487, i23 8388556"   --->   Operation 4380 'mul' 'r_V_1887' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4381 [1/1] (0.00ns)   --->   "%mult_V_1975 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1887, i32 10, i32 22"   --->   Operation 4381 'partselect' 'mult_V_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln818_1000 = sext i13 %mult_V_1975"   --->   Operation 4382 'sext' 'sext_ln818_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (1.94ns)   --->   "%mul_ln1270_44 = mul i26 %sext_ln1270, i26 67107999"   --->   Operation 4383 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.00ns)   --->   "%mult_V_1976 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_44, i32 10, i32 25"   --->   Operation 4384 'partselect' 'mult_V_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4385 [1/1] (1.94ns)   --->   "%r_V_1888 = mul i26 %sext_ln1270, i26 374"   --->   Operation 4385 'mul' 'r_V_1888' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4386 [1/1] (0.00ns)   --->   "%mult_V_1977 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1888, i32 10, i32 25"   --->   Operation 4386 'partselect' 'mult_V_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln70_492 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4387 'sext' 'sext_ln70_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln70_493 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4388 'sext' 'sext_ln70_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln70_494 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4389 'sext' 'sext_ln70_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln70_495 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4390 'sext' 'sext_ln70_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln70_496 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4391 'sext' 'sext_ln70_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln70_497 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4392 'sext' 'sext_ln70_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln70_498 = sext i16 %p_read_156" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4393 'sext' 'sext_ln70_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4394 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_156, i4 0"   --->   Operation 4394 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i20 %shl_ln1273_408"   --->   Operation 4395 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4396 [1/1] (0.80ns)   --->   "%r_V_1889 = add i21 %sext_ln1273_572, i21 %sext_ln70_497"   --->   Operation 4396 'add' 'r_V_1889' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4397 [1/1] (0.00ns)   --->   "%mult_V_1978 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1889, i32 10, i32 20"   --->   Operation 4397 'partselect' 'mult_V_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln17_778 = sext i11 %mult_V_1978" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4398 'sext' 'sext_ln17_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln17_779 = sext i11 %mult_V_1978" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4399 'sext' 'sext_ln17_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4400 [1/1] (1.94ns)   --->   "%r_V_1890 = mul i23 %sext_ln70_496, i23 8388566"   --->   Operation 4400 'mul' 'r_V_1890' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4401 [1/1] (0.00ns)   --->   "%mult_V_1979 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1890, i32 10, i32 22"   --->   Operation 4401 'partselect' 'mult_V_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln17_780 = sext i13 %mult_V_1979" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4402 'sext' 'sext_ln17_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (1.94ns)   --->   "%r_V_1891 = mul i25 %sext_ln70_495, i25 33554245"   --->   Operation 4403 'mul' 'r_V_1891' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.00ns)   --->   "%mult_V_1980 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1891, i32 10, i32 24"   --->   Operation 4404 'partselect' 'mult_V_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln818_1001 = sext i15 %mult_V_1980"   --->   Operation 4405 'sext' 'sext_ln818_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4406 [1/1] (0.78ns)   --->   "%r_V_1892 = sub i17 0, i17 %sext_ln70_494"   --->   Operation 4406 'sub' 'r_V_1892' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4407 [1/1] (0.00ns)   --->   "%mult_V_1981 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1892, i32 10, i32 16"   --->   Operation 4407 'partselect' 'mult_V_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln17_781 = sext i7 %mult_V_1981" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4408 'sext' 'sext_ln17_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln17_782 = sext i7 %mult_V_1981" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4409 'sext' 'sext_ln17_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_156, i3 0"   --->   Operation 4410 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4411 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i19 %shl_ln1273_409"   --->   Operation 4411 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4412 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_156, i1 0"   --->   Operation 4412 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i17 %shl_ln1273_410"   --->   Operation 4413 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4414 [1/1] (0.80ns)   --->   "%r_V_1893 = add i20 %sext_ln1273_573, i20 %sext_ln1273_574"   --->   Operation 4414 'add' 'r_V_1893' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4415 [1/1] (0.00ns)   --->   "%mult_V_1982 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1893, i32 10, i32 19"   --->   Operation 4415 'partselect' 'mult_V_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln818_1002 = sext i10 %mult_V_1982"   --->   Operation 4416 'sext' 'sext_ln818_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4417 [1/1] (1.94ns)   --->   "%r_V_1894 = mul i23 %sext_ln70_496, i23 8388557"   --->   Operation 4417 'mul' 'r_V_1894' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.00ns)   --->   "%mult_V_1983 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1894, i32 10, i32 22"   --->   Operation 4418 'partselect' 'mult_V_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln818_1003 = sext i13 %mult_V_1983"   --->   Operation 4419 'sext' 'sext_ln818_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4420 [1/1] (1.94ns)   --->   "%r_V_1895 = mul i24 %sext_ln70_493, i24 74"   --->   Operation 4420 'mul' 'r_V_1895' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns)   --->   "%mult_V_1984 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1895, i32 10, i32 23"   --->   Operation 4421 'partselect' 'mult_V_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln818_1004 = sext i14 %mult_V_1984"   --->   Operation 4422 'sext' 'sext_ln818_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4423 [1/1] (1.94ns)   --->   "%r_V_1896 = mul i25 %sext_ln70_495, i25 177"   --->   Operation 4423 'mul' 'r_V_1896' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4424 [1/1] (0.00ns)   --->   "%mult_V_1985 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1896, i32 10, i32 24"   --->   Operation 4424 'partselect' 'mult_V_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln818_1005 = sext i15 %mult_V_1985"   --->   Operation 4425 'sext' 'sext_ln818_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4426 [1/1] (1.94ns)   --->   "%r_V_1897 = mul i23 %sext_ln70_496, i23 8388561"   --->   Operation 4426 'mul' 'r_V_1897' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4427 [1/1] (0.00ns)   --->   "%mult_V_1986 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1897, i32 10, i32 22"   --->   Operation 4427 'partselect' 'mult_V_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln818_1006 = sext i13 %mult_V_1986"   --->   Operation 4428 'sext' 'sext_ln818_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln17_783 = sext i13 %mult_V_1986" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4429 'sext' 'sext_ln17_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4430 [1/1] (1.94ns)   --->   "%r_V_1898 = mul i24 %sext_ln70_493, i24 84"   --->   Operation 4430 'mul' 'r_V_1898' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4431 [1/1] (0.00ns)   --->   "%mult_V_1987 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1898, i32 10, i32 23"   --->   Operation 4431 'partselect' 'mult_V_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln818_1007 = sext i14 %mult_V_1987"   --->   Operation 4432 'sext' 'sext_ln818_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4433 [1/1] (0.80ns)   --->   "%r_V_1899 = sub i20 %sext_ln1273_574, i20 %sext_ln1273_573"   --->   Operation 4433 'sub' 'r_V_1899' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4434 [1/1] (0.00ns)   --->   "%mult_V_1988 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1899, i32 10, i32 19"   --->   Operation 4434 'partselect' 'mult_V_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln17_784 = sext i10 %mult_V_1988" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4435 'sext' 'sext_ln17_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4436 [1/1] (1.94ns)   --->   "%r_V_1900 = mul i25 %sext_ln70_495, i25 178"   --->   Operation 4436 'mul' 'r_V_1900' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4437 [1/1] (0.00ns)   --->   "%mult_V_1989 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1900, i32 10, i32 24"   --->   Operation 4437 'partselect' 'mult_V_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln818_1008 = sext i15 %mult_V_1989"   --->   Operation 4438 'sext' 'sext_ln818_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (1.94ns)   --->   "%r_V_1901 = mul i25 %sext_ln70_495, i25 33554224"   --->   Operation 4439 'mul' 'r_V_1901' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4440 [1/1] (0.00ns)   --->   "%mult_V_1990 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1901, i32 10, i32 24"   --->   Operation 4440 'partselect' 'mult_V_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln818_1009 = sext i15 %mult_V_1990"   --->   Operation 4441 'sext' 'sext_ln818_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4442 [1/1] (1.94ns)   --->   "%r_V_1902 = mul i24 %sext_ln70_493, i24 16777135"   --->   Operation 4442 'mul' 'r_V_1902' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%mult_V_1991 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1902, i32 10, i32 23"   --->   Operation 4443 'partselect' 'mult_V_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln17_785 = sext i14 %mult_V_1991" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4444 'sext' 'sext_ln17_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4445 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_156, i7 0"   --->   Operation 4445 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i23 %shl_ln1273_411"   --->   Operation 4446 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4447 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_156, i5 0"   --->   Operation 4447 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i21 %shl_ln1273_412"   --->   Operation 4448 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i21 %shl_ln1273_412"   --->   Operation 4449 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4450 [1/1] (0.82ns)   --->   "%r_V_1903 = sub i24 %sext_ln1273_575, i24 %sext_ln1273_577"   --->   Operation 4450 'sub' 'r_V_1903' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4451 [1/1] (0.00ns)   --->   "%mult_V_1992 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1903, i32 10, i32 23"   --->   Operation 4451 'partselect' 'mult_V_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln17_786 = sext i14 %mult_V_1992" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4452 'sext' 'sext_ln17_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4453 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_156, i2 0"   --->   Operation 4453 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4454 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i18 %shl_ln1273_413"   --->   Operation 4454 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i18 %shl_ln1273_413"   --->   Operation 4455 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4456 [1/1] (0.81ns)   --->   "%r_V_1904 = sub i22 %sext_ln1273_579, i22 %sext_ln1273_576"   --->   Operation 4456 'sub' 'r_V_1904' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4457 [1/1] (0.00ns)   --->   "%mult_V_1993 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1904, i32 10, i32 21"   --->   Operation 4457 'partselect' 'mult_V_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4458 [1/1] (0.00ns)   --->   "%sext_ln818_1010 = sext i12 %mult_V_1993"   --->   Operation 4458 'sext' 'sext_ln818_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4459 [1/1] (0.80ns)   --->   "%r_V_1905 = sub i20 %sext_ln70_498, i20 %sext_ln1273_573"   --->   Operation 4459 'sub' 'r_V_1905' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4460 [1/1] (0.00ns)   --->   "%mult_V_1994 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1905, i32 10, i32 19"   --->   Operation 4460 'partselect' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln17_787 = sext i10 %mult_V_1994" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4461 'sext' 'sext_ln17_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (1.94ns)   --->   "%r_V_1906 = mul i24 %sext_ln70_493, i24 100"   --->   Operation 4462 'mul' 'r_V_1906' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.00ns)   --->   "%mult_V_1995 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1906, i32 10, i32 23"   --->   Operation 4463 'partselect' 'mult_V_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln818_1011 = sext i14 %mult_V_1995"   --->   Operation 4464 'sext' 'sext_ln818_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4465 [1/1] (0.80ns)   --->   "%r_V_1907 = sub i21 %sext_ln1273_572, i21 %sext_ln1273_578"   --->   Operation 4465 'sub' 'r_V_1907' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%mult_V_1996 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1907, i32 10, i32 20"   --->   Operation 4466 'partselect' 'mult_V_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (0.00ns)   --->   "%sext_ln17_788 = sext i11 %mult_V_1996" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4467 'sext' 'sext_ln17_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4468 [1/1] (1.94ns)   --->   "%r_V_1908 = mul i25 %sext_ln70_495, i25 33554299"   --->   Operation 4468 'mul' 'r_V_1908' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4469 [1/1] (0.00ns)   --->   "%mult_V_1997 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1908, i32 10, i32 24"   --->   Operation 4469 'partselect' 'mult_V_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4470 [1/1] (0.00ns)   --->   "%sext_ln818_1012 = sext i15 %mult_V_1997"   --->   Operation 4470 'sext' 'sext_ln818_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4471 [1/1] (1.94ns)   --->   "%r_V_1909 = mul i23 %sext_ln70_496, i23 8388571"   --->   Operation 4471 'mul' 'r_V_1909' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4472 [1/1] (0.00ns)   --->   "%mult_V_1998 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1909, i32 10, i32 22"   --->   Operation 4472 'partselect' 'mult_V_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.00ns)   --->   "%sext_ln818_1013 = sext i13 %mult_V_1998"   --->   Operation 4473 'sext' 'sext_ln818_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4474 [1/1] (1.94ns)   --->   "%r_V_1910 = mul i22 %sext_ln70_492, i22 26"   --->   Operation 4474 'mul' 'r_V_1910' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4475 [1/1] (0.00ns)   --->   "%mult_V_1999 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1910, i32 10, i32 21"   --->   Operation 4475 'partselect' 'mult_V_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4476 [1/1] (0.00ns)   --->   "%sext_ln17_789 = sext i12 %mult_V_1999" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4476 'sext' 'sext_ln17_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4477 [1/1] (0.80ns)   --->   "%r_V_1911 = sub i20 %sext_ln1273_573, i20 %sext_ln1273_574"   --->   Operation 4477 'sub' 'r_V_1911' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4478 [1/1] (0.00ns)   --->   "%mult_V_2000 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1911, i32 10, i32 19"   --->   Operation 4478 'partselect' 'mult_V_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln17_790 = sext i10 %mult_V_2000" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4479 'sext' 'sext_ln17_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4480 [1/1] (0.82ns)   --->   "%r_V_1912 = add i24 %sext_ln1273_575, i24 %sext_ln1273_577"   --->   Operation 4480 'add' 'r_V_1912' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4481 [1/1] (0.00ns)   --->   "%mult_V_2001 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1912, i32 10, i32 23"   --->   Operation 4481 'partselect' 'mult_V_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln818_1014 = sext i14 %mult_V_2001"   --->   Operation 4482 'sext' 'sext_ln818_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.80ns)   --->   "%r_V_1913 = sub i20 %sext_ln1273_573, i20 %sext_ln70_498"   --->   Operation 4483 'sub' 'r_V_1913' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%mult_V_2002 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1913, i32 10, i32 19"   --->   Operation 4484 'partselect' 'mult_V_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (1.94ns)   --->   "%r_V_1914 = mul i25 %sext_ln70_495, i25 148"   --->   Operation 4485 'mul' 'r_V_1914' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4486 [1/1] (0.00ns)   --->   "%mult_V_2003 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1914, i32 10, i32 24"   --->   Operation 4486 'partselect' 'mult_V_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln818_1016 = sext i15 %mult_V_2003"   --->   Operation 4487 'sext' 'sext_ln818_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4488 [1/1] (1.94ns)   --->   "%r_V_1915 = mul i23 %sext_ln70_496, i23 8388570"   --->   Operation 4488 'mul' 'r_V_1915' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4489 [1/1] (0.00ns)   --->   "%mult_V_2004 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1915, i32 10, i32 22"   --->   Operation 4489 'partselect' 'mult_V_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln818_1017 = sext i13 %mult_V_2004"   --->   Operation 4490 'sext' 'sext_ln818_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln70_499 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4491 'sext' 'sext_ln70_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln70_500 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4492 'sext' 'sext_ln70_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln70_501 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4493 'sext' 'sext_ln70_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln70_502 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4494 'sext' 'sext_ln70_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln70_503 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4495 'sext' 'sext_ln70_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln70_504 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4496 'sext' 'sext_ln70_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln70_505 = sext i16 %p_read_155" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4497 'sext' 'sext_ln70_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4498 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_155, i4 0"   --->   Operation 4498 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i20 %shl_ln1273_414"   --->   Operation 4499 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_155, i1 0"   --->   Operation 4500 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i17 %shl_ln1273_415"   --->   Operation 4501 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4502 [1/1] (0.80ns)   --->   "%r_V_1916 = sub i21 %sext_ln1273_580, i21 %sext_ln1273_581"   --->   Operation 4502 'sub' 'r_V_1916' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns)   --->   "%mult_V_2005 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1916, i32 10, i32 20"   --->   Operation 4503 'partselect' 'mult_V_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln17_791 = sext i11 %mult_V_2005" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4504 'sext' 'sext_ln17_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4505 [1/1] (1.94ns)   --->   "%r_V_1917 = mul i25 %sext_ln70_503, i25 201"   --->   Operation 4505 'mul' 'r_V_1917' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4506 [1/1] (0.00ns)   --->   "%mult_V_2006 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1917, i32 10, i32 24"   --->   Operation 4506 'partselect' 'mult_V_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln818_1018 = sext i15 %mult_V_2006"   --->   Operation 4507 'sext' 'sext_ln818_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4508 [1/1] (1.94ns)   --->   "%r_V_1918 = mul i23 %sext_ln70_502, i23 8388563"   --->   Operation 4508 'mul' 'r_V_1918' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%mult_V_2007 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1918, i32 10, i32 22"   --->   Operation 4509 'partselect' 'mult_V_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln17_792 = sext i13 %mult_V_2007" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4510 'sext' 'sext_ln17_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4511 [1/1] (1.94ns)   --->   "%r_V_1919 = mul i26 %sext_ln70_501, i26 265"   --->   Operation 4511 'mul' 'r_V_1919' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4512 [1/1] (0.00ns)   --->   "%mult_V_2008 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1919, i32 10, i32 25"   --->   Operation 4512 'partselect' 'mult_V_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4513 [1/1] (1.94ns)   --->   "%r_V_1920 = mul i26 %sext_ln70_501, i26 67108408"   --->   Operation 4513 'mul' 'r_V_1920' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%mult_V_2009 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1920, i32 10, i32 25"   --->   Operation 4514 'partselect' 'mult_V_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (1.94ns)   --->   "%r_V_1921 = mul i25 %sext_ln70_503, i25 33554277"   --->   Operation 4515 'mul' 'r_V_1921' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4516 [1/1] (0.00ns)   --->   "%mult_V_2010 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1921, i32 10, i32 24"   --->   Operation 4516 'partselect' 'mult_V_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln818_1019 = sext i15 %mult_V_2010"   --->   Operation 4517 'sext' 'sext_ln818_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4518 [1/1] (0.78ns)   --->   "%r_V_1922 = sub i17 0, i17 %sext_ln70_504"   --->   Operation 4518 'sub' 'r_V_1922' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4519 [1/1] (0.00ns)   --->   "%mult_V_2011 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1922, i32 10, i32 16"   --->   Operation 4519 'partselect' 'mult_V_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln818_1020 = sext i7 %mult_V_2011"   --->   Operation 4520 'sext' 'sext_ln818_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4521 [1/1] (1.94ns)   --->   "%r_V_1923 = mul i23 %sext_ln70_502, i23 46"   --->   Operation 4521 'mul' 'r_V_1923' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4522 [1/1] (0.00ns)   --->   "%mult_V_2012 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1923, i32 10, i32 22"   --->   Operation 4522 'partselect' 'mult_V_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln17_793 = sext i13 %mult_V_2012" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4523 'sext' 'sext_ln17_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (1.94ns)   --->   "%r_V_1924 = mul i24 %sext_ln70_500, i24 16777143"   --->   Operation 4524 'mul' 'r_V_1924' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4525 [1/1] (0.00ns)   --->   "%mult_V_2013 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1924, i32 10, i32 23"   --->   Operation 4525 'partselect' 'mult_V_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln818_1021 = sext i14 %mult_V_2013"   --->   Operation 4526 'sext' 'sext_ln818_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (1.94ns)   --->   "%r_V_1925 = mul i25 %sext_ln70_503, i25 33554211"   --->   Operation 4527 'mul' 'r_V_1925' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4528 [1/1] (0.00ns)   --->   "%mult_V_2014 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1925, i32 10, i32 24"   --->   Operation 4528 'partselect' 'mult_V_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln818_1022 = sext i15 %mult_V_2014"   --->   Operation 4529 'sext' 'sext_ln818_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (1.94ns)   --->   "%r_V_1926 = mul i23 %sext_ln70_502, i23 50"   --->   Operation 4530 'mul' 'r_V_1926' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4531 [1/1] (0.00ns)   --->   "%mult_V_2015 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1926, i32 10, i32 22"   --->   Operation 4531 'partselect' 'mult_V_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln17_794 = sext i13 %mult_V_2015" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4532 'sext' 'sext_ln17_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4533 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_155, i5 0"   --->   Operation 4533 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i21 %shl_ln1273_416"   --->   Operation 4534 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_499 = sub i22 0, i22 %sext_ln1273_582"   --->   Operation 4535 'sub' 'sub_ln1273_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4536 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_155, i3 0"   --->   Operation 4536 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i19 %shl_ln1273_417"   --->   Operation 4537 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i19 %shl_ln1273_417"   --->   Operation 4538 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4539 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1927 = sub i22 %sub_ln1273_499, i22 %sext_ln1273_584"   --->   Operation 4539 'sub' 'r_V_1927' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4540 [1/1] (0.00ns)   --->   "%mult_V_2016 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1927, i32 10, i32 21"   --->   Operation 4540 'partselect' 'mult_V_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln818_1023 = sext i12 %mult_V_2016"   --->   Operation 4541 'sext' 'sext_ln818_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4542 [1/1] (1.94ns)   --->   "%r_V_1928 = mul i24 %sext_ln70_500, i24 70"   --->   Operation 4542 'mul' 'r_V_1928' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4543 [1/1] (0.00ns)   --->   "%mult_V_2017 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1928, i32 10, i32 23"   --->   Operation 4543 'partselect' 'mult_V_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln17_795 = sext i14 %mult_V_2017" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4544 'sext' 'sext_ln17_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4545 [1/1] (0.80ns)   --->   "%r_V_1929 = sub i20 0, i20 %sext_ln1273_583"   --->   Operation 4545 'sub' 'r_V_1929' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4546 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1929, i32 10, i32 19"   --->   Operation 4546 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln818_1024 = sext i10 %mult_V_2018"   --->   Operation 4547 'sext' 'sext_ln818_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4548 [1/1] (1.94ns)   --->   "%r_V_1930 = mul i24 %sext_ln70_500, i24 89"   --->   Operation 4548 'mul' 'r_V_1930' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4549 [1/1] (0.00ns)   --->   "%mult_V_2019 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1930, i32 10, i32 23"   --->   Operation 4549 'partselect' 'mult_V_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln818_1025 = sext i14 %mult_V_2019"   --->   Operation 4550 'sext' 'sext_ln818_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4551 [1/1] (1.94ns)   --->   "%r_V_1931 = mul i25 %sext_ln70_503, i25 185"   --->   Operation 4551 'mul' 'r_V_1931' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (0.00ns)   --->   "%mult_V_2020 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1931, i32 10, i32 24"   --->   Operation 4552 'partselect' 'mult_V_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln818_1026 = sext i15 %mult_V_2020"   --->   Operation 4553 'sext' 'sext_ln818_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4554 [1/1] (1.94ns)   --->   "%r_V_1932 = mul i24 %sext_ln70_500, i24 16777097"   --->   Operation 4554 'mul' 'r_V_1932' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4555 [1/1] (0.00ns)   --->   "%mult_V_2021 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1932, i32 10, i32 23"   --->   Operation 4555 'partselect' 'mult_V_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln17_796 = sext i14 %mult_V_2021" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4556 'sext' 'sext_ln17_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_502 = sub i21 0, i21 %sext_ln1273_580"   --->   Operation 4557 'sub' 'sub_ln1273_502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4558 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1933 = sub i21 %sub_ln1273_502, i21 %sext_ln70_499"   --->   Operation 4558 'sub' 'r_V_1933' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4559 [1/1] (0.00ns)   --->   "%mult_V_2022 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1933, i32 10, i32 20"   --->   Operation 4559 'partselect' 'mult_V_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln17_797 = sext i11 %mult_V_2022" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4560 'sext' 'sext_ln17_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4561 [1/1] (1.94ns)   --->   "%r_V_1934 = mul i23 %sext_ln70_502, i23 8388549"   --->   Operation 4561 'mul' 'r_V_1934' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4562 [1/1] (0.00ns)   --->   "%mult_V_2023 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1934, i32 10, i32 22"   --->   Operation 4562 'partselect' 'mult_V_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln818_1027 = sext i13 %mult_V_2023"   --->   Operation 4563 'sext' 'sext_ln818_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4564 [1/1] (1.94ns)   --->   "%r_V_1935 = mul i26 %sext_ln70_501, i26 281"   --->   Operation 4564 'mul' 'r_V_1935' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4565 [1/1] (0.00ns)   --->   "%mult_V_2024 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1935, i32 10, i32 25"   --->   Operation 4565 'partselect' 'mult_V_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4566 [1/1] (0.80ns)   --->   "%r_V_1936 = add i20 %sext_ln1273_583, i20 %sext_ln70_505"   --->   Operation 4566 'add' 'r_V_1936' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4567 [1/1] (0.00ns)   --->   "%mult_V_2025 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1936, i32 10, i32 19"   --->   Operation 4567 'partselect' 'mult_V_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln17_798 = sext i10 %mult_V_2025" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4568 'sext' 'sext_ln17_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4569 [1/1] (1.94ns)   --->   "%r_V_1937 = mul i25 %sext_ln70_503, i25 142"   --->   Operation 4569 'mul' 'r_V_1937' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4570 [1/1] (0.00ns)   --->   "%mult_V_2026 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1937, i32 10, i32 24"   --->   Operation 4570 'partselect' 'mult_V_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln818_1028 = sext i15 %mult_V_2026"   --->   Operation 4571 'sext' 'sext_ln818_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4572 [1/1] (1.94ns)   --->   "%r_V_1938 = mul i24 %sext_ln70_500, i24 16777145"   --->   Operation 4572 'mul' 'r_V_1938' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4573 [1/1] (0.00ns)   --->   "%mult_V_2027 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1938, i32 10, i32 23"   --->   Operation 4573 'partselect' 'mult_V_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln818_1029 = sext i14 %mult_V_2027"   --->   Operation 4574 'sext' 'sext_ln818_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4575 [1/1] (1.94ns)   --->   "%r_V_1939 = mul i24 %sext_ln70_500, i24 123"   --->   Operation 4575 'mul' 'r_V_1939' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4576 [1/1] (0.00ns)   --->   "%mult_V_2028 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1939, i32 10, i32 23"   --->   Operation 4576 'partselect' 'mult_V_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln17_799 = sext i14 %mult_V_2028" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4577 'sext' 'sext_ln17_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4578 [1/1] (1.94ns)   --->   "%r_V_1940 = mul i26 %sext_ln70_501, i26 67108588"   --->   Operation 4578 'mul' 'r_V_1940' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4579 [1/1] (0.00ns)   --->   "%mult_V_2029 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1940, i32 10, i32 25"   --->   Operation 4579 'partselect' 'mult_V_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4580 [1/1] (1.94ns)   --->   "%r_V_1941 = mul i24 %sext_ln70_500, i24 16777128"   --->   Operation 4580 'mul' 'r_V_1941' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4581 [1/1] (0.00ns)   --->   "%mult_V_2030 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1941, i32 10, i32 23"   --->   Operation 4581 'partselect' 'mult_V_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln818_1030 = sext i14 %mult_V_2030"   --->   Operation 4582 'sext' 'sext_ln818_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4583 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_155, i6 0"   --->   Operation 4583 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i22 %shl_ln1273_418"   --->   Operation 4584 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_504 = sub i23 0, i23 %sext_ln1273_585"   --->   Operation 4585 'sub' 'sub_ln1273_504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4586 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_155, i2 0"   --->   Operation 4586 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i18 %shl_ln1273_419"   --->   Operation 4587 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4588 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1942 = sub i23 %sub_ln1273_504, i23 %sext_ln1273_586"   --->   Operation 4588 'sub' 'r_V_1942' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4589 [1/1] (0.00ns)   --->   "%mult_V_2031 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1942, i32 10, i32 22"   --->   Operation 4589 'partselect' 'mult_V_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln818_1031 = sext i13 %mult_V_2031"   --->   Operation 4590 'sext' 'sext_ln818_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4591 [1/1] (1.94ns)   --->   "%r_V_1943 = mul i25 %sext_ln70_503, i25 33554247"   --->   Operation 4591 'mul' 'r_V_1943' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4592 [1/1] (0.00ns)   --->   "%mult_V_2032 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1943, i32 10, i32 24"   --->   Operation 4592 'partselect' 'mult_V_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln818_1032 = sext i15 %mult_V_2032"   --->   Operation 4593 'sext' 'sext_ln818_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln70_506 = sext i16 %p_read_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4594 'sext' 'sext_ln70_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln70_507 = sext i16 %p_read_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4595 'sext' 'sext_ln70_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln70_508 = sext i16 %p_read_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4596 'sext' 'sext_ln70_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln70_509 = sext i16 %p_read_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4597 'sext' 'sext_ln70_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln70_510 = sext i16 %p_read_154" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4598 'sext' 'sext_ln70_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4599 [1/1] (0.78ns)   --->   "%r_V_1944 = sub i17 0, i17 %sext_ln70_510"   --->   Operation 4599 'sub' 'r_V_1944' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4600 [1/1] (0.00ns)   --->   "%mult_V_2033 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1944, i32 10, i32 16"   --->   Operation 4600 'partselect' 'mult_V_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln17_800 = sext i7 %mult_V_2033" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4601 'sext' 'sext_ln17_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln17_801 = sext i7 %mult_V_2033" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4602 'sext' 'sext_ln17_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4603 [1/1] (1.94ns)   --->   "%r_V_1945 = mul i25 %sext_ln70_509, i25 33554262"   --->   Operation 4603 'mul' 'r_V_1945' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4604 [1/1] (0.00ns)   --->   "%mult_V_2034 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1945, i32 10, i32 24"   --->   Operation 4604 'partselect' 'mult_V_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln818_1033 = sext i15 %mult_V_2034"   --->   Operation 4605 'sext' 'sext_ln818_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4606 [1/1] (1.94ns)   --->   "%r_V_1946 = mul i23 %sext_ln70_508, i23 8388562"   --->   Operation 4606 'mul' 'r_V_1946' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4607 [1/1] (0.00ns)   --->   "%mult_V_2035 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1946, i32 10, i32 22"   --->   Operation 4607 'partselect' 'mult_V_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln17_802 = sext i13 %mult_V_2035" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4608 'sext' 'sext_ln17_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4609 [1/1] (1.94ns)   --->   "%r_V_1947 = mul i25 %sext_ln70_509, i25 149"   --->   Operation 4609 'mul' 'r_V_1947' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4610 [1/1] (0.00ns)   --->   "%mult_V_2036 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1947, i32 10, i32 24"   --->   Operation 4610 'partselect' 'mult_V_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln818_1034 = sext i15 %mult_V_2036"   --->   Operation 4611 'sext' 'sext_ln818_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4612 [1/1] (1.94ns)   --->   "%r_V_1948 = mul i24 %sext_ln70_507, i24 16777101"   --->   Operation 4612 'mul' 'r_V_1948' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%mult_V_2037 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1948, i32 10, i32 23"   --->   Operation 4613 'partselect' 'mult_V_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln818_1035 = sext i14 %mult_V_2037"   --->   Operation 4614 'sext' 'sext_ln818_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4615 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_154, i4 0"   --->   Operation 4615 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i20 %shl_ln1273_420"   --->   Operation 4616 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4617 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_154, i1 0"   --->   Operation 4617 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i17 %shl_ln1273_421"   --->   Operation 4618 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4619 [1/1] (0.80ns)   --->   "%r_V_1949 = sub i21 %sext_ln1273_588, i21 %sext_ln1273_587"   --->   Operation 4619 'sub' 'r_V_1949' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%mult_V_2038 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1949, i32 10, i32 20"   --->   Operation 4620 'partselect' 'mult_V_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln17_803 = sext i11 %mult_V_2038" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4621 'sext' 'sext_ln17_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4622 [1/1] (1.94ns)   --->   "%r_V_1950 = mul i23 %sext_ln70_508, i23 8388573"   --->   Operation 4622 'mul' 'r_V_1950' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4623 [1/1] (0.00ns)   --->   "%mult_V_2039 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1950, i32 10, i32 22"   --->   Operation 4623 'partselect' 'mult_V_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln17_804 = sext i13 %mult_V_2039" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4624 'sext' 'sext_ln17_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4625 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_154, i7 0"   --->   Operation 4625 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i23 %shl_ln1273_422"   --->   Operation 4626 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4627 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_154, i3 0"   --->   Operation 4627 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i19 %shl_ln1273_423"   --->   Operation 4628 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4629 [1/1] (0.82ns)   --->   "%r_V_1951 = add i24 %sext_ln1273_589, i24 %sext_ln1273_590"   --->   Operation 4629 'add' 'r_V_1951' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.00ns)   --->   "%mult_V_2040 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1951, i32 10, i32 23"   --->   Operation 4630 'partselect' 'mult_V_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln818_1036 = sext i14 %mult_V_2040"   --->   Operation 4631 'sext' 'sext_ln818_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4632 [1/1] (1.94ns)   --->   "%r_V_1952 = mul i25 %sext_ln70_509, i25 33554284"   --->   Operation 4632 'mul' 'r_V_1952' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4633 [1/1] (0.00ns)   --->   "%mult_V_2041 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1952, i32 10, i32 24"   --->   Operation 4633 'partselect' 'mult_V_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln818_1037 = sext i15 %mult_V_2041"   --->   Operation 4634 'sext' 'sext_ln818_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4635 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_154, i8 0"   --->   Operation 4635 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i24 %shl_ln1273_424"   --->   Operation 4636 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4637 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_154, i6 0"   --->   Operation 4637 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4638 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i22 %shl_ln1273_425"   --->   Operation 4638 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4639 [1/1] (0.83ns)   --->   "%r_V_1953 = sub i25 %sext_ln1273_591, i25 %sext_ln1273_592"   --->   Operation 4639 'sub' 'r_V_1953' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4640 [1/1] (0.00ns)   --->   "%mult_V_2042 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1953, i32 10, i32 24"   --->   Operation 4640 'partselect' 'mult_V_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4641 [1/1] (0.00ns)   --->   "%sext_ln818_1038 = sext i15 %mult_V_2042"   --->   Operation 4641 'sext' 'sext_ln818_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4642 [1/1] (1.94ns)   --->   "%r_V_1954 = mul i22 %sext_ln70_506, i22 26"   --->   Operation 4642 'mul' 'r_V_1954' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4643 [1/1] (0.00ns)   --->   "%mult_V_2043 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1954, i32 10, i32 21"   --->   Operation 4643 'partselect' 'mult_V_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4644 [1/1] (0.00ns)   --->   "%sext_ln818_1039 = sext i12 %mult_V_2043"   --->   Operation 4644 'sext' 'sext_ln818_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4645 [1/1] (1.94ns)   --->   "%r_V_1955 = mul i24 %sext_ln70_507, i24 113"   --->   Operation 4645 'mul' 'r_V_1955' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4646 [1/1] (0.00ns)   --->   "%mult_V_2044 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1955, i32 10, i32 23"   --->   Operation 4646 'partselect' 'mult_V_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln818_1040 = sext i14 %mult_V_2044"   --->   Operation 4647 'sext' 'sext_ln818_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4648 [1/1] (1.94ns)   --->   "%r_V_1956 = mul i24 %sext_ln70_507, i24 86"   --->   Operation 4648 'mul' 'r_V_1956' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4649 [1/1] (0.00ns)   --->   "%mult_V_2045 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1956, i32 10, i32 23"   --->   Operation 4649 'partselect' 'mult_V_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln17_805 = sext i14 %mult_V_2045" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4650 'sext' 'sext_ln17_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4651 [1/1] (1.94ns)   --->   "%r_V_1957 = mul i25 %sext_ln70_509, i25 164"   --->   Operation 4651 'mul' 'r_V_1957' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4652 [1/1] (0.00ns)   --->   "%mult_V_2046 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1957, i32 10, i32 24"   --->   Operation 4652 'partselect' 'mult_V_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln818_1041 = sext i15 %mult_V_2046"   --->   Operation 4653 'sext' 'sext_ln818_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4654 [1/1] (1.94ns)   --->   "%r_V_1958 = mul i25 %sext_ln70_509, i25 33554293"   --->   Operation 4654 'mul' 'r_V_1958' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4655 [1/1] (0.00ns)   --->   "%mult_V_2047 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1958, i32 10, i32 24"   --->   Operation 4655 'partselect' 'mult_V_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln818_1042 = sext i15 %mult_V_2047"   --->   Operation 4656 'sext' 'sext_ln818_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4657 [1/1] (1.94ns)   --->   "%r_V_1959 = mul i24 %sext_ln70_507, i24 71"   --->   Operation 4657 'mul' 'r_V_1959' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4658 [1/1] (0.00ns)   --->   "%mult_V_2048 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1959, i32 10, i32 23"   --->   Operation 4658 'partselect' 'mult_V_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln17_806 = sext i14 %mult_V_2048" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4659 'sext' 'sext_ln17_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4660 [1/1] (1.94ns)   --->   "%r_V_1960 = mul i23 %sext_ln70_508, i23 8388556"   --->   Operation 4660 'mul' 'r_V_1960' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4661 [1/1] (0.00ns)   --->   "%mult_V_2049 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1960, i32 10, i32 22"   --->   Operation 4661 'partselect' 'mult_V_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln17_807 = sext i13 %mult_V_2049" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4662 'sext' 'sext_ln17_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4663 [1/1] (0.00ns)   --->   "%mult_V_2050 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_154, i32 5, i32 15"   --->   Operation 4663 'partselect' 'mult_V_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4664 [1/1] (0.00ns)   --->   "%sext_ln17_808 = sext i11 %mult_V_2050" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4664 'sext' 'sext_ln17_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4665 [1/1] (1.94ns)   --->   "%r_V_1961 = mul i24 %sext_ln70_507, i24 79"   --->   Operation 4665 'mul' 'r_V_1961' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4666 [1/1] (0.00ns)   --->   "%mult_V_2051 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1961, i32 10, i32 23"   --->   Operation 4666 'partselect' 'mult_V_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln17_809 = sext i14 %mult_V_2051" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4667 'sext' 'sext_ln17_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (1.94ns)   --->   "%r_V_1962 = mul i22 %sext_ln70_506, i22 29"   --->   Operation 4668 'mul' 'r_V_1962' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4669 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1962, i32 10, i32 21"   --->   Operation 4669 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln818_1043 = sext i12 %mult_V_2052"   --->   Operation 4670 'sext' 'sext_ln818_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4671 [1/1] (1.94ns)   --->   "%r_V_1963 = mul i25 %sext_ln70_509, i25 158"   --->   Operation 4671 'mul' 'r_V_1963' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4672 [1/1] (0.00ns)   --->   "%mult_V_2053 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1963, i32 10, i32 24"   --->   Operation 4672 'partselect' 'mult_V_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln818_1044 = sext i15 %mult_V_2053"   --->   Operation 4673 'sext' 'sext_ln818_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4674 [1/1] (1.94ns)   --->   "%r_V_1964 = mul i25 %sext_ln70_509, i25 140"   --->   Operation 4674 'mul' 'r_V_1964' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4675 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1964, i32 10, i32 24"   --->   Operation 4675 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln818_1045 = sext i15 %mult_V_2054"   --->   Operation 4676 'sext' 'sext_ln818_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4677 [1/1] (1.94ns)   --->   "%r_V_1965 = mul i25 %sext_ln70_509, i25 33554291"   --->   Operation 4677 'mul' 'r_V_1965' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4678 [1/1] (0.00ns)   --->   "%mult_V_2055 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1965, i32 10, i32 24"   --->   Operation 4678 'partselect' 'mult_V_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln818_1046 = sext i15 %mult_V_2055"   --->   Operation 4679 'sext' 'sext_ln818_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4680 [1/1] (0.00ns)   --->   "%mult_V_2056 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_154, i32 10, i32 15"   --->   Operation 4680 'partselect' 'mult_V_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4681 [1/1] (0.00ns)   --->   "%sext_ln17_49 = sext i6 %mult_V_2056" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4681 'sext' 'sext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln70_511 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4682 'sext' 'sext_ln70_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln70_512 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4683 'sext' 'sext_ln70_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln70_513 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4684 'sext' 'sext_ln70_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4685 [1/1] (0.00ns)   --->   "%sext_ln70_514 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4685 'sext' 'sext_ln70_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln70_515 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4686 'sext' 'sext_ln70_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln70_516 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4687 'sext' 'sext_ln70_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln70_517 = sext i16 %p_read_153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4688 'sext' 'sext_ln70_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4689 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_153, i7 0"   --->   Operation 4689 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i23 %shl_ln1273_426"   --->   Operation 4690 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4691 [1/1] (0.82ns)   --->   "%r_V_1966 = sub i24 %sext_ln1273_593, i24 %sext_ln70_516"   --->   Operation 4691 'sub' 'r_V_1966' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4692 [1/1] (0.00ns)   --->   "%mult_V_2057 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1966, i32 10, i32 23"   --->   Operation 4692 'partselect' 'mult_V_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln818_1047 = sext i14 %mult_V_2057"   --->   Operation 4693 'sext' 'sext_ln818_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4694 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_153, i5 0"   --->   Operation 4694 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i21 %shl_ln1273_427"   --->   Operation 4695 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4696 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_153, i3 0"   --->   Operation 4696 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i19 %shl_ln1273_428"   --->   Operation 4697 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i19 %shl_ln1273_428"   --->   Operation 4698 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4699 [1/1] (0.81ns)   --->   "%r_V_1967 = sub i22 %sext_ln1273_594, i22 %sext_ln1273_596"   --->   Operation 4699 'sub' 'r_V_1967' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4700 [1/1] (0.00ns)   --->   "%mult_V_2058 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1967, i32 10, i32 21"   --->   Operation 4700 'partselect' 'mult_V_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln818_1048 = sext i12 %mult_V_2058"   --->   Operation 4701 'sext' 'sext_ln818_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4702 [1/1] (1.94ns)   --->   "%r_V_1968 = mul i24 %sext_ln70_516, i24 85"   --->   Operation 4702 'mul' 'r_V_1968' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4703 [1/1] (0.00ns)   --->   "%mult_V_2059 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1968, i32 10, i32 23"   --->   Operation 4703 'partselect' 'mult_V_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln17_810 = sext i14 %mult_V_2059" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4704 'sext' 'sext_ln17_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4705 [1/1] (0.78ns)   --->   "%r_V_1969 = sub i17 0, i17 %sext_ln70_513"   --->   Operation 4705 'sub' 'r_V_1969' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4706 [1/1] (0.00ns)   --->   "%mult_V_2060 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1969, i32 10, i32 16"   --->   Operation 4706 'partselect' 'mult_V_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln17_811 = sext i7 %mult_V_2060" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4707 'sext' 'sext_ln17_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4708 [1/1] (1.94ns)   --->   "%r_V_1970 = mul i25 %sext_ln70_512, i25 204"   --->   Operation 4708 'mul' 'r_V_1970' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4709 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1970, i32 10, i32 24"   --->   Operation 4709 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln818_1049 = sext i15 %mult_V_2061"   --->   Operation 4710 'sext' 'sext_ln818_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4711 [1/1] (1.94ns)   --->   "%r_V_1971 = mul i25 %sext_ln70_512, i25 33554284"   --->   Operation 4711 'mul' 'r_V_1971' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4712 [1/1] (0.00ns)   --->   "%mult_V_2062 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1971, i32 10, i32 24"   --->   Operation 4712 'partselect' 'mult_V_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln818_1050 = sext i15 %mult_V_2062"   --->   Operation 4713 'sext' 'sext_ln818_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4714 [1/1] (1.94ns)   --->   "%r_V_1972 = mul i23 %sext_ln70_517, i23 8388570"   --->   Operation 4714 'mul' 'r_V_1972' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4715 [1/1] (0.00ns)   --->   "%mult_V_2063 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1972, i32 10, i32 22"   --->   Operation 4715 'partselect' 'mult_V_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln17_812 = sext i13 %mult_V_2063" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4716 'sext' 'sext_ln17_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (1.94ns)   --->   "%r_V_1973 = mul i24 %sext_ln70_516, i24 16777093"   --->   Operation 4717 'mul' 'r_V_1973' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4718 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1973, i32 10, i32 23"   --->   Operation 4718 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln17_813 = sext i14 %mult_V_2064" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4719 'sext' 'sext_ln17_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4720 [1/1] (1.94ns)   --->   "%r_V_1974 = mul i25 %sext_ln70_512, i25 180"   --->   Operation 4720 'mul' 'r_V_1974' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4721 [1/1] (0.00ns)   --->   "%mult_V_2065 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1974, i32 10, i32 24"   --->   Operation 4721 'partselect' 'mult_V_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln818_1051 = sext i15 %mult_V_2065"   --->   Operation 4722 'sext' 'sext_ln818_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4723 [1/1] (1.94ns)   --->   "%r_V_1975 = mul i22 %sext_ln70_511, i22 4194285"   --->   Operation 4723 'mul' 'r_V_1975' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4724 [1/1] (0.00ns)   --->   "%mult_V_2066 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1975, i32 10, i32 21"   --->   Operation 4724 'partselect' 'mult_V_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln818_1052 = sext i12 %mult_V_2066"   --->   Operation 4725 'sext' 'sext_ln818_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4726 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_153, i2 0"   --->   Operation 4726 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i18 %shl_ln1273_429"   --->   Operation 4727 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i18 %shl_ln1273_429"   --->   Operation 4728 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4729 [1/1] (0.79ns)   --->   "%r_V_1976 = sub i19 %sext_ln1273_598, i19 %sext_ln70_514"   --->   Operation 4729 'sub' 'r_V_1976' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4730 [1/1] (0.00ns)   --->   "%mult_V_2067 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1976, i32 10, i32 18"   --->   Operation 4730 'partselect' 'mult_V_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4731 [1/1] (0.00ns)   --->   "%sext_ln818_1053 = sext i9 %mult_V_2067"   --->   Operation 4731 'sext' 'sext_ln818_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4732 [1/1] (1.94ns)   --->   "%r_V_1977 = mul i25 %sext_ln70_512, i25 223"   --->   Operation 4732 'mul' 'r_V_1977' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4733 [1/1] (0.00ns)   --->   "%mult_V_2068 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1977, i32 10, i32 24"   --->   Operation 4733 'partselect' 'mult_V_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln818_1054 = sext i15 %mult_V_2068"   --->   Operation 4734 'sext' 'sext_ln818_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4735 [1/1] (1.94ns)   --->   "%r_V_1978 = mul i25 %sext_ln70_512, i25 33554239"   --->   Operation 4735 'mul' 'r_V_1978' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4736 [1/1] (0.00ns)   --->   "%mult_V_2069 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1978, i32 10, i32 24"   --->   Operation 4736 'partselect' 'mult_V_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln818_1055 = sext i15 %mult_V_2069"   --->   Operation 4737 'sext' 'sext_ln818_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4738 [1/1] (1.94ns)   --->   "%r_V_1979 = mul i24 %sext_ln70_516, i24 91"   --->   Operation 4738 'mul' 'r_V_1979' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%mult_V_2070 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1979, i32 10, i32 23"   --->   Operation 4739 'partselect' 'mult_V_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln17_814 = sext i14 %mult_V_2070" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4740 'sext' 'sext_ln17_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4741 [1/1] (1.94ns)   --->   "%r_V_1980 = mul i25 %sext_ln70_512, i25 140"   --->   Operation 4741 'mul' 'r_V_1980' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4742 [1/1] (0.00ns)   --->   "%mult_V_2071 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1980, i32 10, i32 24"   --->   Operation 4742 'partselect' 'mult_V_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln818_1056 = sext i15 %mult_V_2071"   --->   Operation 4743 'sext' 'sext_ln818_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4744 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_153, i1 0"   --->   Operation 4744 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i17 %shl_ln1273_430"   --->   Operation 4745 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4746 [1/1] (0.80ns)   --->   "%r_V_1981 = sub i20 %sext_ln1273_595, i20 %sext_ln1273_599"   --->   Operation 4746 'sub' 'r_V_1981' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4747 [1/1] (0.00ns)   --->   "%mult_V_2072 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1981, i32 10, i32 19"   --->   Operation 4747 'partselect' 'mult_V_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln818_1057 = sext i10 %mult_V_2072"   --->   Operation 4748 'sext' 'sext_ln818_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4749 [1/1] (1.94ns)   --->   "%r_V_1982 = mul i23 %sext_ln70_517, i23 52"   --->   Operation 4749 'mul' 'r_V_1982' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4750 [1/1] (0.00ns)   --->   "%mult_V_2073 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1982, i32 10, i32 22"   --->   Operation 4750 'partselect' 'mult_V_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln17_815 = sext i13 %mult_V_2073" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4751 'sext' 'sext_ln17_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4752 [1/1] (1.94ns)   --->   "%r_V_1983 = mul i24 %sext_ln70_516, i24 125"   --->   Operation 4752 'mul' 'r_V_1983' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4753 [1/1] (0.00ns)   --->   "%mult_V_2074 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1983, i32 10, i32 23"   --->   Operation 4753 'partselect' 'mult_V_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln17_816 = sext i14 %mult_V_2074" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4754 'sext' 'sext_ln17_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4755 [1/1] (1.94ns)   --->   "%r_V_1984 = mul i25 %sext_ln70_512, i25 237"   --->   Operation 4755 'mul' 'r_V_1984' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4756 [1/1] (0.00ns)   --->   "%mult_V_2075 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1984, i32 10, i32 24"   --->   Operation 4756 'partselect' 'mult_V_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln818_1058 = sext i15 %mult_V_2075"   --->   Operation 4757 'sext' 'sext_ln818_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4758 [1/1] (0.00ns)   --->   "%mult_V_2076 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_153, i32 10, i32 15"   --->   Operation 4758 'partselect' 'mult_V_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln17_50 = sext i6 %mult_V_2076" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4759 'sext' 'sext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4760 [1/1] (1.94ns)   --->   "%r_V_1985 = mul i21 %sext_ln70_515, i21 11"   --->   Operation 4760 'mul' 'r_V_1985' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4761 [1/1] (0.00ns)   --->   "%mult_V_2077 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1985, i32 10, i32 20"   --->   Operation 4761 'partselect' 'mult_V_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln17_817 = sext i11 %mult_V_2077" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4762 'sext' 'sext_ln17_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.00ns)   --->   "%mult_V_2078 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_153, i32 9, i32 15"   --->   Operation 4763 'partselect' 'mult_V_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln17_51 = sext i7 %mult_V_2078" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4764 'sext' 'sext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (1.94ns)   --->   "%r_V_1986 = mul i25 %sext_ln70_512, i25 193"   --->   Operation 4765 'mul' 'r_V_1986' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4766 [1/1] (0.00ns)   --->   "%mult_V_2079 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1986, i32 10, i32 24"   --->   Operation 4766 'partselect' 'mult_V_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln818_1059 = sext i15 %mult_V_2079"   --->   Operation 4767 'sext' 'sext_ln818_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4768 [1/1] (0.82ns)   --->   "%r_V_1987 = sub i24 %sext_ln70_516, i24 %sext_ln1273_593"   --->   Operation 4768 'sub' 'r_V_1987' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4769 [1/1] (0.00ns)   --->   "%mult_V_2080 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1987, i32 10, i32 23"   --->   Operation 4769 'partselect' 'mult_V_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln17_818 = sext i14 %mult_V_2080" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4770 'sext' 'sext_ln17_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4771 [1/1] (0.82ns)   --->   "%r_V_1988 = sub i24 %sext_ln1273_593, i24 %sext_ln1273_597"   --->   Operation 4771 'sub' 'r_V_1988' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4772 [1/1] (0.00ns)   --->   "%mult_V_2081 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1988, i32 10, i32 23"   --->   Operation 4772 'partselect' 'mult_V_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln818_1060 = sext i14 %mult_V_2081"   --->   Operation 4773 'sext' 'sext_ln818_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4774 [1/1] (1.94ns)   --->   "%r_V_1989 = mul i25 %sext_ln70_512, i25 250"   --->   Operation 4774 'mul' 'r_V_1989' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4775 [1/1] (0.00ns)   --->   "%mult_V_2082 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1989, i32 10, i32 24"   --->   Operation 4775 'partselect' 'mult_V_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4776 [1/1] (0.00ns)   --->   "%sext_ln818_1061 = sext i15 %mult_V_2082"   --->   Operation 4776 'sext' 'sext_ln818_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4777 [1/1] (1.94ns)   --->   "%r_V_1990 = mul i25 %sext_ln70_512, i25 164"   --->   Operation 4777 'mul' 'r_V_1990' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4778 [1/1] (0.00ns)   --->   "%mult_V_2083 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1990, i32 10, i32 24"   --->   Operation 4778 'partselect' 'mult_V_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln818_1062 = sext i15 %mult_V_2083"   --->   Operation 4779 'sext' 'sext_ln818_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4780 [1/1] (1.94ns)   --->   "%r_V_1991 = mul i25 %sext_ln70_512, i25 33554223"   --->   Operation 4780 'mul' 'r_V_1991' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4781 [1/1] (0.00ns)   --->   "%mult_V_2084 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1991, i32 10, i32 24"   --->   Operation 4781 'partselect' 'mult_V_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln818_1063 = sext i15 %mult_V_2084"   --->   Operation 4782 'sext' 'sext_ln818_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln70_518 = sext i16 %p_read_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4783 'sext' 'sext_ln70_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln70_519 = sext i16 %p_read_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4784 'sext' 'sext_ln70_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i16 %p_read_152"   --->   Operation 4785 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln70_520 = sext i16 %p_read_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4786 'sext' 'sext_ln70_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln70_521 = sext i16 %p_read_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4787 'sext' 'sext_ln70_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4788 [1/1] (0.00ns)   --->   "%sext_ln70_522 = sext i16 %p_read_152" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4788 'sext' 'sext_ln70_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4789 [1/1] (1.94ns)   --->   "%r_V_1992 = mul i25 %sext_ln70_522, i25 157"   --->   Operation 4789 'mul' 'r_V_1992' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4790 [1/1] (0.00ns)   --->   "%mult_V_2085 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1992, i32 10, i32 24"   --->   Operation 4790 'partselect' 'mult_V_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln818_1064 = sext i15 %mult_V_2085"   --->   Operation 4791 'sext' 'sext_ln818_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4792 [1/1] (1.94ns)   --->   "%r_V_1993 = mul i26 %sext_ln1270_3, i26 67108431"   --->   Operation 4792 'mul' 'r_V_1993' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4793 [1/1] (0.00ns)   --->   "%mult_V_2086 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1993, i32 10, i32 25"   --->   Operation 4793 'partselect' 'mult_V_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4794 [1/1] (1.94ns)   --->   "%r_V_1994 = mul i23 %sext_ln70_521, i23 58"   --->   Operation 4794 'mul' 'r_V_1994' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4795 [1/1] (0.00ns)   --->   "%mult_V_2087 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1994, i32 10, i32 22"   --->   Operation 4795 'partselect' 'mult_V_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln17_819 = sext i13 %mult_V_2087" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4796 'sext' 'sext_ln17_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4797 [1/1] (1.94ns)   --->   "%r_V_1995 = mul i25 %sext_ln70_522, i25 33554248"   --->   Operation 4797 'mul' 'r_V_1995' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4798 [1/1] (0.00ns)   --->   "%mult_V_2088 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1995, i32 10, i32 24"   --->   Operation 4798 'partselect' 'mult_V_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln818_1065 = sext i15 %mult_V_2088"   --->   Operation 4799 'sext' 'sext_ln818_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4800 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_152, i4 0"   --->   Operation 4800 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i20 %shl_ln1273_431"   --->   Operation 4801 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4802 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_152, i1 0"   --->   Operation 4802 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i17 %shl_ln1273_432"   --->   Operation 4803 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i17 %shl_ln1273_432"   --->   Operation 4804 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4805 [1/1] (0.80ns)   --->   "%r_V_1996 = sub i21 %sext_ln1273_602, i21 %sext_ln1273_600"   --->   Operation 4805 'sub' 'r_V_1996' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4806 [1/1] (0.00ns)   --->   "%mult_V_2089 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1996, i32 10, i32 20"   --->   Operation 4806 'partselect' 'mult_V_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln818_1066 = sext i11 %mult_V_2089"   --->   Operation 4807 'sext' 'sext_ln818_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4808 [1/1] (1.94ns)   --->   "%mul_ln1270_45 = mul i26 %sext_ln1270_3, i26 67108219"   --->   Operation 4808 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4809 [1/1] (0.00ns)   --->   "%mult_V_2090 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_45, i32 10, i32 25"   --->   Operation 4809 'partselect' 'mult_V_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4810 [1/1] (1.94ns)   --->   "%r_V_1997 = mul i25 %sext_ln70_522, i25 33554291"   --->   Operation 4810 'mul' 'r_V_1997' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4811 [1/1] (0.00ns)   --->   "%mult_V_2091 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1997, i32 10, i32 24"   --->   Operation 4811 'partselect' 'mult_V_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln818_1067 = sext i15 %mult_V_2091"   --->   Operation 4812 'sext' 'sext_ln818_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4813 [1/1] (1.94ns)   --->   "%r_V_1998 = mul i25 %sext_ln70_522, i25 251"   --->   Operation 4813 'mul' 'r_V_1998' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4814 [1/1] (0.00ns)   --->   "%mult_V_2092 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1998, i32 10, i32 24"   --->   Operation 4814 'partselect' 'mult_V_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln818_1068 = sext i15 %mult_V_2092"   --->   Operation 4815 'sext' 'sext_ln818_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4816 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_152, i3 0"   --->   Operation 4816 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i19 %shl_ln1273_433"   --->   Operation 4817 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i19 %shl_ln1273_433"   --->   Operation 4818 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4819 [1/1] (0.80ns)   --->   "%r_V_1999 = sub i20 %sext_ln1273_601, i20 %sext_ln1273_604"   --->   Operation 4819 'sub' 'r_V_1999' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4820 [1/1] (0.00ns)   --->   "%mult_V_2093 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1999, i32 10, i32 19"   --->   Operation 4820 'partselect' 'mult_V_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln818_1069 = sext i10 %mult_V_2093"   --->   Operation 4821 'sext' 'sext_ln818_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4822 [1/1] (1.94ns)   --->   "%r_V_2000 = mul i25 %sext_ln70_522, i25 218"   --->   Operation 4822 'mul' 'r_V_2000' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4823 [1/1] (0.00ns)   --->   "%mult_V_2094 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2000, i32 10, i32 24"   --->   Operation 4823 'partselect' 'mult_V_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln818_1070 = sext i15 %mult_V_2094"   --->   Operation 4824 'sext' 'sext_ln818_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4825 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_152, i6 0"   --->   Operation 4825 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i22 %tmp_11"   --->   Operation 4826 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4827 [1/1] (0.82ns)   --->   "%r_V_2001 = sub i23 %sext_ln70_521, i23 %sext_ln1273_605"   --->   Operation 4827 'sub' 'r_V_2001' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4828 [1/1] (0.00ns)   --->   "%mult_V_2095 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2001, i32 10, i32 22"   --->   Operation 4828 'partselect' 'mult_V_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln17_820 = sext i13 %mult_V_2095" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4829 'sext' 'sext_ln17_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4830 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_152, i2 0"   --->   Operation 4830 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i18 %shl_ln1273_434"   --->   Operation 4831 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4832 [1/1] (0.80ns)   --->   "%r_V_2002 = sub i21 %sext_ln1273_600, i21 %sext_ln1273_606"   --->   Operation 4832 'sub' 'r_V_2002' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4833 [1/1] (0.00ns)   --->   "%mult_V_2096 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2002, i32 10, i32 20"   --->   Operation 4833 'partselect' 'mult_V_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln818_1071 = sext i11 %mult_V_2096"   --->   Operation 4834 'sext' 'sext_ln818_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_518 = sub i20 0, i20 %sext_ln1273_604"   --->   Operation 4835 'sub' 'sub_ln1273_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4836 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2003 = sub i20 %sub_ln1273_518, i20 %sext_ln70_520"   --->   Operation 4836 'sub' 'r_V_2003' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4837 [1/1] (0.00ns)   --->   "%mult_V_2097 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2003, i32 10, i32 19"   --->   Operation 4837 'partselect' 'mult_V_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln818_1072 = sext i10 %mult_V_2097"   --->   Operation 4838 'sext' 'sext_ln818_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4839 [1/1] (1.94ns)   --->   "%r_V_2004 = mul i24 %sext_ln70_519, i24 16777119"   --->   Operation 4839 'mul' 'r_V_2004' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4840 [1/1] (0.00ns)   --->   "%mult_V_2098 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2004, i32 10, i32 23"   --->   Operation 4840 'partselect' 'mult_V_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln17_821 = sext i14 %mult_V_2098" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4841 'sext' 'sext_ln17_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4842 [1/1] (1.94ns)   --->   "%r_V_2005 = mul i26 %sext_ln1270_3, i26 301"   --->   Operation 4842 'mul' 'r_V_2005' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4843 [1/1] (0.00ns)   --->   "%mult_V_2099 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2005, i32 10, i32 25"   --->   Operation 4843 'partselect' 'mult_V_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4844 [1/1] (1.94ns)   --->   "%r_V_2006 = mul i25 %sext_ln70_522, i25 180"   --->   Operation 4844 'mul' 'r_V_2006' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4845 [1/1] (0.00ns)   --->   "%mult_V_2100 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2006, i32 10, i32 24"   --->   Operation 4845 'partselect' 'mult_V_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln818_1073 = sext i15 %mult_V_2100"   --->   Operation 4846 'sext' 'sext_ln818_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4847 [1/1] (1.94ns)   --->   "%r_V_2007 = mul i24 %sext_ln70_519, i24 115"   --->   Operation 4847 'mul' 'r_V_2007' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4848 [1/1] (0.00ns)   --->   "%mult_V_2101 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2007, i32 10, i32 23"   --->   Operation 4848 'partselect' 'mult_V_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln17_822 = sext i14 %mult_V_2101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4849 'sext' 'sext_ln17_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4850 [1/1] (1.94ns)   --->   "%r_V_2008 = mul i25 %sext_ln70_522, i25 190"   --->   Operation 4850 'mul' 'r_V_2008' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4851 [1/1] (0.00ns)   --->   "%mult_V_2102 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2008, i32 10, i32 24"   --->   Operation 4851 'partselect' 'mult_V_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln818_1074 = sext i15 %mult_V_2102"   --->   Operation 4852 'sext' 'sext_ln818_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4853 [1/1] (1.94ns)   --->   "%r_V_2009 = mul i23 %sext_ln70_521, i23 50"   --->   Operation 4853 'mul' 'r_V_2009' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4854 [1/1] (0.00ns)   --->   "%mult_V_2103 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2009, i32 10, i32 22"   --->   Operation 4854 'partselect' 'mult_V_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln17_823 = sext i13 %mult_V_2103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4855 'sext' 'sext_ln17_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4856 [1/1] (1.94ns)   --->   "%r_V_2010 = mul i25 %sext_ln70_522, i25 189"   --->   Operation 4856 'mul' 'r_V_2010' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4857 [1/1] (0.00ns)   --->   "%mult_V_2104 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2010, i32 10, i32 24"   --->   Operation 4857 'partselect' 'mult_V_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln818_1075 = sext i15 %mult_V_2104"   --->   Operation 4858 'sext' 'sext_ln818_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4859 [1/1] (1.94ns)   --->   "%r_V_2011 = mul i24 %sext_ln70_519, i24 16777112"   --->   Operation 4859 'mul' 'r_V_2011' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4860 [1/1] (0.00ns)   --->   "%mult_V_2105 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2011, i32 10, i32 23"   --->   Operation 4860 'partselect' 'mult_V_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4861 [1/1] (0.00ns)   --->   "%sext_ln17_824 = sext i14 %mult_V_2105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4861 'sext' 'sext_ln17_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4862 [1/1] (0.00ns)   --->   "%mult_V_2106 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_152, i32 10, i32 15"   --->   Operation 4862 'partselect' 'mult_V_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln17_52 = sext i6 %mult_V_2106" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4863 'sext' 'sext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4864 [1/1] (1.94ns)   --->   "%r_V_2012 = mul i24 %sext_ln70_519, i24 16777122"   --->   Operation 4864 'mul' 'r_V_2012' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4865 [1/1] (0.00ns)   --->   "%mult_V_2107 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2012, i32 10, i32 23"   --->   Operation 4865 'partselect' 'mult_V_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln818_1076 = sext i14 %mult_V_2107"   --->   Operation 4866 'sext' 'sext_ln818_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_520 = sub i23 0, i23 %sext_ln1273_605"   --->   Operation 4867 'sub' 'sub_ln1273_520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4868 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2013 = sub i23 %sub_ln1273_520, i23 %sext_ln1273_603"   --->   Operation 4868 'sub' 'r_V_2013' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4869 [1/1] (0.00ns)   --->   "%mult_V_2108 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2013, i32 10, i32 22"   --->   Operation 4869 'partselect' 'mult_V_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln17_825 = sext i13 %mult_V_2108" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4870 'sext' 'sext_ln17_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4871 [1/1] (1.94ns)   --->   "%r_V_2014 = mul i22 %sext_ln70_518, i22 4194283"   --->   Operation 4871 'mul' 'r_V_2014' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4872 [1/1] (0.00ns)   --->   "%mult_V_2109 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2014, i32 10, i32 21"   --->   Operation 4872 'partselect' 'mult_V_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln818_1077 = sext i12 %mult_V_2109"   --->   Operation 4873 'sext' 'sext_ln818_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4874 [1/1] (1.94ns)   --->   "%r_V_2015 = mul i22 %sext_ln70_518, i22 4194279"   --->   Operation 4874 'mul' 'r_V_2015' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4875 [1/1] (0.00ns)   --->   "%mult_V_2110 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2015, i32 10, i32 21"   --->   Operation 4875 'partselect' 'mult_V_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln818_1078 = sext i12 %mult_V_2110"   --->   Operation 4876 'sext' 'sext_ln818_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4877 [1/1] (1.94ns)   --->   "%r_V_2016 = mul i23 %sext_ln70_521, i23 8388556"   --->   Operation 4877 'mul' 'r_V_2016' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4878 [1/1] (0.00ns)   --->   "%mult_V_2111 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2016, i32 10, i32 22"   --->   Operation 4878 'partselect' 'mult_V_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln17_826 = sext i13 %mult_V_2111" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4879 'sext' 'sext_ln17_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4880 [1/1] (1.94ns)   --->   "%r_V_2017 = mul i25 %sext_ln70_522, i25 191"   --->   Operation 4880 'mul' 'r_V_2017' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4881 [1/1] (0.00ns)   --->   "%mult_V_2112 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2017, i32 10, i32 24"   --->   Operation 4881 'partselect' 'mult_V_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln818_1079 = sext i15 %mult_V_2112"   --->   Operation 4882 'sext' 'sext_ln818_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4883 [1/1] (1.94ns)   --->   "%r_V_2018 = mul i26 %sext_ln1270_3, i26 297"   --->   Operation 4883 'mul' 'r_V_2018' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4884 [1/1] (0.00ns)   --->   "%mult_V_2113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2018, i32 10, i32 25"   --->   Operation 4884 'partselect' 'mult_V_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4885 [1/1] (1.94ns)   --->   "%r_V_2019 = mul i26 %sext_ln1270_3, i26 67108497"   --->   Operation 4885 'mul' 'r_V_2019' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4886 [1/1] (0.00ns)   --->   "%mult_V_2114 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2019, i32 10, i32 25"   --->   Operation 4886 'partselect' 'mult_V_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln70_523 = sext i16 %p_read_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4887 'sext' 'sext_ln70_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln70_524 = sext i16 %p_read_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4888 'sext' 'sext_ln70_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln70_525 = sext i16 %p_read_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4889 'sext' 'sext_ln70_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4890 [1/1] (0.00ns)   --->   "%sext_ln70_526 = sext i16 %p_read_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4890 'sext' 'sext_ln70_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln70_527 = sext i16 %p_read_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4891 'sext' 'sext_ln70_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4892 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_151, i8 0"   --->   Operation 4892 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i24 %shl_ln1273_435"   --->   Operation 4893 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4894 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_151, i5 0"   --->   Operation 4894 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i21 %shl_ln1273_436"   --->   Operation 4895 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i21 %shl_ln1273_436"   --->   Operation 4896 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4897 [1/1] (0.83ns)   --->   "%r_V_2020 = sub i25 %sext_ln1273_607, i25 %sext_ln1273_609"   --->   Operation 4897 'sub' 'r_V_2020' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4898 [1/1] (0.00ns)   --->   "%mult_V_2115 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2020, i32 10, i32 24"   --->   Operation 4898 'partselect' 'mult_V_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4899 [1/1] (0.00ns)   --->   "%sext_ln818_1080 = sext i15 %mult_V_2115"   --->   Operation 4899 'sext' 'sext_ln818_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4900 [1/1] (1.94ns)   --->   "%r_V_2021 = mul i23 %sext_ln70_526, i23 39"   --->   Operation 4900 'mul' 'r_V_2021' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4901 [1/1] (0.00ns)   --->   "%mult_V_2116 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2021, i32 10, i32 22"   --->   Operation 4901 'partselect' 'mult_V_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln818_1081 = sext i13 %mult_V_2116"   --->   Operation 4902 'sext' 'sext_ln818_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4903 [1/1] (1.94ns)   --->   "%r_V_2022 = mul i24 %sext_ln70_527, i24 16777138"   --->   Operation 4903 'mul' 'r_V_2022' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4904 [1/1] (0.00ns)   --->   "%mult_V_2117 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2022, i32 10, i32 23"   --->   Operation 4904 'partselect' 'mult_V_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln17_827 = sext i14 %mult_V_2117" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4905 'sext' 'sext_ln17_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4906 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_151, i4 0"   --->   Operation 4906 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i20 %shl_ln1273_437"   --->   Operation 4907 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i20 %shl_ln1273_437"   --->   Operation 4908 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i20 %shl_ln1273_437"   --->   Operation 4909 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_523 = sub i21 0, i21 %sext_ln1273_612"   --->   Operation 4910 'sub' 'sub_ln1273_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4911 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_151, i1 0"   --->   Operation 4911 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i17 %shl_ln1273_438"   --->   Operation 4912 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i17 %shl_ln1273_438"   --->   Operation 4913 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4914 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i17 %shl_ln1273_438"   --->   Operation 4914 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4915 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i17 %shl_ln1273_438"   --->   Operation 4915 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4916 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2023 = sub i21 %sub_ln1273_523, i21 %sext_ln1273_616"   --->   Operation 4916 'sub' 'r_V_2023' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4917 [1/1] (0.00ns)   --->   "%mult_V_2118 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2023, i32 10, i32 20"   --->   Operation 4917 'partselect' 'mult_V_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln818_1082 = sext i11 %mult_V_2118"   --->   Operation 4918 'sext' 'sext_ln818_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_525 = sub i22 0, i22 %sext_ln1273_608"   --->   Operation 4919 'sub' 'sub_ln1273_525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4920 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_151, i3 0"   --->   Operation 4920 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i19 %shl_ln1273_439"   --->   Operation 4921 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i19 %shl_ln1273_439"   --->   Operation 4922 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i19 %shl_ln1273_439"   --->   Operation 4923 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4924 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2024 = sub i22 %sub_ln1273_525, i22 %sext_ln1273_619"   --->   Operation 4924 'sub' 'r_V_2024' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4925 [1/1] (0.00ns)   --->   "%mult_V_2119 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2024, i32 10, i32 21"   --->   Operation 4925 'partselect' 'mult_V_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4926 [1/1] (0.00ns)   --->   "%sext_ln17_828 = sext i12 %mult_V_2119" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4926 'sext' 'sext_ln17_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4927 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_151, i7 0"   --->   Operation 4927 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i23 %shl_ln1273_440"   --->   Operation 4928 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4929 [1/1] (0.82ns)   --->   "%r_V_2025 = sub i24 %sext_ln1273_620, i24 %sext_ln1273_611"   --->   Operation 4929 'sub' 'r_V_2025' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4930 [1/1] (0.00ns)   --->   "%mult_V_2120 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2025, i32 10, i32 23"   --->   Operation 4930 'partselect' 'mult_V_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4931 [1/1] (0.00ns)   --->   "%sext_ln818_1083 = sext i14 %mult_V_2120"   --->   Operation 4931 'sext' 'sext_ln818_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_528 = sub i20 0, i20 %sext_ln1273_618"   --->   Operation 4932 'sub' 'sub_ln1273_528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4933 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2026 = sub i20 %sub_ln1273_528, i20 %sext_ln1273_615"   --->   Operation 4933 'sub' 'r_V_2026' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4934 [1/1] (0.00ns)   --->   "%mult_V_2121 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2026, i32 10, i32 19"   --->   Operation 4934 'partselect' 'mult_V_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln818_1084 = sext i10 %mult_V_2121"   --->   Operation 4935 'sext' 'sext_ln818_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4936 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_151, i6 0"   --->   Operation 4936 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i22 %shl_ln1273_441"   --->   Operation 4937 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_530 = sub i23 0, i23 %sext_ln1273_621"   --->   Operation 4938 'sub' 'sub_ln1273_530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4939 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2027 = sub i23 %sub_ln1273_530, i23 %sext_ln1273_610"   --->   Operation 4939 'sub' 'r_V_2027' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4940 [1/1] (0.00ns)   --->   "%mult_V_2122 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2027, i32 10, i32 22"   --->   Operation 4940 'partselect' 'mult_V_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln818_1085 = sext i13 %mult_V_2122"   --->   Operation 4941 'sext' 'sext_ln818_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4942 [1/1] (0.79ns)   --->   "%r_V_2028 = sub i18 0, i18 %sext_ln1273_614"   --->   Operation 4942 'sub' 'r_V_2028' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4943 [1/1] (0.00ns)   --->   "%mult_V_2123 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2028, i32 10, i32 17"   --->   Operation 4943 'partselect' 'mult_V_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln818_1086 = sext i8 %mult_V_2123"   --->   Operation 4944 'sext' 'sext_ln818_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln17_829 = sext i8 %mult_V_2123" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4945 'sext' 'sext_ln17_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4946 [1/1] (1.94ns)   --->   "%r_V_2029 = mul i23 %sext_ln70_526, i23 8388559"   --->   Operation 4946 'mul' 'r_V_2029' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4947 [1/1] (0.00ns)   --->   "%mult_V_2124 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2029, i32 10, i32 22"   --->   Operation 4947 'partselect' 'mult_V_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln17_830 = sext i13 %mult_V_2124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4948 'sext' 'sext_ln17_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4949 [1/1] (1.94ns)   --->   "%r_V_2030 = mul i25 %sext_ln70_523, i25 207"   --->   Operation 4949 'mul' 'r_V_2030' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4950 [1/1] (0.00ns)   --->   "%mult_V_2125 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2030, i32 10, i32 24"   --->   Operation 4950 'partselect' 'mult_V_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln818_1087 = sext i15 %mult_V_2125"   --->   Operation 4951 'sext' 'sext_ln818_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4952 [1/1] (0.78ns)   --->   "%r_V_2031 = sub i17 0, i17 %sext_ln70_525"   --->   Operation 4952 'sub' 'r_V_2031' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4953 [1/1] (0.00ns)   --->   "%mult_V_2126 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2031, i32 10, i32 16"   --->   Operation 4953 'partselect' 'mult_V_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln17_831 = sext i7 %mult_V_2126" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4954 'sext' 'sext_ln17_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4955 [1/1] (1.94ns)   --->   "%r_V_2032 = mul i25 %sext_ln70_523, i25 143"   --->   Operation 4955 'mul' 'r_V_2032' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4956 [1/1] (0.00ns)   --->   "%mult_V_2127 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2032, i32 10, i32 24"   --->   Operation 4956 'partselect' 'mult_V_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln818_1088 = sext i15 %mult_V_2127"   --->   Operation 4957 'sext' 'sext_ln818_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4958 [1/1] (1.94ns)   --->   "%r_V_2033 = mul i23 %sext_ln70_526, i23 37"   --->   Operation 4958 'mul' 'r_V_2033' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4959 [1/1] (0.00ns)   --->   "%mult_V_2128 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2033, i32 10, i32 22"   --->   Operation 4959 'partselect' 'mult_V_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4960 [1/1] (0.00ns)   --->   "%sext_ln17_832 = sext i13 %mult_V_2128" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4960 'sext' 'sext_ln17_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4961 [1/1] (1.94ns)   --->   "%r_V_2034 = mul i24 %sext_ln70_527, i24 16777109"   --->   Operation 4961 'mul' 'r_V_2034' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4962 [1/1] (0.00ns)   --->   "%mult_V_2129 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2034, i32 10, i32 23"   --->   Operation 4962 'partselect' 'mult_V_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4963 [1/1] (0.00ns)   --->   "%sext_ln17_833 = sext i14 %mult_V_2129" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4963 'sext' 'sext_ln17_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4964 [1/1] (0.82ns)   --->   "%r_V_2035 = add i23 %sext_ln1273_621, i23 %sext_ln1273_613"   --->   Operation 4964 'add' 'r_V_2035' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4965 [1/1] (0.00ns)   --->   "%mult_V_2130 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2035, i32 10, i32 22"   --->   Operation 4965 'partselect' 'mult_V_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4966 [1/1] (0.00ns)   --->   "%sext_ln818_1089 = sext i13 %mult_V_2130"   --->   Operation 4966 'sext' 'sext_ln818_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4967 [1/1] (1.94ns)   --->   "%r_V_2036 = mul i23 %sext_ln70_526, i23 43"   --->   Operation 4967 'mul' 'r_V_2036' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4968 [1/1] (0.00ns)   --->   "%mult_V_2131 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2036, i32 10, i32 22"   --->   Operation 4968 'partselect' 'mult_V_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln17_834 = sext i13 %mult_V_2131" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4969 'sext' 'sext_ln17_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4970 [1/1] (1.94ns)   --->   "%r_V_2037 = mul i24 %sext_ln70_527, i24 74"   --->   Operation 4970 'mul' 'r_V_2037' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4971 [1/1] (0.00ns)   --->   "%mult_V_2132 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2037, i32 10, i32 23"   --->   Operation 4971 'partselect' 'mult_V_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln818_1090 = sext i14 %mult_V_2132"   --->   Operation 4972 'sext' 'sext_ln818_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4973 [1/1] (0.00ns)   --->   "%mult_V_2133 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_151, i32 10, i32 15"   --->   Operation 4973 'partselect' 'mult_V_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln17_53 = sext i6 %mult_V_2133" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4974 'sext' 'sext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4975 [1/1] (1.94ns)   --->   "%r_V_2038 = mul i25 %sext_ln70_523, i25 33554248"   --->   Operation 4975 'mul' 'r_V_2038' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4976 [1/1] (0.00ns)   --->   "%mult_V_2134 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2038, i32 10, i32 24"   --->   Operation 4976 'partselect' 'mult_V_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4977 [1/1] (0.00ns)   --->   "%sext_ln818_1091 = sext i15 %mult_V_2134"   --->   Operation 4977 'sext' 'sext_ln818_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4978 [1/1] (0.82ns)   --->   "%r_V_2039 = add i24 %sext_ln1273_620, i24 %sext_ln1273_617"   --->   Operation 4978 'add' 'r_V_2039' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4979 [1/1] (0.00ns)   --->   "%mult_V_2135 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2039, i32 10, i32 23"   --->   Operation 4979 'partselect' 'mult_V_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4980 [1/1] (0.00ns)   --->   "%sext_ln818_1092 = sext i14 %mult_V_2135"   --->   Operation 4980 'sext' 'sext_ln818_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4981 [1/1] (1.94ns)   --->   "%r_V_2040 = mul i22 %sext_ln70_524, i22 4194275"   --->   Operation 4981 'mul' 'r_V_2040' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4982 [1/1] (0.00ns)   --->   "%mult_V_2136 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2040, i32 10, i32 21"   --->   Operation 4982 'partselect' 'mult_V_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln17_835 = sext i12 %mult_V_2136" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4983 'sext' 'sext_ln17_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4984 [1/1] (1.94ns)   --->   "%r_V_2041 = mul i22 %sext_ln70_524, i22 4194283"   --->   Operation 4984 'mul' 'r_V_2041' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4985 [1/1] (0.00ns)   --->   "%mult_V_2137 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2041, i32 10, i32 21"   --->   Operation 4985 'partselect' 'mult_V_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln818_1093 = sext i12 %mult_V_2137"   --->   Operation 4986 'sext' 'sext_ln818_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4987 [1/1] (1.94ns)   --->   "%r_V_2042 = mul i23 %sext_ln70_526, i23 8388573"   --->   Operation 4987 'mul' 'r_V_2042' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4988 [1/1] (0.00ns)   --->   "%mult_V_2138 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2042, i32 10, i32 22"   --->   Operation 4988 'partselect' 'mult_V_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4989 [1/1] (0.00ns)   --->   "%sext_ln818_1094 = sext i13 %mult_V_2138"   --->   Operation 4989 'sext' 'sext_ln818_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4990 [1/1] (1.94ns)   --->   "%r_V_2043 = mul i22 %sext_ln70_524, i22 4194285"   --->   Operation 4990 'mul' 'r_V_2043' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4991 [1/1] (0.00ns)   --->   "%mult_V_2139 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2043, i32 10, i32 21"   --->   Operation 4991 'partselect' 'mult_V_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln17_836 = sext i12 %mult_V_2139" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 4992 'sext' 'sext_ln17_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4993 [1/1] (1.94ns)   --->   "%r_V_2044 = mul i25 %sext_ln70_523, i25 150"   --->   Operation 4993 'mul' 'r_V_2044' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4994 [1/1] (0.00ns)   --->   "%mult_V_2140 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2044, i32 10, i32 24"   --->   Operation 4994 'partselect' 'mult_V_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln818_1095 = sext i15 %mult_V_2140"   --->   Operation 4995 'sext' 'sext_ln818_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4996 [1/1] (1.94ns)   --->   "%r_V_2045 = mul i23 %sext_ln70_526, i23 54"   --->   Operation 4996 'mul' 'r_V_2045' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4997 [1/1] (0.00ns)   --->   "%mult_V_2141 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2045, i32 10, i32 22"   --->   Operation 4997 'partselect' 'mult_V_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln818_1096 = sext i13 %mult_V_2141"   --->   Operation 4998 'sext' 'sext_ln818_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln70_528 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4999 'sext' 'sext_ln70_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln70_529 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5000 'sext' 'sext_ln70_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln70_530 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5001 'sext' 'sext_ln70_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln70_531 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5002 'sext' 'sext_ln70_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln70_532 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5003 'sext' 'sext_ln70_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5004 [1/1] (0.00ns)   --->   "%sext_ln70_533 = sext i16 %p_read_150" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5004 'sext' 'sext_ln70_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5005 [1/1] (1.94ns)   --->   "%r_V_2046 = mul i24 %sext_ln70_533, i24 16777138"   --->   Operation 5005 'mul' 'r_V_2046' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5006 [1/1] (0.00ns)   --->   "%mult_V_2142 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2046, i32 10, i32 23"   --->   Operation 5006 'partselect' 'mult_V_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln17_837 = sext i14 %mult_V_2142" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5007 'sext' 'sext_ln17_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5008 [1/1] (0.78ns)   --->   "%r_V_2047 = sub i17 0, i17 %sext_ln70_532"   --->   Operation 5008 'sub' 'r_V_2047' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5009 [1/1] (0.00ns)   --->   "%mult_V_2143 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2047, i32 10, i32 16"   --->   Operation 5009 'partselect' 'mult_V_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5010 [1/1] (0.00ns)   --->   "%sext_ln17_838 = sext i7 %mult_V_2143" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5010 'sext' 'sext_ln17_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5011 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_150, i4 0"   --->   Operation 5011 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5012 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i20 %shl_ln1273_442"   --->   Operation 5012 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5013 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_150, i1 0"   --->   Operation 5013 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i17 %shl_ln1273_443"   --->   Operation 5014 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i17 %shl_ln1273_443"   --->   Operation 5015 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5016 [1/1] (0.80ns)   --->   "%r_V_2048 = add i21 %sext_ln1273_622, i21 %sext_ln1273_624"   --->   Operation 5016 'add' 'r_V_2048' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5017 [1/1] (0.00ns)   --->   "%mult_V_2144 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2048, i32 10, i32 20"   --->   Operation 5017 'partselect' 'mult_V_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln17_839 = sext i11 %mult_V_2144" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5018 'sext' 'sext_ln17_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5019 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_150, i6 0"   --->   Operation 5019 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i22 %shl_ln1273_444"   --->   Operation 5020 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5021 [1/1] (0.82ns)   --->   "%sub_ln1273_535 = sub i23 0, i23 %sext_ln1273_625"   --->   Operation 5021 'sub' 'sub_ln1273_535' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5022 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_150, i3 0"   --->   Operation 5022 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5023 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i19 %shl_ln1273_445"   --->   Operation 5023 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5024 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i19 %shl_ln1273_445"   --->   Operation 5024 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5025 [1/1] (0.82ns)   --->   "%r_V_2049 = sub i23 %sub_ln1273_535, i23 %sext_ln1273_627"   --->   Operation 5025 'sub' 'r_V_2049' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5026 [1/1] (0.00ns)   --->   "%mult_V_2145 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2049, i32 10, i32 22"   --->   Operation 5026 'partselect' 'mult_V_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5027 [1/1] (0.00ns)   --->   "%sext_ln17_840 = sext i13 %mult_V_2145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5027 'sext' 'sext_ln17_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5028 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_150, i7 0"   --->   Operation 5028 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i23 %shl_ln1273_446"   --->   Operation 5029 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5030 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_150, i5 0"   --->   Operation 5030 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5031 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i21 %shl_ln1273_447"   --->   Operation 5031 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5032 [1/1] (0.82ns)   --->   "%r_V_2050 = sub i24 %sext_ln1273_629, i24 %sext_ln1273_628"   --->   Operation 5032 'sub' 'r_V_2050' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5033 [1/1] (0.00ns)   --->   "%mult_V_2146 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2050, i32 10, i32 23"   --->   Operation 5033 'partselect' 'mult_V_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln17_841 = sext i14 %mult_V_2146" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5034 'sext' 'sext_ln17_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5035 [1/1] (0.80ns)   --->   "%r_V_2051 = sub i20 %sext_ln1273_626, i20 %sext_ln70_531"   --->   Operation 5035 'sub' 'r_V_2051' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5036 [1/1] (0.00ns)   --->   "%mult_V_2147 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2051, i32 10, i32 19"   --->   Operation 5036 'partselect' 'mult_V_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln818_1097 = sext i10 %mult_V_2147"   --->   Operation 5037 'sext' 'sext_ln818_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5038 [1/1] (1.94ns)   --->   "%r_V_2052 = mul i25 %sext_ln70_528, i25 243"   --->   Operation 5038 'mul' 'r_V_2052' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5039 [1/1] (0.00ns)   --->   "%mult_V_2148 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2052, i32 10, i32 24"   --->   Operation 5039 'partselect' 'mult_V_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5040 [1/1] (0.00ns)   --->   "%sext_ln818_1098 = sext i15 %mult_V_2148"   --->   Operation 5040 'sext' 'sext_ln818_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5041 [1/1] (0.82ns)   --->   "%r_V_2053 = add i23 %sext_ln1273_625, i23 %sext_ln70_529"   --->   Operation 5041 'add' 'r_V_2053' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5042 [1/1] (0.00ns)   --->   "%mult_V_2149 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2053, i32 10, i32 22"   --->   Operation 5042 'partselect' 'mult_V_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln17_842 = sext i13 %mult_V_2149" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5043 'sext' 'sext_ln17_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5044 [1/1] (1.94ns)   --->   "%r_V_2054 = mul i25 %sext_ln70_528, i25 221"   --->   Operation 5044 'mul' 'r_V_2054' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5045 [1/1] (0.00ns)   --->   "%mult_V_2150 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2054, i32 10, i32 24"   --->   Operation 5045 'partselect' 'mult_V_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5046 [1/1] (0.00ns)   --->   "%sext_ln818_1099 = sext i15 %mult_V_2150"   --->   Operation 5046 'sext' 'sext_ln818_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5047 [1/1] (1.94ns)   --->   "%r_V_2055 = mul i24 %sext_ln70_533, i24 16777107"   --->   Operation 5047 'mul' 'r_V_2055' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5048 [1/1] (0.00ns)   --->   "%mult_V_2151 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2055, i32 10, i32 23"   --->   Operation 5048 'partselect' 'mult_V_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5049 [1/1] (0.00ns)   --->   "%sext_ln17_843 = sext i14 %mult_V_2151" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5049 'sext' 'sext_ln17_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5050 [1/1] (1.94ns)   --->   "%r_V_2056 = mul i25 %sext_ln70_528, i25 33554284"   --->   Operation 5050 'mul' 'r_V_2056' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5051 [1/1] (0.00ns)   --->   "%mult_V_2152 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2056, i32 10, i32 24"   --->   Operation 5051 'partselect' 'mult_V_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln818_1100 = sext i15 %mult_V_2152"   --->   Operation 5052 'sext' 'sext_ln818_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5053 [1/1] (0.79ns)   --->   "%r_V_2057 = sub i18 0, i18 %sext_ln1273_623"   --->   Operation 5053 'sub' 'r_V_2057' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5054 [1/1] (0.00ns)   --->   "%mult_V_2153 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2057, i32 10, i32 17"   --->   Operation 5054 'partselect' 'mult_V_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln17_844 = sext i8 %mult_V_2153" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5055 'sext' 'sext_ln17_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5056 [1/1] (1.94ns)   --->   "%r_V_2058 = mul i23 %sext_ln70_529, i23 59"   --->   Operation 5056 'mul' 'r_V_2058' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5057 [1/1] (0.00ns)   --->   "%mult_V_2154 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2058, i32 10, i32 22"   --->   Operation 5057 'partselect' 'mult_V_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5058 [1/1] (0.00ns)   --->   "%sext_ln818_1101 = sext i13 %mult_V_2154"   --->   Operation 5058 'sext' 'sext_ln818_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5059 [1/1] (1.94ns)   --->   "%r_V_2059 = mul i22 %sext_ln70_530, i22 29"   --->   Operation 5059 'mul' 'r_V_2059' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5060 [1/1] (0.00ns)   --->   "%mult_V_2155 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2059, i32 10, i32 21"   --->   Operation 5060 'partselect' 'mult_V_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5061 [1/1] (0.00ns)   --->   "%sext_ln17_845 = sext i12 %mult_V_2155" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5061 'sext' 'sext_ln17_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5062 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_150, i2 0"   --->   Operation 5062 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5063 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i18 %shl_ln1273_448"   --->   Operation 5063 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5064 [1/1] (0.82ns)   --->   "%r_V_2060 = sub i23 %sext_ln1273_625, i23 %sext_ln1273_630"   --->   Operation 5064 'sub' 'r_V_2060' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5065 [1/1] (0.00ns)   --->   "%mult_V_2156 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2060, i32 10, i32 22"   --->   Operation 5065 'partselect' 'mult_V_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln818_1102 = sext i13 %mult_V_2156"   --->   Operation 5066 'sext' 'sext_ln818_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5067 [1/1] (1.94ns)   --->   "%r_V_2061 = mul i25 %sext_ln70_528, i25 211"   --->   Operation 5067 'mul' 'r_V_2061' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5068 [1/1] (0.00ns)   --->   "%mult_V_2157 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2061, i32 10, i32 24"   --->   Operation 5068 'partselect' 'mult_V_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln818_1103 = sext i15 %mult_V_2157"   --->   Operation 5069 'sext' 'sext_ln818_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5070 [1/1] (1.94ns)   --->   "%r_V_2062 = mul i24 %sext_ln70_533, i24 78"   --->   Operation 5070 'mul' 'r_V_2062' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5071 [1/1] (0.00ns)   --->   "%mult_V_2158 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2062, i32 10, i32 23"   --->   Operation 5071 'partselect' 'mult_V_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln17_846 = sext i14 %mult_V_2158" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5072 'sext' 'sext_ln17_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5073 [1/1] (0.00ns)   --->   "%mult_V_2159 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_150, i32 10, i32 15"   --->   Operation 5073 'partselect' 'mult_V_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5074 [1/1] (0.00ns)   --->   "%sext_ln17_54 = sext i6 %mult_V_2159" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5074 'sext' 'sext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5075 [1/1] (0.82ns)   --->   "%r_V_2063 = sub i24 %sext_ln1273_628, i24 %sext_ln1273_629"   --->   Operation 5075 'sub' 'r_V_2063' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5076 [1/1] (0.00ns)   --->   "%mult_V_2160 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2063, i32 10, i32 23"   --->   Operation 5076 'partselect' 'mult_V_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5077 [1/1] (0.00ns)   --->   "%sext_ln17_847 = sext i14 %mult_V_2160" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5077 'sext' 'sext_ln17_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5078 [1/1] (0.80ns)   --->   "%r_V_2064 = sub i21 %sext_ln1273_624, i21 %sext_ln1273_622"   --->   Operation 5078 'sub' 'r_V_2064' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5079 [1/1] (0.00ns)   --->   "%mult_V_2161 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2064, i32 10, i32 20"   --->   Operation 5079 'partselect' 'mult_V_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5080 [1/1] (0.00ns)   --->   "%sext_ln818_1104 = sext i11 %mult_V_2161"   --->   Operation 5080 'sext' 'sext_ln818_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5081 [1/1] (0.82ns)   --->   "%r_V_2065 = sub i23 %sub_ln1273_535, i23 %sext_ln1273_630"   --->   Operation 5081 'sub' 'r_V_2065' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5082 [1/1] (0.00ns)   --->   "%mult_V_2162 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2065, i32 10, i32 22"   --->   Operation 5082 'partselect' 'mult_V_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5083 [1/1] (0.00ns)   --->   "%sext_ln818_1105 = sext i13 %mult_V_2162"   --->   Operation 5083 'sext' 'sext_ln818_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5084 [1/1] (0.00ns)   --->   "%mult_V_2163 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_150, i32 8, i32 15"   --->   Operation 5084 'partselect' 'mult_V_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5085 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i8 %mult_V_2163" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5085 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5086 [1/1] (1.94ns)   --->   "%r_V_2066 = mul i24 %sext_ln70_533, i24 100"   --->   Operation 5086 'mul' 'r_V_2066' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5087 [1/1] (0.00ns)   --->   "%mult_V_2164 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2066, i32 10, i32 23"   --->   Operation 5087 'partselect' 'mult_V_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln818_1106 = sext i14 %mult_V_2164"   --->   Operation 5088 'sext' 'sext_ln818_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5089 [1/1] (1.94ns)   --->   "%r_V_2067 = mul i25 %sext_ln70_528, i25 184"   --->   Operation 5089 'mul' 'r_V_2067' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5090 [1/1] (0.00ns)   --->   "%mult_V_2165 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2067, i32 10, i32 24"   --->   Operation 5090 'partselect' 'mult_V_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln818_1107 = sext i15 %mult_V_2165"   --->   Operation 5091 'sext' 'sext_ln818_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5092 [1/1] (1.94ns)   --->   "%r_V_2068 = mul i23 %sext_ln70_529, i23 39"   --->   Operation 5092 'mul' 'r_V_2068' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5093 [1/1] (0.00ns)   --->   "%mult_V_2166 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2068, i32 10, i32 22"   --->   Operation 5093 'partselect' 'mult_V_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln17_848 = sext i13 %mult_V_2166" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5094 'sext' 'sext_ln17_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5095 [1/1] (1.94ns)   --->   "%r_V_2069 = mul i25 %sext_ln70_528, i25 33554299"   --->   Operation 5095 'mul' 'r_V_2069' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5096 [1/1] (0.00ns)   --->   "%mult_V_2167 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2069, i32 10, i32 24"   --->   Operation 5096 'partselect' 'mult_V_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln818_1108 = sext i15 %mult_V_2167"   --->   Operation 5097 'sext' 'sext_ln818_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln70_534 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5098 'sext' 'sext_ln70_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln70_535 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5099 'sext' 'sext_ln70_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5100 [1/1] (0.00ns)   --->   "%sext_ln70_536 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5100 'sext' 'sext_ln70_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln70_537 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5101 'sext' 'sext_ln70_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5102 [1/1] (0.00ns)   --->   "%sext_ln70_538 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5102 'sext' 'sext_ln70_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5103 [1/1] (0.00ns)   --->   "%sext_ln70_539 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5103 'sext' 'sext_ln70_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln70_540 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5104 'sext' 'sext_ln70_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5105 [1/1] (0.00ns)   --->   "%sext_ln70_541 = sext i16 %p_read_149" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5105 'sext' 'sext_ln70_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5106 [1/1] (1.94ns)   --->   "%r_V_2070 = mul i24 %sext_ln70_541, i24 71"   --->   Operation 5106 'mul' 'r_V_2070' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5107 [1/1] (0.00ns)   --->   "%mult_V_2168 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2070, i32 10, i32 23"   --->   Operation 5107 'partselect' 'mult_V_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5108 [1/1] (0.00ns)   --->   "%sext_ln17_849 = sext i14 %mult_V_2168" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5108 'sext' 'sext_ln17_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5109 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_149, i6 0"   --->   Operation 5109 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i22 %shl_ln1273_449"   --->   Operation 5110 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5111 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_149, i2 0"   --->   Operation 5111 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5112 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i18 %shl_ln1273_450"   --->   Operation 5112 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i18 %shl_ln1273_450"   --->   Operation 5113 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5114 [1/1] (0.82ns)   --->   "%r_V_2071 = add i23 %sext_ln1273_631, i23 %sext_ln1273_633"   --->   Operation 5114 'add' 'r_V_2071' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5115 [1/1] (0.00ns)   --->   "%mult_V_2169 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2071, i32 10, i32 22"   --->   Operation 5115 'partselect' 'mult_V_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln17_850 = sext i13 %mult_V_2169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5116 'sext' 'sext_ln17_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5117 [1/1] (1.94ns)   --->   "%r_V_2072 = mul i23 %sext_ln70_539, i23 8388554"   --->   Operation 5117 'mul' 'r_V_2072' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5118 [1/1] (0.00ns)   --->   "%mult_V_2170 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2072, i32 10, i32 22"   --->   Operation 5118 'partselect' 'mult_V_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5119 [1/1] (0.00ns)   --->   "%sext_ln17_851 = sext i13 %mult_V_2170" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5119 'sext' 'sext_ln17_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5120 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_149, i5 0"   --->   Operation 5120 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5121 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i21 %shl_ln1273_451"   --->   Operation 5121 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_544 = sub i22 0, i22 %sext_ln1273_634"   --->   Operation 5122 'sub' 'sub_ln1273_544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5123 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2073 = sub i22 %sub_ln1273_544, i22 %sext_ln70_540"   --->   Operation 5123 'sub' 'r_V_2073' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5124 [1/1] (0.00ns)   --->   "%mult_V_2171 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2073, i32 10, i32 21"   --->   Operation 5124 'partselect' 'mult_V_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5125 [1/1] (0.00ns)   --->   "%sext_ln17_852 = sext i12 %mult_V_2171" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5125 'sext' 'sext_ln17_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5126 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_149, i3 0"   --->   Operation 5126 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i19 %shl_ln1273_452"   --->   Operation 5127 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5128 [1/1] (0.80ns)   --->   "%r_V_2074 = sub i20 0, i20 %sext_ln1273_635"   --->   Operation 5128 'sub' 'r_V_2074' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5129 [1/1] (0.00ns)   --->   "%mult_V_2172 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2074, i32 10, i32 19"   --->   Operation 5129 'partselect' 'mult_V_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln818_1109 = sext i10 %mult_V_2172"   --->   Operation 5130 'sext' 'sext_ln818_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5131 [1/1] (1.94ns)   --->   "%r_V_2075 = mul i25 %sext_ln70_536, i25 171"   --->   Operation 5131 'mul' 'r_V_2075' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5132 [1/1] (0.00ns)   --->   "%mult_V_2173 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2075, i32 10, i32 24"   --->   Operation 5132 'partselect' 'mult_V_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5133 [1/1] (0.00ns)   --->   "%sext_ln818_1110 = sext i15 %mult_V_2173"   --->   Operation 5133 'sext' 'sext_ln818_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5134 [1/1] (1.94ns)   --->   "%r_V_2076 = mul i24 %sext_ln70_541, i24 99"   --->   Operation 5134 'mul' 'r_V_2076' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5135 [1/1] (0.00ns)   --->   "%mult_V_2174 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2076, i32 10, i32 23"   --->   Operation 5135 'partselect' 'mult_V_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln818_1111 = sext i14 %mult_V_2174"   --->   Operation 5136 'sext' 'sext_ln818_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5137 [1/1] (1.94ns)   --->   "%r_V_2077 = mul i25 %sext_ln70_536, i25 187"   --->   Operation 5137 'mul' 'r_V_2077' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5138 [1/1] (0.00ns)   --->   "%mult_V_2175 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2077, i32 10, i32 24"   --->   Operation 5138 'partselect' 'mult_V_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5139 [1/1] (0.00ns)   --->   "%sext_ln818_1112 = sext i15 %mult_V_2175"   --->   Operation 5139 'sext' 'sext_ln818_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5140 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_149, i7 0"   --->   Operation 5140 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i23 %shl_ln1273_453"   --->   Operation 5141 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5142 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_149, i4 0"   --->   Operation 5142 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i20 %shl_ln1273_454"   --->   Operation 5143 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5144 [1/1] (0.82ns)   --->   "%r_V_2078 = sub i24 %sext_ln1273_637, i24 %sext_ln1273_636"   --->   Operation 5144 'sub' 'r_V_2078' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5145 [1/1] (0.00ns)   --->   "%mult_V_2176 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2078, i32 10, i32 23"   --->   Operation 5145 'partselect' 'mult_V_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln17_853 = sext i14 %mult_V_2176" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5146 'sext' 'sext_ln17_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5147 [1/1] (1.94ns)   --->   "%r_V_2079 = mul i23 %sext_ln70_539, i23 8388570"   --->   Operation 5147 'mul' 'r_V_2079' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5148 [1/1] (0.00ns)   --->   "%mult_V_2177 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2079, i32 10, i32 22"   --->   Operation 5148 'partselect' 'mult_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln17_854 = sext i13 %mult_V_2177" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5149 'sext' 'sext_ln17_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5150 [1/1] (1.94ns)   --->   "%r_V_2080 = mul i25 %sext_ln70_536, i25 148"   --->   Operation 5150 'mul' 'r_V_2080' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5151 [1/1] (0.00ns)   --->   "%mult_V_2178 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2080, i32 10, i32 24"   --->   Operation 5151 'partselect' 'mult_V_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5152 [1/1] (0.00ns)   --->   "%sext_ln818_1113 = sext i15 %mult_V_2178"   --->   Operation 5152 'sext' 'sext_ln818_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5153 [1/1] (1.94ns)   --->   "%r_V_2081 = mul i21 %sext_ln70_538, i21 2097139"   --->   Operation 5153 'mul' 'r_V_2081' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5154 [1/1] (0.00ns)   --->   "%mult_V_2179 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2081, i32 10, i32 20"   --->   Operation 5154 'partselect' 'mult_V_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln17_855 = sext i11 %mult_V_2179" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5155 'sext' 'sext_ln17_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5156 [1/1] (1.94ns)   --->   "%r_V_2082 = mul i24 %sext_ln70_541, i24 76"   --->   Operation 5156 'mul' 'r_V_2082' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5157 [1/1] (0.00ns)   --->   "%mult_V_2180 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2082, i32 10, i32 23"   --->   Operation 5157 'partselect' 'mult_V_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln818_1114 = sext i14 %mult_V_2180"   --->   Operation 5158 'sext' 'sext_ln818_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5159 [1/1] (1.94ns)   --->   "%r_V_2083 = mul i24 %sext_ln70_541, i24 82"   --->   Operation 5159 'mul' 'r_V_2083' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5160 [1/1] (0.00ns)   --->   "%mult_V_2181 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2083, i32 10, i32 23"   --->   Operation 5160 'partselect' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln17_856 = sext i14 %mult_V_2181" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5161 'sext' 'sext_ln17_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5162 [1/1] (1.94ns)   --->   "%r_V_2084 = mul i23 %sext_ln70_539, i23 52"   --->   Operation 5162 'mul' 'r_V_2084' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5163 [1/1] (0.00ns)   --->   "%mult_V_2182 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2084, i32 10, i32 22"   --->   Operation 5163 'partselect' 'mult_V_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5164 [1/1] (0.00ns)   --->   "%sext_ln818_1115 = sext i13 %mult_V_2182"   --->   Operation 5164 'sext' 'sext_ln818_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5165 [1/1] (1.94ns)   --->   "%r_V_2085 = mul i25 %sext_ln70_536, i25 178"   --->   Operation 5165 'mul' 'r_V_2085' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5166 [1/1] (0.00ns)   --->   "%mult_V_2183 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2085, i32 10, i32 24"   --->   Operation 5166 'partselect' 'mult_V_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5167 [1/1] (0.00ns)   --->   "%sext_ln818_1116 = sext i15 %mult_V_2183"   --->   Operation 5167 'sext' 'sext_ln818_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5168 [1/1] (1.94ns)   --->   "%r_V_2086 = mul i25 %sext_ln70_536, i25 172"   --->   Operation 5168 'mul' 'r_V_2086' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5169 [1/1] (0.00ns)   --->   "%mult_V_2184 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2086, i32 10, i32 24"   --->   Operation 5169 'partselect' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5170 [1/1] (0.00ns)   --->   "%sext_ln818_1117 = sext i15 %mult_V_2184"   --->   Operation 5170 'sext' 'sext_ln818_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5171 [1/1] (1.94ns)   --->   "%r_V_2087 = mul i25 %sext_ln70_536, i25 33554212"   --->   Operation 5171 'mul' 'r_V_2087' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5172 [1/1] (0.00ns)   --->   "%mult_V_2185 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2087, i32 10, i32 24"   --->   Operation 5172 'partselect' 'mult_V_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln818_1118 = sext i15 %mult_V_2185"   --->   Operation 5173 'sext' 'sext_ln818_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5174 [1/1] (0.78ns)   --->   "%r_V_2088 = sub i17 0, i17 %sext_ln70_534"   --->   Operation 5174 'sub' 'r_V_2088' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5175 [1/1] (0.00ns)   --->   "%mult_V_2186 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2088, i32 10, i32 16"   --->   Operation 5175 'partselect' 'mult_V_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln818_1119 = sext i7 %mult_V_2186"   --->   Operation 5176 'sext' 'sext_ln818_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln17_857 = sext i7 %mult_V_2186" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5177 'sext' 'sext_ln17_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5178 [1/1] (1.94ns)   --->   "%r_V_2089 = mul i21 %sext_ln70_538, i21 13"   --->   Operation 5178 'mul' 'r_V_2089' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5179 [1/1] (0.00ns)   --->   "%mult_V_2187 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2089, i32 10, i32 20"   --->   Operation 5179 'partselect' 'mult_V_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5180 [1/1] (0.00ns)   --->   "%sext_ln17_858 = sext i11 %mult_V_2187" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5180 'sext' 'sext_ln17_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5181 [1/1] (1.94ns)   --->   "%r_V_2090 = mul i24 %sext_ln70_541, i24 16777095"   --->   Operation 5181 'mul' 'r_V_2090' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5182 [1/1] (0.00ns)   --->   "%mult_V_2188 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2090, i32 10, i32 23"   --->   Operation 5182 'partselect' 'mult_V_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln17_859 = sext i14 %mult_V_2188" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5183 'sext' 'sext_ln17_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5184 [1/1] (1.94ns)   --->   "%r_V_2091 = mul i23 %sext_ln70_539, i23 38"   --->   Operation 5184 'mul' 'r_V_2091' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5185 [1/1] (0.00ns)   --->   "%mult_V_2189 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2091, i32 10, i32 22"   --->   Operation 5185 'partselect' 'mult_V_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln818_1120 = sext i13 %mult_V_2189"   --->   Operation 5186 'sext' 'sext_ln818_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5187 [1/1] (1.94ns)   --->   "%r_V_2092 = mul i25 %sext_ln70_536, i25 179"   --->   Operation 5187 'mul' 'r_V_2092' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5188 [1/1] (0.00ns)   --->   "%mult_V_2190 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2092, i32 10, i32 24"   --->   Operation 5188 'partselect' 'mult_V_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln818_1121 = sext i15 %mult_V_2190"   --->   Operation 5189 'sext' 'sext_ln818_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5190 [1/1] (0.80ns)   --->   "%r_V_2093 = sub i20 %sext_ln1273_635, i20 %sext_ln70_535"   --->   Operation 5190 'sub' 'r_V_2093' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5191 [1/1] (0.00ns)   --->   "%mult_V_2191 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2093, i32 10, i32 19"   --->   Operation 5191 'partselect' 'mult_V_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln17_860 = sext i10 %mult_V_2191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5192 'sext' 'sext_ln17_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5193 [1/1] (1.94ns)   --->   "%r_V_2094 = mul i25 %sext_ln70_536, i25 33554259"   --->   Operation 5193 'mul' 'r_V_2094' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5194 [1/1] (0.00ns)   --->   "%mult_V_2192 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2094, i32 10, i32 24"   --->   Operation 5194 'partselect' 'mult_V_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln818_1122 = sext i15 %mult_V_2192"   --->   Operation 5195 'sext' 'sext_ln818_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5196 [1/1] (1.94ns)   --->   "%r_V_2095 = mul i24 %sext_ln70_541, i24 16777140"   --->   Operation 5196 'mul' 'r_V_2095' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5197 [1/1] (0.00ns)   --->   "%mult_V_2193 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2095, i32 10, i32 23"   --->   Operation 5197 'partselect' 'mult_V_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5198 [1/1] (0.00ns)   --->   "%sext_ln818_1123 = sext i14 %mult_V_2193"   --->   Operation 5198 'sext' 'sext_ln818_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5199 [1/1] (1.94ns)   --->   "%r_V_2096 = mul i25 %sext_ln70_536, i25 133"   --->   Operation 5199 'mul' 'r_V_2096' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5200 [1/1] (0.00ns)   --->   "%mult_V_2194 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2096, i32 10, i32 24"   --->   Operation 5200 'partselect' 'mult_V_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5201 [1/1] (0.00ns)   --->   "%sext_ln818_1124 = sext i15 %mult_V_2194"   --->   Operation 5201 'sext' 'sext_ln818_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5202 [1/1] (0.79ns)   --->   "%r_V_2097 = add i19 %sext_ln1273_632, i19 %sext_ln70_537"   --->   Operation 5202 'add' 'r_V_2097' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5203 [1/1] (0.00ns)   --->   "%mult_V_2195 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2097, i32 10, i32 18"   --->   Operation 5203 'partselect' 'mult_V_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5204 [1/1] (0.00ns)   --->   "%sext_ln818_1125 = sext i9 %mult_V_2195"   --->   Operation 5204 'sext' 'sext_ln818_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5205 [1/1] (1.94ns)   --->   "%r_V_2098 = mul i22 %sext_ln70_540, i22 29"   --->   Operation 5205 'mul' 'r_V_2098' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5206 [1/1] (0.00ns)   --->   "%mult_V_2196 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2098, i32 10, i32 21"   --->   Operation 5206 'partselect' 'mult_V_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln17_861 = sext i12 %mult_V_2196" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5207 'sext' 'sext_ln17_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5208 [1/1] (1.94ns)   --->   "%r_V_2099 = mul i22 %sext_ln70_540, i22 23"   --->   Operation 5208 'mul' 'r_V_2099' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5209 [1/1] (0.00ns)   --->   "%mult_V_2197 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2099, i32 10, i32 21"   --->   Operation 5209 'partselect' 'mult_V_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln818_1126 = sext i12 %mult_V_2197"   --->   Operation 5210 'sext' 'sext_ln818_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln70_542 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5211 'sext' 'sext_ln70_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5212 [1/1] (0.00ns)   --->   "%sext_ln70_543 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5212 'sext' 'sext_ln70_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5213 [1/1] (0.00ns)   --->   "%sext_ln70_544 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5213 'sext' 'sext_ln70_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5214 [1/1] (0.00ns)   --->   "%sext_ln70_545 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5214 'sext' 'sext_ln70_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5215 [1/1] (0.00ns)   --->   "%sext_ln70_546 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5215 'sext' 'sext_ln70_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5216 [1/1] (0.00ns)   --->   "%sext_ln70_547 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5216 'sext' 'sext_ln70_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln70_548 = sext i16 %p_read_148" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5217 'sext' 'sext_ln70_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5218 [1/1] (1.94ns)   --->   "%mul_ln1270_46 = mul i26 %sext_ln70_547, i26 67108188"   --->   Operation 5218 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5219 [1/1] (0.00ns)   --->   "%mult_V_2198 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_46, i32 10, i32 25"   --->   Operation 5219 'partselect' 'mult_V_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5220 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_148, i5 0"   --->   Operation 5220 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i21 %tmp_12"   --->   Operation 5221 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5222 [1/1] (0.81ns)   --->   "%r_V_2100 = sub i22 %sext_ln70_548, i22 %sext_ln1273_638"   --->   Operation 5222 'sub' 'r_V_2100' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5223 [1/1] (0.00ns)   --->   "%mult_V_2199 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2100, i32 10, i32 21"   --->   Operation 5223 'partselect' 'mult_V_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5224 [1/1] (0.00ns)   --->   "%sext_ln818_1127 = sext i12 %mult_V_2199"   --->   Operation 5224 'sext' 'sext_ln818_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5225 [1/1] (1.94ns)   --->   "%r_V_2101 = mul i26 %sext_ln70_547, i26 67108504"   --->   Operation 5225 'mul' 'r_V_2101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5226 [1/1] (0.00ns)   --->   "%mult_V_2200 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2101, i32 10, i32 25"   --->   Operation 5226 'partselect' 'mult_V_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5227 [1/1] (1.94ns)   --->   "%r_V_2102 = mul i24 %sext_ln70_546, i24 16777105"   --->   Operation 5227 'mul' 'r_V_2102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5228 [1/1] (0.00ns)   --->   "%mult_V_2201 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2102, i32 10, i32 23"   --->   Operation 5228 'partselect' 'mult_V_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5229 [1/1] (0.00ns)   --->   "%sext_ln818_1128 = sext i14 %mult_V_2201"   --->   Operation 5229 'sext' 'sext_ln818_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5230 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_148, i8 0"   --->   Operation 5230 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i24 %shl_ln1273_455"   --->   Operation 5231 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_550 = sub i25 0, i25 %sext_ln1273_639"   --->   Operation 5232 'sub' 'sub_ln1273_550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5233 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_148, i4 0"   --->   Operation 5233 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i20 %shl_ln1273_456"   --->   Operation 5234 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5235 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i20 %shl_ln1273_456"   --->   Operation 5235 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5236 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2103 = sub i25 %sub_ln1273_550, i25 %sext_ln1273_641"   --->   Operation 5236 'sub' 'r_V_2103' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5237 [1/1] (0.00ns)   --->   "%mult_V_2202 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2103, i32 10, i32 24"   --->   Operation 5237 'partselect' 'mult_V_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln818_1129 = sext i15 %mult_V_2202"   --->   Operation 5238 'sext' 'sext_ln818_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5239 [1/1] (1.94ns)   --->   "%r_V_2104 = mul i23 %sext_ln70_545, i23 57"   --->   Operation 5239 'mul' 'r_V_2104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5240 [1/1] (0.00ns)   --->   "%mult_V_2203 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2104, i32 10, i32 22"   --->   Operation 5240 'partselect' 'mult_V_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5241 [1/1] (0.00ns)   --->   "%sext_ln17_862 = sext i13 %mult_V_2203" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5241 'sext' 'sext_ln17_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5242 [1/1] (1.94ns)   --->   "%r_V_2105 = mul i26 %sext_ln70_547, i26 463"   --->   Operation 5242 'mul' 'r_V_2105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5243 [1/1] (0.00ns)   --->   "%mult_V_2204 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2105, i32 10, i32 25"   --->   Operation 5243 'partselect' 'mult_V_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5244 [1/1] (1.94ns)   --->   "%r_V_2106 = mul i22 %sext_ln70_548, i22 4194277"   --->   Operation 5244 'mul' 'r_V_2106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5245 [1/1] (0.00ns)   --->   "%mult_V_2205 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2106, i32 10, i32 21"   --->   Operation 5245 'partselect' 'mult_V_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5246 [1/1] (0.00ns)   --->   "%sext_ln818_1130 = sext i12 %mult_V_2205"   --->   Operation 5246 'sext' 'sext_ln818_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5247 [1/1] (1.94ns)   --->   "%r_V_2107 = mul i24 %sext_ln70_546, i24 70"   --->   Operation 5247 'mul' 'r_V_2107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5248 [1/1] (0.00ns)   --->   "%mult_V_2206 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2107, i32 10, i32 23"   --->   Operation 5248 'partselect' 'mult_V_2206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5249 [1/1] (0.00ns)   --->   "%sext_ln17_863 = sext i14 %mult_V_2206" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5249 'sext' 'sext_ln17_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5250 [1/1] (1.94ns)   --->   "%r_V_2108 = mul i24 %sext_ln70_546, i24 86"   --->   Operation 5250 'mul' 'r_V_2108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5251 [1/1] (0.00ns)   --->   "%mult_V_2207 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2108, i32 10, i32 23"   --->   Operation 5251 'partselect' 'mult_V_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln17_864 = sext i14 %mult_V_2207" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5252 'sext' 'sext_ln17_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_552 = sub i21 0, i21 %sext_ln1273_640"   --->   Operation 5253 'sub' 'sub_ln1273_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5254 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_148, i2 0"   --->   Operation 5254 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i18 %shl_ln1273_457"   --->   Operation 5255 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5256 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i18 %shl_ln1273_457"   --->   Operation 5256 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5257 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2109 = sub i21 %sub_ln1273_552, i21 %sext_ln1273_643"   --->   Operation 5257 'sub' 'r_V_2109' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5258 [1/1] (0.00ns)   --->   "%mult_V_2208 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2109, i32 10, i32 20"   --->   Operation 5258 'partselect' 'mult_V_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5259 [1/1] (0.00ns)   --->   "%sext_ln818_1131 = sext i11 %mult_V_2208"   --->   Operation 5259 'sext' 'sext_ln818_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5260 [1/1] (1.94ns)   --->   "%r_V_2110 = mul i25 %sext_ln70_544, i25 33554238"   --->   Operation 5260 'mul' 'r_V_2110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5261 [1/1] (0.00ns)   --->   "%mult_V_2209 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2110, i32 10, i32 24"   --->   Operation 5261 'partselect' 'mult_V_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln818_1132 = sext i15 %mult_V_2209"   --->   Operation 5262 'sext' 'sext_ln818_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5263 [1/1] (1.94ns)   --->   "%r_V_2111 = mul i25 %sext_ln70_544, i25 165"   --->   Operation 5263 'mul' 'r_V_2111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5264 [1/1] (0.00ns)   --->   "%mult_V_2210 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2111, i32 10, i32 24"   --->   Operation 5264 'partselect' 'mult_V_2210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5265 [1/1] (0.00ns)   --->   "%sext_ln818_1133 = sext i15 %mult_V_2210"   --->   Operation 5265 'sext' 'sext_ln818_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5266 [1/1] (0.78ns)   --->   "%r_V_2112 = sub i17 0, i17 %sext_ln70_543"   --->   Operation 5266 'sub' 'r_V_2112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5267 [1/1] (0.00ns)   --->   "%mult_V_2211 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2112, i32 10, i32 16"   --->   Operation 5267 'partselect' 'mult_V_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5268 [1/1] (0.00ns)   --->   "%sext_ln818_1134 = sext i7 %mult_V_2211"   --->   Operation 5268 'sext' 'sext_ln818_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5269 [1/1] (0.00ns)   --->   "%sext_ln17_865 = sext i7 %mult_V_2211" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5269 'sext' 'sext_ln17_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5270 [1/1] (1.94ns)   --->   "%mul_ln1270_47 = mul i26 %sext_ln70_547, i26 67108173"   --->   Operation 5270 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5271 [1/1] (0.00ns)   --->   "%mult_V_2212 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_47, i32 10, i32 25"   --->   Operation 5271 'partselect' 'mult_V_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5272 [1/1] (1.94ns)   --->   "%r_V_2113 = mul i23 %sext_ln70_545, i23 8388573"   --->   Operation 5272 'mul' 'r_V_2113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5273 [1/1] (0.00ns)   --->   "%mult_V_2213 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2113, i32 10, i32 22"   --->   Operation 5273 'partselect' 'mult_V_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5274 [1/1] (0.00ns)   --->   "%sext_ln818_1135 = sext i13 %mult_V_2213"   --->   Operation 5274 'sext' 'sext_ln818_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5275 [1/1] (0.79ns)   --->   "%r_V_2114 = sub i19 0, i19 %sext_ln1273_642"   --->   Operation 5275 'sub' 'r_V_2114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5276 [1/1] (0.00ns)   --->   "%mult_V_2214 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2114, i32 10, i32 18"   --->   Operation 5276 'partselect' 'mult_V_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln17_866 = sext i9 %mult_V_2214" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5277 'sext' 'sext_ln17_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5278 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_148, i6 0"   --->   Operation 5278 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5279 [1/1] (0.00ns)   --->   "%sext_ln1273_644 = sext i22 %shl_ln1273_458"   --->   Operation 5279 'sext' 'sext_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_556 = sub i23 0, i23 %sext_ln1273_644"   --->   Operation 5280 'sub' 'sub_ln1273_556' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5281 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2115 = sub i23 %sub_ln1273_556, i23 %sext_ln70_545"   --->   Operation 5281 'sub' 'r_V_2115' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5282 [1/1] (0.00ns)   --->   "%mult_V_2215 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2115, i32 10, i32 22"   --->   Operation 5282 'partselect' 'mult_V_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5283 [1/1] (0.00ns)   --->   "%sext_ln17_867 = sext i13 %mult_V_2215" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5283 'sext' 'sext_ln17_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5284 [1/1] (0.80ns)   --->   "%r_V_2116 = add i21 %sext_ln1273_640, i21 %sext_ln70_542"   --->   Operation 5284 'add' 'r_V_2116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5285 [1/1] (0.00ns)   --->   "%mult_V_2216 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2116, i32 10, i32 20"   --->   Operation 5285 'partselect' 'mult_V_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln818_1136 = sext i11 %mult_V_2216"   --->   Operation 5286 'sext' 'sext_ln818_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5287 [1/1] (0.80ns)   --->   "%r_V_2117 = add i21 %sext_ln1273_640, i21 %sext_ln1273_643"   --->   Operation 5287 'add' 'r_V_2117' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5288 [1/1] (0.00ns)   --->   "%mult_V_2217 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2117, i32 10, i32 20"   --->   Operation 5288 'partselect' 'mult_V_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5289 [1/1] (0.00ns)   --->   "%sext_ln17_868 = sext i11 %mult_V_2217" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5289 'sext' 'sext_ln17_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5290 [1/1] (1.94ns)   --->   "%r_V_2118 = mul i26 %sext_ln70_547, i26 67108423"   --->   Operation 5290 'mul' 'r_V_2118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5291 [1/1] (0.00ns)   --->   "%mult_V_2218 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2118, i32 10, i32 25"   --->   Operation 5291 'partselect' 'mult_V_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5292 [1/1] (1.94ns)   --->   "%r_V_2119 = mul i25 %sext_ln70_544, i25 33554283"   --->   Operation 5292 'mul' 'r_V_2119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5293 [1/1] (0.00ns)   --->   "%mult_V_2219 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2119, i32 10, i32 24"   --->   Operation 5293 'partselect' 'mult_V_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln818_1137 = sext i15 %mult_V_2219"   --->   Operation 5294 'sext' 'sext_ln818_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5295 [1/1] (1.94ns)   --->   "%r_V_2120 = mul i25 %sext_ln70_544, i25 212"   --->   Operation 5295 'mul' 'r_V_2120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5296 [1/1] (0.00ns)   --->   "%mult_V_2220 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2120, i32 10, i32 24"   --->   Operation 5296 'partselect' 'mult_V_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln818_1138 = sext i15 %mult_V_2220"   --->   Operation 5297 'sext' 'sext_ln818_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5298 [1/1] (1.94ns)   --->   "%r_V_2121 = mul i24 %sext_ln70_546, i24 16777146"   --->   Operation 5298 'mul' 'r_V_2121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5299 [1/1] (0.00ns)   --->   "%mult_V_2221 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2121, i32 10, i32 23"   --->   Operation 5299 'partselect' 'mult_V_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5300 [1/1] (0.00ns)   --->   "%sext_ln17_869 = sext i14 %mult_V_2221" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5300 'sext' 'sext_ln17_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5301 [1/1] (1.94ns)   --->   "%mul_ln1270_48 = mul i26 %sext_ln70_547, i26 67108219"   --->   Operation 5301 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5302 [1/1] (0.00ns)   --->   "%mult_V_2222 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_48, i32 10, i32 25"   --->   Operation 5302 'partselect' 'mult_V_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5303 [1/1] (1.94ns)   --->   "%r_V_2122 = mul i25 %sext_ln70_544, i25 221"   --->   Operation 5303 'mul' 'r_V_2122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5304 [1/1] (0.00ns)   --->   "%mult_V_2223 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2122, i32 10, i32 24"   --->   Operation 5304 'partselect' 'mult_V_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5305 [1/1] (0.00ns)   --->   "%sext_ln818_1139 = sext i15 %mult_V_2223"   --->   Operation 5305 'sext' 'sext_ln818_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5306 [1/1] (1.94ns)   --->   "%r_V_2123 = mul i24 %sext_ln70_546, i24 123"   --->   Operation 5306 'mul' 'r_V_2123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5307 [1/1] (0.00ns)   --->   "%mult_V_2224 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2123, i32 10, i32 23"   --->   Operation 5307 'partselect' 'mult_V_2224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln818_1140 = sext i14 %mult_V_2224"   --->   Operation 5308 'sext' 'sext_ln818_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5309 [1/1] (1.94ns)   --->   "%mul_ln1270_49 = mul i26 %sext_ln70_547, i26 727"   --->   Operation 5309 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5310 [1/1] (0.00ns)   --->   "%mult_V_2225 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_49, i32 10, i32 25"   --->   Operation 5310 'partselect' 'mult_V_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln70_549 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5311 'sext' 'sext_ln70_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5312 [1/1] (0.00ns)   --->   "%sext_ln70_550 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5312 'sext' 'sext_ln70_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5313 [1/1] (0.00ns)   --->   "%sext_ln70_551 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5313 'sext' 'sext_ln70_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5314 [1/1] (0.00ns)   --->   "%sext_ln70_552 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5314 'sext' 'sext_ln70_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln70_553 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5315 'sext' 'sext_ln70_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln70_554 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5316 'sext' 'sext_ln70_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln70_555 = sext i16 %p_read_147" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5317 'sext' 'sext_ln70_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5318 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_147, i2 0"   --->   Operation 5318 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i18 %shl_ln1273_459"   --->   Operation 5319 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5320 [1/1] (0.79ns)   --->   "%r_V_2124 = sub i19 %sext_ln1273_645, i19 %sext_ln70_555"   --->   Operation 5320 'sub' 'r_V_2124' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5321 [1/1] (0.00ns)   --->   "%mult_V_2226 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2124, i32 10, i32 18"   --->   Operation 5321 'partselect' 'mult_V_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5322 [1/1] (0.00ns)   --->   "%sext_ln818_1141 = sext i9 %mult_V_2226"   --->   Operation 5322 'sext' 'sext_ln818_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5323 [1/1] (1.94ns)   --->   "%r_V_2125 = mul i26 %sext_ln70_554, i26 373"   --->   Operation 5323 'mul' 'r_V_2125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5324 [1/1] (0.00ns)   --->   "%mult_V_2227 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2125, i32 10, i32 25"   --->   Operation 5324 'partselect' 'mult_V_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5325 [1/1] (1.94ns)   --->   "%r_V_2126 = mul i26 %sext_ln70_554, i26 67108579"   --->   Operation 5325 'mul' 'r_V_2126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5326 [1/1] (0.00ns)   --->   "%mult_V_2228 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2126, i32 10, i32 25"   --->   Operation 5326 'partselect' 'mult_V_2228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5327 [1/1] (0.78ns)   --->   "%r_V_2127 = sub i17 0, i17 %sext_ln70_553"   --->   Operation 5327 'sub' 'r_V_2127' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5328 [1/1] (0.00ns)   --->   "%mult_V_2229 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2127, i32 10, i32 16"   --->   Operation 5328 'partselect' 'mult_V_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln818_1142 = sext i7 %mult_V_2229"   --->   Operation 5329 'sext' 'sext_ln818_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln17_870 = sext i7 %mult_V_2229" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5330 'sext' 'sext_ln17_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5331 [1/1] (0.00ns)   --->   "%sext_ln17_871 = sext i7 %mult_V_2229" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5331 'sext' 'sext_ln17_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5332 [1/1] (0.00ns)   --->   "%sext_ln17_872 = sext i7 %mult_V_2229" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5332 'sext' 'sext_ln17_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5333 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_147, i8 0"   --->   Operation 5333 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i24 %shl_ln1273_460"   --->   Operation 5334 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5335 [1/1] (0.00ns)   --->   "%shl_ln1273_461 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_147, i3 0"   --->   Operation 5335 'bitconcatenate' 'shl_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i19 %shl_ln1273_461"   --->   Operation 5336 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5337 [1/1] (0.83ns)   --->   "%r_V_2128 = sub i25 %sext_ln1273_647, i25 %sext_ln1273_646"   --->   Operation 5337 'sub' 'r_V_2128' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5338 [1/1] (0.00ns)   --->   "%mult_V_2230 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2128, i32 10, i32 24"   --->   Operation 5338 'partselect' 'mult_V_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln818_1143 = sext i15 %mult_V_2230"   --->   Operation 5339 'sext' 'sext_ln818_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5340 [1/1] (1.94ns)   --->   "%r_V_2129 = mul i25 %sext_ln70_551, i25 33554213"   --->   Operation 5340 'mul' 'r_V_2129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5341 [1/1] (0.00ns)   --->   "%mult_V_2231 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2129, i32 10, i32 24"   --->   Operation 5341 'partselect' 'mult_V_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5342 [1/1] (0.00ns)   --->   "%sext_ln818_1144 = sext i15 %mult_V_2231"   --->   Operation 5342 'sext' 'sext_ln818_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5343 [1/1] (1.94ns)   --->   "%r_V_2130 = mul i24 %sext_ln70_552, i24 83"   --->   Operation 5343 'mul' 'r_V_2130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5344 [1/1] (0.00ns)   --->   "%mult_V_2232 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2130, i32 10, i32 23"   --->   Operation 5344 'partselect' 'mult_V_2232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln17_873 = sext i14 %mult_V_2232" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5345 'sext' 'sext_ln17_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5346 [1/1] (1.94ns)   --->   "%r_V_2131 = mul i23 %sext_ln70_550, i23 8388566"   --->   Operation 5346 'mul' 'r_V_2131' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5347 [1/1] (0.00ns)   --->   "%mult_V_2233 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2131, i32 10, i32 22"   --->   Operation 5347 'partselect' 'mult_V_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5348 [1/1] (0.00ns)   --->   "%sext_ln17_874 = sext i13 %mult_V_2233" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5348 'sext' 'sext_ln17_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5349 [1/1] (1.94ns)   --->   "%r_V_2132 = mul i23 %sext_ln70_550, i23 8388547"   --->   Operation 5349 'mul' 'r_V_2132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5350 [1/1] (0.00ns)   --->   "%mult_V_2234 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2132, i32 10, i32 22"   --->   Operation 5350 'partselect' 'mult_V_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln818_1145 = sext i13 %mult_V_2234"   --->   Operation 5351 'sext' 'sext_ln818_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5352 [1/1] (0.00ns)   --->   "%shl_ln1273_462 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_147, i6 0"   --->   Operation 5352 'bitconcatenate' 'shl_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5353 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i22 %shl_ln1273_462"   --->   Operation 5353 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5354 [1/1] (0.00ns)   --->   "%shl_ln1273_463 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_147, i1 0"   --->   Operation 5354 'bitconcatenate' 'shl_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5355 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i17 %shl_ln1273_463"   --->   Operation 5355 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5356 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i17 %shl_ln1273_463"   --->   Operation 5356 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5357 [1/1] (0.82ns)   --->   "%r_V_2133 = sub i23 %sext_ln1273_648, i23 %sext_ln1273_650"   --->   Operation 5357 'sub' 'r_V_2133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5358 [1/1] (0.00ns)   --->   "%mult_V_2235 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2133, i32 10, i32 22"   --->   Operation 5358 'partselect' 'mult_V_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln818_1146 = sext i13 %mult_V_2235"   --->   Operation 5359 'sext' 'sext_ln818_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5360 [1/1] (1.94ns)   --->   "%r_V_2134 = mul i24 %sext_ln70_552, i24 16777105"   --->   Operation 5360 'mul' 'r_V_2134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5361 [1/1] (0.00ns)   --->   "%mult_V_2236 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2134, i32 10, i32 23"   --->   Operation 5361 'partselect' 'mult_V_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5362 [1/1] (0.00ns)   --->   "%sext_ln17_875 = sext i14 %mult_V_2236" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5362 'sext' 'sext_ln17_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5363 [1/1] (1.94ns)   --->   "%r_V_2135 = mul i24 %sext_ln70_552, i24 16777145"   --->   Operation 5363 'mul' 'r_V_2135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5364 [1/1] (0.00ns)   --->   "%mult_V_2237 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2135, i32 10, i32 23"   --->   Operation 5364 'partselect' 'mult_V_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln17_876 = sext i14 %mult_V_2237" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5365 'sext' 'sext_ln17_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5366 [1/1] (1.94ns)   --->   "%r_V_2136 = mul i25 %sext_ln70_551, i25 140"   --->   Operation 5366 'mul' 'r_V_2136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5367 [1/1] (0.00ns)   --->   "%mult_V_2238 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2136, i32 10, i32 24"   --->   Operation 5367 'partselect' 'mult_V_2238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5368 [1/1] (0.00ns)   --->   "%sext_ln818_1147 = sext i15 %mult_V_2238"   --->   Operation 5368 'sext' 'sext_ln818_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5369 [1/1] (1.94ns)   --->   "%r_V_2137 = mul i22 %sext_ln70_549, i22 25"   --->   Operation 5369 'mul' 'r_V_2137' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5370 [1/1] (0.00ns)   --->   "%mult_V_2239 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2137, i32 10, i32 21"   --->   Operation 5370 'partselect' 'mult_V_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln818_1148 = sext i12 %mult_V_2239"   --->   Operation 5371 'sext' 'sext_ln818_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5372 [1/1] (1.94ns)   --->   "%r_V_2138 = mul i25 %sext_ln70_551, i25 200"   --->   Operation 5372 'mul' 'r_V_2138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5373 [1/1] (0.00ns)   --->   "%mult_V_2240 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2138, i32 10, i32 24"   --->   Operation 5373 'partselect' 'mult_V_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5374 [1/1] (0.00ns)   --->   "%sext_ln818_1149 = sext i15 %mult_V_2240"   --->   Operation 5374 'sext' 'sext_ln818_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5375 [1/1] (1.94ns)   --->   "%r_V_2139 = mul i26 %sext_ln70_554, i26 67108560"   --->   Operation 5375 'mul' 'r_V_2139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5376 [1/1] (0.00ns)   --->   "%mult_V_2241 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2139, i32 10, i32 25"   --->   Operation 5376 'partselect' 'mult_V_2241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5377 [1/1] (1.94ns)   --->   "%r_V_2140 = mul i24 %sext_ln70_552, i24 16777140"   --->   Operation 5377 'mul' 'r_V_2140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5378 [1/1] (0.00ns)   --->   "%mult_V_2242 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2140, i32 10, i32 23"   --->   Operation 5378 'partselect' 'mult_V_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln818_1150 = sext i14 %mult_V_2242"   --->   Operation 5379 'sext' 'sext_ln818_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5380 [1/1] (0.83ns)   --->   "%r_V_2141 = sub i25 %sext_ln1273_649, i25 %sext_ln1273_646"   --->   Operation 5380 'sub' 'r_V_2141' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5381 [1/1] (0.00ns)   --->   "%mult_V_2243 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2141, i32 10, i32 24"   --->   Operation 5381 'partselect' 'mult_V_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln818_1151 = sext i15 %mult_V_2243"   --->   Operation 5382 'sext' 'sext_ln818_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5383 [1/1] (1.94ns)   --->   "%r_V_2142 = mul i24 %sext_ln70_552, i24 16777124"   --->   Operation 5383 'mul' 'r_V_2142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5384 [1/1] (0.00ns)   --->   "%mult_V_2244 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2142, i32 10, i32 23"   --->   Operation 5384 'partselect' 'mult_V_2244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln17_877 = sext i14 %mult_V_2244" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5385 'sext' 'sext_ln17_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5386 [1/1] (0.00ns)   --->   "%sext_ln70_556 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5386 'sext' 'sext_ln70_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln70_557 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5387 'sext' 'sext_ln70_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5388 [1/1] (0.00ns)   --->   "%sext_ln70_558 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5388 'sext' 'sext_ln70_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln70_559 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5389 'sext' 'sext_ln70_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln70_560 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5390 'sext' 'sext_ln70_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5391 [1/1] (0.00ns)   --->   "%sext_ln70_561 = sext i16 %p_read_146" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5391 'sext' 'sext_ln70_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5392 [1/1] (0.00ns)   --->   "%shl_ln1273_464 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_146, i4 0"   --->   Operation 5392 'bitconcatenate' 'shl_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i20 %shl_ln1273_464"   --->   Operation 5393 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5394 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i20 %shl_ln1273_464"   --->   Operation 5394 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5395 [1/1] (0.80ns)   --->   "%sub_ln1273_563 = sub i21 0, i21 %sext_ln1273_652"   --->   Operation 5395 'sub' 'sub_ln1273_563' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5396 [1/1] (0.00ns)   --->   "%shl_ln1273_465 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_146, i2 0"   --->   Operation 5396 'bitconcatenate' 'shl_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i18 %shl_ln1273_465"   --->   Operation 5397 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5398 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i18 %shl_ln1273_465"   --->   Operation 5398 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5399 [1/1] (0.81ns)   --->   "%r_V_2143 = sub i21 %sub_ln1273_563, i21 %sext_ln1273_654"   --->   Operation 5399 'sub' 'r_V_2143' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5400 [1/1] (0.00ns)   --->   "%mult_V_2245 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2143, i32 10, i32 20"   --->   Operation 5400 'partselect' 'mult_V_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln818_1152 = sext i11 %mult_V_2245"   --->   Operation 5401 'sext' 'sext_ln818_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5402 [1/1] (1.94ns)   --->   "%r_V_2144 = mul i25 %sext_ln70_561, i25 216"   --->   Operation 5402 'mul' 'r_V_2144' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5403 [1/1] (0.00ns)   --->   "%mult_V_2246 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2144, i32 10, i32 24"   --->   Operation 5403 'partselect' 'mult_V_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5404 [1/1] (0.00ns)   --->   "%sext_ln818_1153 = sext i15 %mult_V_2246"   --->   Operation 5404 'sext' 'sext_ln818_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5405 [1/1] (1.94ns)   --->   "%r_V_2145 = mul i26 %sext_ln70_560, i26 67108599"   --->   Operation 5405 'mul' 'r_V_2145' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5406 [1/1] (0.00ns)   --->   "%mult_V_2247 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2145, i32 10, i32 25"   --->   Operation 5406 'partselect' 'mult_V_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5407 [1/1] (1.94ns)   --->   "%r_V_2146 = mul i24 %sext_ln70_559, i24 16777101"   --->   Operation 5407 'mul' 'r_V_2146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5408 [1/1] (0.00ns)   --->   "%mult_V_2248 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2146, i32 10, i32 23"   --->   Operation 5408 'partselect' 'mult_V_2248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5409 [1/1] (0.00ns)   --->   "%sext_ln17_878 = sext i14 %mult_V_2248" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5409 'sext' 'sext_ln17_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5410 [1/1] (0.00ns)   --->   "%shl_ln1273_466 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_146, i8 0"   --->   Operation 5410 'bitconcatenate' 'shl_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5411 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i24 %shl_ln1273_466"   --->   Operation 5411 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5412 [1/1] (0.00ns)   --->   "%shl_ln1273_467 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_146, i1 0"   --->   Operation 5412 'bitconcatenate' 'shl_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i17 %shl_ln1273_467"   --->   Operation 5413 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i17 %shl_ln1273_467"   --->   Operation 5414 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5415 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i17 %shl_ln1273_467"   --->   Operation 5415 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5416 [1/1] (0.83ns)   --->   "%r_V_2147 = sub i25 %sext_ln1273_658, i25 %sext_ln1273_655"   --->   Operation 5416 'sub' 'r_V_2147' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5417 [1/1] (0.00ns)   --->   "%mult_V_2249 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2147, i32 10, i32 24"   --->   Operation 5417 'partselect' 'mult_V_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5418 [1/1] (0.00ns)   --->   "%sext_ln818_1154 = sext i15 %mult_V_2249"   --->   Operation 5418 'sext' 'sext_ln818_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5419 [1/1] (1.94ns)   --->   "%r_V_2148 = mul i25 %sext_ln70_561, i25 134"   --->   Operation 5419 'mul' 'r_V_2148' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5420 [1/1] (0.00ns)   --->   "%mult_V_2250 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2148, i32 10, i32 24"   --->   Operation 5420 'partselect' 'mult_V_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5421 [1/1] (0.00ns)   --->   "%sext_ln818_1155 = sext i15 %mult_V_2250"   --->   Operation 5421 'sext' 'sext_ln818_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5422 [1/1] (1.94ns)   --->   "%r_V_2149 = mul i24 %sext_ln70_559, i24 79"   --->   Operation 5422 'mul' 'r_V_2149' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5423 [1/1] (0.00ns)   --->   "%mult_V_2251 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2149, i32 10, i32 23"   --->   Operation 5423 'partselect' 'mult_V_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5424 [1/1] (0.00ns)   --->   "%sext_ln818_1156 = sext i14 %mult_V_2251"   --->   Operation 5424 'sext' 'sext_ln818_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5425 [1/1] (1.94ns)   --->   "%r_V_2150 = mul i25 %sext_ln70_561, i25 33554273"   --->   Operation 5425 'mul' 'r_V_2150' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5426 [1/1] (0.00ns)   --->   "%mult_V_2252 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2150, i32 10, i32 24"   --->   Operation 5426 'partselect' 'mult_V_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5427 [1/1] (0.00ns)   --->   "%sext_ln818_1157 = sext i15 %mult_V_2252"   --->   Operation 5427 'sext' 'sext_ln818_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5428 [1/1] (1.94ns)   --->   "%r_V_2151 = mul i25 %sext_ln70_561, i25 33554299"   --->   Operation 5428 'mul' 'r_V_2151' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5429 [1/1] (0.00ns)   --->   "%mult_V_2253 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2151, i32 10, i32 24"   --->   Operation 5429 'partselect' 'mult_V_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln818_1158 = sext i15 %mult_V_2253"   --->   Operation 5430 'sext' 'sext_ln818_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5431 [1/1] (1.94ns)   --->   "%r_V_2152 = mul i24 %sext_ln70_559, i24 16777093"   --->   Operation 5431 'mul' 'r_V_2152' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5432 [1/1] (0.00ns)   --->   "%mult_V_2254 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2152, i32 10, i32 23"   --->   Operation 5432 'partselect' 'mult_V_2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln17_879 = sext i14 %mult_V_2254" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5433 'sext' 'sext_ln17_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5434 [1/1] (0.83ns)   --->   "%r_V_2153 = add i25 %sext_ln1273_655, i25 %sext_ln1273_653"   --->   Operation 5434 'add' 'r_V_2153' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5435 [1/1] (0.00ns)   --->   "%mult_V_2255 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2153, i32 10, i32 24"   --->   Operation 5435 'partselect' 'mult_V_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5436 [1/1] (0.00ns)   --->   "%sext_ln818_1159 = sext i15 %mult_V_2255"   --->   Operation 5436 'sext' 'sext_ln818_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5437 [1/1] (1.94ns)   --->   "%r_V_2154 = mul i24 %sext_ln70_559, i24 16777097"   --->   Operation 5437 'mul' 'r_V_2154' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5438 [1/1] (0.00ns)   --->   "%mult_V_2256 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2154, i32 10, i32 23"   --->   Operation 5438 'partselect' 'mult_V_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5439 [1/1] (0.00ns)   --->   "%sext_ln818_1160 = sext i14 %mult_V_2256"   --->   Operation 5439 'sext' 'sext_ln818_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5440 [1/1] (1.94ns)   --->   "%r_V_2155 = mul i23 %sext_ln70_557, i23 46"   --->   Operation 5440 'mul' 'r_V_2155' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5441 [1/1] (0.00ns)   --->   "%mult_V_2257 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2155, i32 10, i32 22"   --->   Operation 5441 'partselect' 'mult_V_2257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5442 [1/1] (0.00ns)   --->   "%sext_ln818_1161 = sext i13 %mult_V_2257"   --->   Operation 5442 'sext' 'sext_ln818_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5443 [1/1] (1.94ns)   --->   "%r_V_2156 = mul i25 %sext_ln70_561, i25 33554253"   --->   Operation 5443 'mul' 'r_V_2156' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5444 [1/1] (0.00ns)   --->   "%mult_V_2258 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2156, i32 10, i32 24"   --->   Operation 5444 'partselect' 'mult_V_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln818_1162 = sext i15 %mult_V_2258"   --->   Operation 5445 'sext' 'sext_ln818_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5446 [1/1] (0.78ns)   --->   "%r_V_2157 = sub i17 0, i17 %sext_ln70_558"   --->   Operation 5446 'sub' 'r_V_2157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5447 [1/1] (0.00ns)   --->   "%mult_V_2259 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2157, i32 10, i32 16"   --->   Operation 5447 'partselect' 'mult_V_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5448 [1/1] (0.00ns)   --->   "%sext_ln17_880 = sext i7 %mult_V_2259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5448 'sext' 'sext_ln17_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5449 [1/1] (0.81ns)   --->   "%r_V_2158 = sub i21 %sub_ln1273_563, i21 %sext_ln1273_657"   --->   Operation 5449 'sub' 'r_V_2158' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5450 [1/1] (0.00ns)   --->   "%mult_V_2260 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2158, i32 10, i32 20"   --->   Operation 5450 'partselect' 'mult_V_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln17_881 = sext i11 %mult_V_2260" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5451 'sext' 'sext_ln17_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5452 [1/1] (0.00ns)   --->   "%shl_ln1273_468 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_146, i5 0"   --->   Operation 5452 'bitconcatenate' 'shl_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i21 %shl_ln1273_468"   --->   Operation 5453 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_568 = sub i22 0, i22 %sext_ln1273_659"   --->   Operation 5454 'sub' 'sub_ln1273_568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5455 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2159 = sub i22 %sub_ln1273_568, i22 %sext_ln1273_656"   --->   Operation 5455 'sub' 'r_V_2159' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5456 [1/1] (0.00ns)   --->   "%mult_V_2261 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2159, i32 10, i32 21"   --->   Operation 5456 'partselect' 'mult_V_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln17_882 = sext i12 %mult_V_2261" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5457 'sext' 'sext_ln17_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5458 [1/1] (1.94ns)   --->   "%r_V_2160 = mul i25 %sext_ln70_561, i25 222"   --->   Operation 5458 'mul' 'r_V_2160' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5459 [1/1] (0.00ns)   --->   "%mult_V_2262 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2160, i32 10, i32 24"   --->   Operation 5459 'partselect' 'mult_V_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5460 [1/1] (0.00ns)   --->   "%sext_ln818_1163 = sext i15 %mult_V_2262"   --->   Operation 5460 'sext' 'sext_ln818_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5461 [1/1] (1.94ns)   --->   "%r_V_2161 = mul i24 %sext_ln70_559, i24 87"   --->   Operation 5461 'mul' 'r_V_2161' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5462 [1/1] (0.00ns)   --->   "%mult_V_2263 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2161, i32 10, i32 23"   --->   Operation 5462 'partselect' 'mult_V_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5463 [1/1] (0.00ns)   --->   "%sext_ln818_1164 = sext i14 %mult_V_2263"   --->   Operation 5463 'sext' 'sext_ln818_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5464 [1/1] (0.81ns)   --->   "%r_V_2162 = add i22 %sext_ln1273_659, i22 %sext_ln70_556"   --->   Operation 5464 'add' 'r_V_2162' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5465 [1/1] (0.00ns)   --->   "%mult_V_2264 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2162, i32 10, i32 21"   --->   Operation 5465 'partselect' 'mult_V_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5466 [1/1] (0.00ns)   --->   "%sext_ln818_1165 = sext i12 %mult_V_2264"   --->   Operation 5466 'sext' 'sext_ln818_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5467 [1/1] (0.00ns)   --->   "%shl_ln1273_469 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_146, i3 0"   --->   Operation 5467 'bitconcatenate' 'shl_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5468 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i19 %shl_ln1273_469"   --->   Operation 5468 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5469 [1/1] (0.81ns)   --->   "%r_V_2163 = add i22 %sext_ln1273_659, i22 %sext_ln1273_660"   --->   Operation 5469 'add' 'r_V_2163' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5470 [1/1] (0.00ns)   --->   "%mult_V_2265 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2163, i32 10, i32 21"   --->   Operation 5470 'partselect' 'mult_V_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5471 [1/1] (0.00ns)   --->   "%sext_ln17_883 = sext i12 %mult_V_2265" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5471 'sext' 'sext_ln17_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5472 [1/1] (1.94ns)   --->   "%r_V_2164 = mul i24 %sext_ln70_559, i24 16777123"   --->   Operation 5472 'mul' 'r_V_2164' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5473 [1/1] (0.00ns)   --->   "%mult_V_2266 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2164, i32 10, i32 23"   --->   Operation 5473 'partselect' 'mult_V_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5474 [1/1] (0.00ns)   --->   "%sext_ln818_1166 = sext i14 %mult_V_2266"   --->   Operation 5474 'sext' 'sext_ln818_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5475 [1/1] (0.00ns)   --->   "%shl_ln1273_470 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_146, i7 0"   --->   Operation 5475 'bitconcatenate' 'shl_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5476 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i23 %shl_ln1273_470"   --->   Operation 5476 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5477 [1/1] (0.82ns)   --->   "%r_V_2165 = add i24 %sext_ln1273_661, i24 %sext_ln1273_651"   --->   Operation 5477 'add' 'r_V_2165' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5478 [1/1] (0.00ns)   --->   "%mult_V_2267 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2165, i32 10, i32 23"   --->   Operation 5478 'partselect' 'mult_V_2267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5479 [1/1] (0.00ns)   --->   "%sext_ln818_1167 = sext i14 %mult_V_2267"   --->   Operation 5479 'sext' 'sext_ln818_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5480 [1/1] (0.00ns)   --->   "%sext_ln17_884 = sext i14 %mult_V_2267" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5480 'sext' 'sext_ln17_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5481 [1/1] (1.94ns)   --->   "%r_V_2166 = mul i24 %sext_ln70_559, i24 97"   --->   Operation 5481 'mul' 'r_V_2166' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5482 [1/1] (0.00ns)   --->   "%mult_V_2268 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2166, i32 10, i32 23"   --->   Operation 5482 'partselect' 'mult_V_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln17_885 = sext i14 %mult_V_2268" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5483 'sext' 'sext_ln17_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5484 [1/1] (1.94ns)   --->   "%r_V_2167 = mul i22 %sext_ln70_556, i22 23"   --->   Operation 5484 'mul' 'r_V_2167' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5485 [1/1] (0.00ns)   --->   "%mult_V_2269 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2167, i32 10, i32 21"   --->   Operation 5485 'partselect' 'mult_V_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5486 [1/1] (0.00ns)   --->   "%sext_ln17_886 = sext i12 %mult_V_2269" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5486 'sext' 'sext_ln17_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5487 [1/1] (0.00ns)   --->   "%sext_ln70_562 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5487 'sext' 'sext_ln70_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln70_563 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5488 'sext' 'sext_ln70_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5489 [1/1] (0.00ns)   --->   "%sext_ln70_564 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5489 'sext' 'sext_ln70_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln70_565 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5490 'sext' 'sext_ln70_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln70_566 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5491 'sext' 'sext_ln70_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5492 [1/1] (0.00ns)   --->   "%sext_ln70_567 = sext i16 %p_read_145" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5492 'sext' 'sext_ln70_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5493 [1/1] (1.94ns)   --->   "%r_V_2168 = mul i25 %sext_ln70_567, i25 140"   --->   Operation 5493 'mul' 'r_V_2168' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5494 [1/1] (0.00ns)   --->   "%mult_V_2270 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2168, i32 10, i32 24"   --->   Operation 5494 'partselect' 'mult_V_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5495 [1/1] (0.00ns)   --->   "%sext_ln818_1168 = sext i15 %mult_V_2270"   --->   Operation 5495 'sext' 'sext_ln818_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5496 [1/1] (0.78ns)   --->   "%r_V_2169 = sub i17 0, i17 %sext_ln70_566"   --->   Operation 5496 'sub' 'r_V_2169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5497 [1/1] (0.00ns)   --->   "%mult_V_2271 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2169, i32 10, i32 16"   --->   Operation 5497 'partselect' 'mult_V_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln17_887 = sext i7 %mult_V_2271" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5498 'sext' 'sext_ln17_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln17_888 = sext i7 %mult_V_2271" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5499 'sext' 'sext_ln17_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5500 [1/1] (0.00ns)   --->   "%shl_ln1273_471 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_145, i7 0"   --->   Operation 5500 'bitconcatenate' 'shl_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i23 %shl_ln1273_471"   --->   Operation 5501 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_571 = sub i24 0, i24 %sext_ln1273_662"   --->   Operation 5502 'sub' 'sub_ln1273_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5503 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2170 = sub i24 %sub_ln1273_571, i24 %sext_ln70_564"   --->   Operation 5503 'sub' 'r_V_2170' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5504 [1/1] (0.00ns)   --->   "%mult_V_2272 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2170, i32 10, i32 23"   --->   Operation 5504 'partselect' 'mult_V_2272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln818_1170 = sext i14 %mult_V_2272"   --->   Operation 5505 'sext' 'sext_ln818_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5506 [1/1] (1.94ns)   --->   "%r_V_2171 = mul i24 %sext_ln70_564, i24 16777143"   --->   Operation 5506 'mul' 'r_V_2171' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5507 [1/1] (0.00ns)   --->   "%mult_V_2273 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2171, i32 10, i32 23"   --->   Operation 5507 'partselect' 'mult_V_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5508 [1/1] (0.00ns)   --->   "%sext_ln17_889 = sext i14 %mult_V_2273" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5508 'sext' 'sext_ln17_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5509 [1/1] (0.00ns)   --->   "%shl_ln1273_472 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_145, i5 0"   --->   Operation 5509 'bitconcatenate' 'shl_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i21 %shl_ln1273_472"   --->   Operation 5510 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5511 [1/1] (0.81ns)   --->   "%r_V_2172 = add i22 %sext_ln1273_663, i22 %sext_ln70_562"   --->   Operation 5511 'add' 'r_V_2172' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5512 [1/1] (0.00ns)   --->   "%mult_V_2274 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2172, i32 10, i32 21"   --->   Operation 5512 'partselect' 'mult_V_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5513 [1/1] (0.00ns)   --->   "%sext_ln818_1171 = sext i12 %mult_V_2274"   --->   Operation 5513 'sext' 'sext_ln818_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5514 [1/1] (0.00ns)   --->   "%shl_ln1273_473 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_145, i4 0"   --->   Operation 5514 'bitconcatenate' 'shl_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i20 %shl_ln1273_473"   --->   Operation 5515 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i20 %shl_ln1273_473"   --->   Operation 5516 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5517 [1/1] (0.00ns)   --->   "%shl_ln1273_474 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_145, i1 0"   --->   Operation 5517 'bitconcatenate' 'shl_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5518 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i17 %shl_ln1273_474"   --->   Operation 5518 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5519 [1/1] (0.80ns)   --->   "%r_V_2173 = add i21 %sext_ln1273_665, i21 %sext_ln1273_666"   --->   Operation 5519 'add' 'r_V_2173' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5520 [1/1] (0.00ns)   --->   "%mult_V_2275 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2173, i32 10, i32 20"   --->   Operation 5520 'partselect' 'mult_V_2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln17_890 = sext i11 %mult_V_2275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5521 'sext' 'sext_ln17_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln17_891 = sext i11 %mult_V_2275" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5522 'sext' 'sext_ln17_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5523 [1/1] (1.94ns)   --->   "%r_V_2174 = mul i24 %sext_ln70_564, i24 99"   --->   Operation 5523 'mul' 'r_V_2174' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5524 [1/1] (0.00ns)   --->   "%mult_V_2276 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2174, i32 10, i32 23"   --->   Operation 5524 'partselect' 'mult_V_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln17_892 = sext i14 %mult_V_2276" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5525 'sext' 'sext_ln17_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_573 = sub i22 0, i22 %sext_ln1273_663"   --->   Operation 5526 'sub' 'sub_ln1273_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5527 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2175 = sub i22 %sub_ln1273_573, i22 %sext_ln70_562"   --->   Operation 5527 'sub' 'r_V_2175' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5528 [1/1] (0.00ns)   --->   "%mult_V_2277 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2175, i32 10, i32 21"   --->   Operation 5528 'partselect' 'mult_V_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln818_1172 = sext i12 %mult_V_2277"   --->   Operation 5529 'sext' 'sext_ln818_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5530 [1/1] (1.94ns)   --->   "%r_V_2176 = mul i23 %sext_ln70_565, i23 50"   --->   Operation 5530 'mul' 'r_V_2176' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5531 [1/1] (0.00ns)   --->   "%mult_V_2278 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2176, i32 10, i32 22"   --->   Operation 5531 'partselect' 'mult_V_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln17_893 = sext i13 %mult_V_2278" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5532 'sext' 'sext_ln17_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5533 [1/1] (1.94ns)   --->   "%r_V_2177 = mul i25 %sext_ln70_567, i25 33554263"   --->   Operation 5533 'mul' 'r_V_2177' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5534 [1/1] (0.00ns)   --->   "%mult_V_2279 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2177, i32 10, i32 24"   --->   Operation 5534 'partselect' 'mult_V_2279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5535 [1/1] (0.00ns)   --->   "%sext_ln818_1173 = sext i15 %mult_V_2279"   --->   Operation 5535 'sext' 'sext_ln818_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5536 [1/1] (1.94ns)   --->   "%r_V_2178 = mul i23 %sext_ln70_565, i23 52"   --->   Operation 5536 'mul' 'r_V_2178' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5537 [1/1] (0.00ns)   --->   "%mult_V_2280 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2178, i32 10, i32 22"   --->   Operation 5537 'partselect' 'mult_V_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln17_894 = sext i13 %mult_V_2280" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5538 'sext' 'sext_ln17_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5539 [1/1] (0.00ns)   --->   "%mult_V_2281 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_145, i32 3, i32 15"   --->   Operation 5539 'partselect' 'mult_V_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5540 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i13 %mult_V_2281" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5540 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5541 [1/1] (1.94ns)   --->   "%r_V_2179 = mul i21 %sext_ln70_563, i21 11"   --->   Operation 5541 'mul' 'r_V_2179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5542 [1/1] (0.00ns)   --->   "%mult_V_2282 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2179, i32 10, i32 20"   --->   Operation 5542 'partselect' 'mult_V_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5543 [1/1] (0.00ns)   --->   "%sext_ln17_895 = sext i11 %mult_V_2282" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5543 'sext' 'sext_ln17_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5544 [1/1] (1.94ns)   --->   "%r_V_2180 = mul i23 %sext_ln70_565, i23 46"   --->   Operation 5544 'mul' 'r_V_2180' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5545 [1/1] (0.00ns)   --->   "%mult_V_2283 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2180, i32 10, i32 22"   --->   Operation 5545 'partselect' 'mult_V_2283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln818_1174 = sext i13 %mult_V_2283"   --->   Operation 5546 'sext' 'sext_ln818_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5547 [1/1] (0.00ns)   --->   "%shl_ln1273_475 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_145, i2 0"   --->   Operation 5547 'bitconcatenate' 'shl_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i18 %shl_ln1273_475"   --->   Operation 5548 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5549 [1/1] (0.81ns)   --->   "%r_V_2181 = sub i22 %sext_ln1273_663, i22 %sext_ln1273_667"   --->   Operation 5549 'sub' 'r_V_2181' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5550 [1/1] (0.00ns)   --->   "%mult_V_2284 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2181, i32 10, i32 21"   --->   Operation 5550 'partselect' 'mult_V_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln17_896 = sext i12 %mult_V_2284" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5551 'sext' 'sext_ln17_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5552 [1/1] (1.94ns)   --->   "%r_V_2182 = mul i24 %sext_ln70_564, i24 85"   --->   Operation 5552 'mul' 'r_V_2182' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5553 [1/1] (0.00ns)   --->   "%mult_V_2285 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2182, i32 10, i32 23"   --->   Operation 5553 'partselect' 'mult_V_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln818_1175 = sext i14 %mult_V_2285"   --->   Operation 5554 'sext' 'sext_ln818_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5555 [1/1] (1.94ns)   --->   "%r_V_2183 = mul i23 %sext_ln70_565, i23 8388556"   --->   Operation 5555 'mul' 'r_V_2183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5556 [1/1] (0.00ns)   --->   "%mult_V_2286 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2183, i32 10, i32 22"   --->   Operation 5556 'partselect' 'mult_V_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln17_897 = sext i13 %mult_V_2286" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5557 'sext' 'sext_ln17_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5558 [1/1] (0.82ns)   --->   "%r_V_2184 = add i24 %sext_ln1273_662, i24 %sext_ln1273_664"   --->   Operation 5558 'add' 'r_V_2184' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5559 [1/1] (0.00ns)   --->   "%mult_V_2287 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2184, i32 10, i32 23"   --->   Operation 5559 'partselect' 'mult_V_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln17_898 = sext i14 %mult_V_2287" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5560 'sext' 'sext_ln17_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5561 [1/1] (1.94ns)   --->   "%r_V_2185 = mul i24 %sext_ln70_564, i24 16777103"   --->   Operation 5561 'mul' 'r_V_2185' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5562 [1/1] (0.00ns)   --->   "%mult_V_2288 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2185, i32 10, i32 23"   --->   Operation 5562 'partselect' 'mult_V_2288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5563 [1/1] (0.00ns)   --->   "%sext_ln17_899 = sext i14 %mult_V_2288" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5563 'sext' 'sext_ln17_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5564 [1/1] (0.00ns)   --->   "%mult_V_2289 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_145, i32 6, i32 15"   --->   Operation 5564 'partselect' 'mult_V_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln17_900 = sext i10 %mult_V_2289" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5565 'sext' 'sext_ln17_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5566 [1/1] (1.94ns)   --->   "%r_V_2186 = mul i24 %sext_ln70_564, i24 78"   --->   Operation 5566 'mul' 'r_V_2186' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5567 [1/1] (0.00ns)   --->   "%mult_V_2290 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2186, i32 10, i32 23"   --->   Operation 5567 'partselect' 'mult_V_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln17_901 = sext i14 %mult_V_2290" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5568 'sext' 'sext_ln17_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5569 [1/1] (1.94ns)   --->   "%r_V_2187 = mul i24 %sext_ln70_564, i24 16777130"   --->   Operation 5569 'mul' 'r_V_2187' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5570 [1/1] (0.00ns)   --->   "%mult_V_2291 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2187, i32 10, i32 23"   --->   Operation 5570 'partselect' 'mult_V_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln818_1176 = sext i14 %mult_V_2291"   --->   Operation 5571 'sext' 'sext_ln818_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln70_568 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5572 'sext' 'sext_ln70_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln70_569 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5573 'sext' 'sext_ln70_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln70_570 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5574 'sext' 'sext_ln70_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln70_571 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5575 'sext' 'sext_ln70_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln70_572 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5576 'sext' 'sext_ln70_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln70_573 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5577 'sext' 'sext_ln70_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln70_574 = sext i16 %p_read_144" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5578 'sext' 'sext_ln70_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5579 [1/1] (1.94ns)   --->   "%r_V_2188 = mul i25 %sext_ln70_574, i25 165"   --->   Operation 5579 'mul' 'r_V_2188' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5580 [1/1] (0.00ns)   --->   "%mult_V_2292 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2188, i32 10, i32 24"   --->   Operation 5580 'partselect' 'mult_V_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln818_1177 = sext i15 %mult_V_2292"   --->   Operation 5581 'sext' 'sext_ln818_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5582 [1/1] (1.94ns)   --->   "%r_V_2189 = mul i24 %sext_ln70_573, i24 16777103"   --->   Operation 5582 'mul' 'r_V_2189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5583 [1/1] (0.00ns)   --->   "%mult_V_2293 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2189, i32 10, i32 23"   --->   Operation 5583 'partselect' 'mult_V_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln17_902 = sext i14 %mult_V_2293" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5584 'sext' 'sext_ln17_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5585 [1/1] (1.94ns)   --->   "%r_V_2190 = mul i24 %sext_ln70_573, i24 118"   --->   Operation 5585 'mul' 'r_V_2190' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5586 [1/1] (0.00ns)   --->   "%mult_V_2294 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2190, i32 10, i32 23"   --->   Operation 5586 'partselect' 'mult_V_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5587 [1/1] (0.00ns)   --->   "%sext_ln17_903 = sext i14 %mult_V_2294" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5587 'sext' 'sext_ln17_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5588 [1/1] (1.94ns)   --->   "%r_V_2191 = mul i25 %sext_ln70_574, i25 33554251"   --->   Operation 5588 'mul' 'r_V_2191' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5589 [1/1] (0.00ns)   --->   "%mult_V_2295 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2191, i32 10, i32 24"   --->   Operation 5589 'partselect' 'mult_V_2295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln818_1178 = sext i15 %mult_V_2295"   --->   Operation 5590 'sext' 'sext_ln818_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5591 [1/1] (0.00ns)   --->   "%shl_ln1273_476 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_144, i4 0"   --->   Operation 5591 'bitconcatenate' 'shl_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5592 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i20 %shl_ln1273_476"   --->   Operation 5592 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5593 [1/1] (0.00ns)   --->   "%shl_ln1273_477 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_144, i2 0"   --->   Operation 5593 'bitconcatenate' 'shl_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i18 %shl_ln1273_477"   --->   Operation 5594 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5595 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i18 %shl_ln1273_477"   --->   Operation 5595 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5596 [1/1] (0.80ns)   --->   "%r_V_2192 = add i21 %sext_ln1273_668, i21 %sext_ln1273_670"   --->   Operation 5596 'add' 'r_V_2192' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5597 [1/1] (0.00ns)   --->   "%mult_V_2296 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2192, i32 10, i32 20"   --->   Operation 5597 'partselect' 'mult_V_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5598 [1/1] (0.00ns)   --->   "%sext_ln17_904 = sext i11 %mult_V_2296" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5598 'sext' 'sext_ln17_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5599 [1/1] (1.94ns)   --->   "%mul_ln1270_50 = mul i26 %sext_ln70_571, i26 67108090"   --->   Operation 5599 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5600 [1/1] (0.00ns)   --->   "%mult_V_2297 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_50, i32 10, i32 25"   --->   Operation 5600 'partselect' 'mult_V_2297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5601 [1/1] (0.79ns)   --->   "%r_V_2193 = add i19 %sext_ln1273_669, i19 %sext_ln70_572"   --->   Operation 5601 'add' 'r_V_2193' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5602 [1/1] (0.00ns)   --->   "%mult_V_2298 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2193, i32 10, i32 18"   --->   Operation 5602 'partselect' 'mult_V_2298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5603 [1/1] (0.00ns)   --->   "%sext_ln17_905 = sext i9 %mult_V_2298" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5603 'sext' 'sext_ln17_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5604 [1/1] (1.94ns)   --->   "%r_V_2194 = mul i26 %sext_ln70_571, i26 286"   --->   Operation 5604 'mul' 'r_V_2194' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5605 [1/1] (0.00ns)   --->   "%mult_V_2299 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2194, i32 10, i32 25"   --->   Operation 5605 'partselect' 'mult_V_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5606 [1/1] (0.80ns)   --->   "%r_V_2195 = sub i21 %sext_ln1273_668, i21 %sext_ln70_570"   --->   Operation 5606 'sub' 'r_V_2195' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5607 [1/1] (0.00ns)   --->   "%mult_V_2300 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2195, i32 10, i32 20"   --->   Operation 5607 'partselect' 'mult_V_2300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln17_906 = sext i11 %mult_V_2300" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5608 'sext' 'sext_ln17_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5609 [1/1] (1.94ns)   --->   "%r_V_2196 = mul i26 %sext_ln70_571, i26 67108455"   --->   Operation 5609 'mul' 'r_V_2196' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5610 [1/1] (0.00ns)   --->   "%mult_V_2301 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2196, i32 10, i32 25"   --->   Operation 5610 'partselect' 'mult_V_2301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5611 [1/1] (1.94ns)   --->   "%r_V_2197 = mul i24 %sext_ln70_573, i24 109"   --->   Operation 5611 'mul' 'r_V_2197' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5612 [1/1] (0.00ns)   --->   "%mult_V_2302 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2197, i32 10, i32 23"   --->   Operation 5612 'partselect' 'mult_V_2302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5613 [1/1] (0.00ns)   --->   "%sext_ln17_907 = sext i14 %mult_V_2302" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5613 'sext' 'sext_ln17_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5614 [1/1] (0.00ns)   --->   "%mult_V_2303 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %p_read_144, i32 9, i32 15"   --->   Operation 5614 'partselect' 'mult_V_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln17_57 = sext i7 %mult_V_2303" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5615 'sext' 'sext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5616 [1/1] (1.94ns)   --->   "%r_V_2198 = mul i25 %sext_ln70_574, i25 33554232"   --->   Operation 5616 'mul' 'r_V_2198' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5617 [1/1] (0.00ns)   --->   "%mult_V_2304 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2198, i32 10, i32 24"   --->   Operation 5617 'partselect' 'mult_V_2304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5618 [1/1] (0.00ns)   --->   "%sext_ln818_1179 = sext i15 %mult_V_2304"   --->   Operation 5618 'sext' 'sext_ln818_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5619 [1/1] (1.94ns)   --->   "%r_V_2199 = mul i26 %sext_ln70_571, i26 499"   --->   Operation 5619 'mul' 'r_V_2199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5620 [1/1] (0.00ns)   --->   "%mult_V_2305 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2199, i32 10, i32 25"   --->   Operation 5620 'partselect' 'mult_V_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5621 [1/1] (1.94ns)   --->   "%r_V_2200 = mul i25 %sext_ln70_574, i25 154"   --->   Operation 5621 'mul' 'r_V_2200' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5622 [1/1] (0.00ns)   --->   "%mult_V_2306 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2200, i32 10, i32 24"   --->   Operation 5622 'partselect' 'mult_V_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5623 [1/1] (0.00ns)   --->   "%sext_ln818_1180 = sext i15 %mult_V_2306"   --->   Operation 5623 'sext' 'sext_ln818_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5624 [1/1] (1.94ns)   --->   "%r_V_2201 = mul i21 %sext_ln70_570, i21 2097141"   --->   Operation 5624 'mul' 'r_V_2201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5625 [1/1] (0.00ns)   --->   "%mult_V_2307 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2201, i32 10, i32 20"   --->   Operation 5625 'partselect' 'mult_V_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln818_1181 = sext i11 %mult_V_2307"   --->   Operation 5626 'sext' 'sext_ln818_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5627 [1/1] (1.94ns)   --->   "%r_V_2202 = mul i23 %sext_ln70_569, i23 58"   --->   Operation 5627 'mul' 'r_V_2202' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5628 [1/1] (0.00ns)   --->   "%mult_V_2308 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2202, i32 10, i32 22"   --->   Operation 5628 'partselect' 'mult_V_2308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln17_908 = sext i13 %mult_V_2308" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5629 'sext' 'sext_ln17_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5630 [1/1] (1.94ns)   --->   "%r_V_2203 = mul i25 %sext_ln70_574, i25 179"   --->   Operation 5630 'mul' 'r_V_2203' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5631 [1/1] (0.00ns)   --->   "%mult_V_2309 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2203, i32 10, i32 24"   --->   Operation 5631 'partselect' 'mult_V_2309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5632 [1/1] (0.00ns)   --->   "%sext_ln818_1182 = sext i15 %mult_V_2309"   --->   Operation 5632 'sext' 'sext_ln818_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5633 [1/1] (1.94ns)   --->   "%r_V_2204 = mul i26 %sext_ln70_571, i26 316"   --->   Operation 5633 'mul' 'r_V_2204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5634 [1/1] (0.00ns)   --->   "%mult_V_2310 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2204, i32 10, i32 25"   --->   Operation 5634 'partselect' 'mult_V_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5635 [1/1] (1.94ns)   --->   "%r_V_2205 = mul i25 %sext_ln70_574, i25 33554203"   --->   Operation 5635 'mul' 'r_V_2205' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5636 [1/1] (0.00ns)   --->   "%mult_V_2311 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2205, i32 10, i32 24"   --->   Operation 5636 'partselect' 'mult_V_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln818_1183 = sext i15 %mult_V_2311"   --->   Operation 5637 'sext' 'sext_ln818_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5638 [1/1] (1.94ns)   --->   "%r_V_2206 = mul i24 %sext_ln70_573, i24 16777107"   --->   Operation 5638 'mul' 'r_V_2206' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5639 [1/1] (0.00ns)   --->   "%mult_V_2312 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2206, i32 10, i32 23"   --->   Operation 5639 'partselect' 'mult_V_2312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln17_909 = sext i14 %mult_V_2312" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5640 'sext' 'sext_ln17_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5641 [1/1] (1.94ns)   --->   "%r_V_2207 = mul i24 %sext_ln70_573, i24 84"   --->   Operation 5641 'mul' 'r_V_2207' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5642 [1/1] (0.00ns)   --->   "%mult_V_2313 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2207, i32 10, i32 23"   --->   Operation 5642 'partselect' 'mult_V_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5643 [1/1] (0.00ns)   --->   "%sext_ln17_910 = sext i14 %mult_V_2313" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5643 'sext' 'sext_ln17_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5644 [1/1] (1.94ns)   --->   "%r_V_2208 = mul i25 %sext_ln70_574, i25 33554224"   --->   Operation 5644 'mul' 'r_V_2208' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5645 [1/1] (0.00ns)   --->   "%mult_V_2314 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2208, i32 10, i32 24"   --->   Operation 5645 'partselect' 'mult_V_2314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5646 [1/1] (0.00ns)   --->   "%sext_ln818_1184 = sext i15 %mult_V_2314"   --->   Operation 5646 'sext' 'sext_ln818_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5647 [1/1] (0.78ns)   --->   "%r_V_2209 = sub i17 0, i17 %sext_ln70_568"   --->   Operation 5647 'sub' 'r_V_2209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5648 [1/1] (0.00ns)   --->   "%mult_V_2315 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2209, i32 10, i32 16"   --->   Operation 5648 'partselect' 'mult_V_2315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln17_911 = sext i7 %mult_V_2315" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5649 'sext' 'sext_ln17_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5650 [1/1] (1.94ns)   --->   "%r_V_2210 = mul i25 %sext_ln70_574, i25 232"   --->   Operation 5650 'mul' 'r_V_2210' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5651 [1/1] (0.00ns)   --->   "%mult_V_2316 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2210, i32 10, i32 24"   --->   Operation 5651 'partselect' 'mult_V_2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln818_1185 = sext i15 %mult_V_2316"   --->   Operation 5652 'sext' 'sext_ln818_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5653 [1/1] (1.94ns)   --->   "%r_V_2211 = mul i23 %sext_ln70_569, i23 8388563"   --->   Operation 5653 'mul' 'r_V_2211' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5654 [1/1] (0.00ns)   --->   "%mult_V_2317 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2211, i32 10, i32 22"   --->   Operation 5654 'partselect' 'mult_V_2317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5655 [1/1] (0.00ns)   --->   "%sext_ln17_912 = sext i13 %mult_V_2317" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5655 'sext' 'sext_ln17_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5656 [1/1] (1.94ns)   --->   "%r_V_2212 = mul i26 %sext_ln70_571, i26 334"   --->   Operation 5656 'mul' 'r_V_2212' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5657 [1/1] (0.00ns)   --->   "%mult_V_2318 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2212, i32 10, i32 25"   --->   Operation 5657 'partselect' 'mult_V_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5658 [1/1] (1.94ns)   --->   "%r_V_2213 = mul i26 %sext_ln70_571, i26 67108542"   --->   Operation 5658 'mul' 'r_V_2213' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5659 [1/1] (0.00ns)   --->   "%mult_V_2319 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2213, i32 10, i32 25"   --->   Operation 5659 'partselect' 'mult_V_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln70_575 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5660 'sext' 'sext_ln70_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5661 [1/1] (0.00ns)   --->   "%sext_ln70_576 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5661 'sext' 'sext_ln70_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5662 [1/1] (0.00ns)   --->   "%sext_ln70_577 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5662 'sext' 'sext_ln70_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln70_578 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5663 'sext' 'sext_ln70_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5664 [1/1] (0.00ns)   --->   "%sext_ln70_579 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5664 'sext' 'sext_ln70_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln70_580 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5665 'sext' 'sext_ln70_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5666 [1/1] (0.00ns)   --->   "%sext_ln70_581 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5666 'sext' 'sext_ln70_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln70_582 = sext i16 %p_read_143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5667 'sext' 'sext_ln70_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5668 [1/1] (0.00ns)   --->   "%shl_ln1273_478 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_143, i6 0"   --->   Operation 5668 'bitconcatenate' 'shl_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i22 %shl_ln1273_478"   --->   Operation 5669 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5670 [1/1] (0.00ns)   --->   "%shl_ln1273_479 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_143, i1 0"   --->   Operation 5670 'bitconcatenate' 'shl_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5671 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i17 %shl_ln1273_479"   --->   Operation 5671 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5672 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i17 %shl_ln1273_479"   --->   Operation 5672 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i17 %shl_ln1273_479"   --->   Operation 5673 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5674 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i17 %shl_ln1273_479"   --->   Operation 5674 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5675 [1/1] (0.82ns)   --->   "%r_V_2214 = sub i23 %sext_ln1273_675, i23 %sext_ln1273_671"   --->   Operation 5675 'sub' 'r_V_2214' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5676 [1/1] (0.00ns)   --->   "%mult_V_2320 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2214, i32 10, i32 22"   --->   Operation 5676 'partselect' 'mult_V_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5677 [1/1] (0.00ns)   --->   "%sext_ln818_1186 = sext i13 %mult_V_2320"   --->   Operation 5677 'sext' 'sext_ln818_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5678 [1/1] (0.79ns)   --->   "%r_V_2215 = sub i18 0, i18 %sext_ln1273_674"   --->   Operation 5678 'sub' 'r_V_2215' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5679 [1/1] (0.00ns)   --->   "%mult_V_2321 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2215, i32 10, i32 17"   --->   Operation 5679 'partselect' 'mult_V_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5680 [1/1] (0.00ns)   --->   "%sext_ln17_913 = sext i8 %mult_V_2321" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5680 'sext' 'sext_ln17_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5681 [1/1] (0.00ns)   --->   "%shl_ln1273_480 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_143, i4 0"   --->   Operation 5681 'bitconcatenate' 'shl_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i20 %shl_ln1273_480"   --->   Operation 5682 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i20 %shl_ln1273_480"   --->   Operation 5683 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5684 [1/1] (0.82ns)   --->   "%r_V_2216 = add i23 %sext_ln1273_671, i23 %sext_ln1273_677"   --->   Operation 5684 'add' 'r_V_2216' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5685 [1/1] (0.00ns)   --->   "%mult_V_2322 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2216, i32 10, i32 22"   --->   Operation 5685 'partselect' 'mult_V_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln17_914 = sext i13 %mult_V_2322" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5686 'sext' 'sext_ln17_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5687 [1/1] (1.94ns)   --->   "%r_V_2217 = mul i24 %sext_ln70_580, i24 117"   --->   Operation 5687 'mul' 'r_V_2217' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5688 [1/1] (0.00ns)   --->   "%mult_V_2323 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2217, i32 10, i32 23"   --->   Operation 5688 'partselect' 'mult_V_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln818_1187 = sext i14 %mult_V_2323"   --->   Operation 5689 'sext' 'sext_ln818_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5690 [1/1] (0.00ns)   --->   "%shl_ln1273_481 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_143, i2 0"   --->   Operation 5690 'bitconcatenate' 'shl_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i18 %shl_ln1273_481"   --->   Operation 5691 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i18 %shl_ln1273_481"   --->   Operation 5692 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5693 [1/1] (0.80ns)   --->   "%r_V_2218 = add i21 %sext_ln1273_676, i21 %sext_ln1273_679"   --->   Operation 5693 'add' 'r_V_2218' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5694 [1/1] (0.00ns)   --->   "%mult_V_2324 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2218, i32 10, i32 20"   --->   Operation 5694 'partselect' 'mult_V_2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5695 [1/1] (0.00ns)   --->   "%sext_ln17_915 = sext i11 %mult_V_2324" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5695 'sext' 'sext_ln17_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5696 [1/1] (1.94ns)   --->   "%r_V_2219 = mul i24 %sext_ln70_580, i24 16777146"   --->   Operation 5696 'mul' 'r_V_2219' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5697 [1/1] (0.00ns)   --->   "%mult_V_2325 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2219, i32 10, i32 23"   --->   Operation 5697 'partselect' 'mult_V_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln17_916 = sext i14 %mult_V_2325" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5698 'sext' 'sext_ln17_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5699 [1/1] (1.94ns)   --->   "%r_V_2220 = mul i24 %sext_ln70_580, i24 16777127"   --->   Operation 5699 'mul' 'r_V_2220' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5700 [1/1] (0.00ns)   --->   "%mult_V_2326 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2220, i32 10, i32 23"   --->   Operation 5700 'partselect' 'mult_V_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln17_917 = sext i14 %mult_V_2326" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5701 'sext' 'sext_ln17_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5702 [1/1] (1.94ns)   --->   "%r_V_2221 = mul i22 %sext_ln70_582, i22 4194285"   --->   Operation 5702 'mul' 'r_V_2221' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5703 [1/1] (0.00ns)   --->   "%mult_V_2327 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2221, i32 10, i32 21"   --->   Operation 5703 'partselect' 'mult_V_2327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln17_918 = sext i12 %mult_V_2327" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5704 'sext' 'sext_ln17_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5705 [1/1] (1.94ns)   --->   "%r_V_2222 = mul i25 %sext_ln70_579, i25 33554250"   --->   Operation 5705 'mul' 'r_V_2222' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5706 [1/1] (0.00ns)   --->   "%mult_V_2328 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2222, i32 10, i32 24"   --->   Operation 5706 'partselect' 'mult_V_2328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5707 [1/1] (0.00ns)   --->   "%sext_ln818_1188 = sext i15 %mult_V_2328"   --->   Operation 5707 'sext' 'sext_ln818_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5708 [1/1] (1.94ns)   --->   "%r_V_2223 = mul i24 %sext_ln70_580, i24 16777116"   --->   Operation 5708 'mul' 'r_V_2223' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5709 [1/1] (0.00ns)   --->   "%mult_V_2329 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2223, i32 10, i32 23"   --->   Operation 5709 'partselect' 'mult_V_2329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5710 [1/1] (0.00ns)   --->   "%sext_ln17_919 = sext i14 %mult_V_2329" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5710 'sext' 'sext_ln17_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5711 [1/1] (0.00ns)   --->   "%shl_ln1273_482 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_143, i7 0"   --->   Operation 5711 'bitconcatenate' 'shl_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i23 %shl_ln1273_482"   --->   Operation 5712 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5713 [1/1] (0.82ns)   --->   "%r_V_2224 = sub i24 %sext_ln1273_680, i24 %sext_ln1273_673"   --->   Operation 5713 'sub' 'r_V_2224' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5714 [1/1] (0.00ns)   --->   "%mult_V_2330 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2224, i32 10, i32 23"   --->   Operation 5714 'partselect' 'mult_V_2330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5715 [1/1] (0.00ns)   --->   "%sext_ln17_920 = sext i14 %mult_V_2330" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5715 'sext' 'sext_ln17_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5716 [1/1] (1.94ns)   --->   "%r_V_2225 = mul i25 %sext_ln70_579, i25 237"   --->   Operation 5716 'mul' 'r_V_2225' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5717 [1/1] (0.00ns)   --->   "%mult_V_2331 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2225, i32 10, i32 24"   --->   Operation 5717 'partselect' 'mult_V_2331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln818_1189 = sext i15 %mult_V_2331"   --->   Operation 5718 'sext' 'sext_ln818_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5719 [1/1] (1.94ns)   --->   "%r_V_2226 = mul i25 %sext_ln70_579, i25 33554282"   --->   Operation 5719 'mul' 'r_V_2226' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5720 [1/1] (0.00ns)   --->   "%mult_V_2332 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2226, i32 10, i32 24"   --->   Operation 5720 'partselect' 'mult_V_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5721 [1/1] (0.00ns)   --->   "%sext_ln818_1190 = sext i15 %mult_V_2332"   --->   Operation 5721 'sext' 'sext_ln818_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5722 [1/1] (1.94ns)   --->   "%r_V_2227 = mul i21 %sext_ln70_577, i21 2097141"   --->   Operation 5722 'mul' 'r_V_2227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5723 [1/1] (0.00ns)   --->   "%mult_V_2333 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2227, i32 10, i32 20"   --->   Operation 5723 'partselect' 'mult_V_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln17_921 = sext i11 %mult_V_2333" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5724 'sext' 'sext_ln17_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5725 [1/1] (1.94ns)   --->   "%r_V_2228 = mul i25 %sext_ln70_579, i25 152"   --->   Operation 5725 'mul' 'r_V_2228' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5726 [1/1] (0.00ns)   --->   "%mult_V_2334 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2228, i32 10, i32 24"   --->   Operation 5726 'partselect' 'mult_V_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5727 [1/1] (0.00ns)   --->   "%sext_ln818_1191 = sext i15 %mult_V_2334"   --->   Operation 5727 'sext' 'sext_ln818_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_581 = sub i19 0, i19 %sext_ln1273_678"   --->   Operation 5728 'sub' 'sub_ln1273_581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5729 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2229 = sub i19 %sub_ln1273_581, i19 %sext_ln70_576"   --->   Operation 5729 'sub' 'r_V_2229' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5730 [1/1] (0.00ns)   --->   "%mult_V_2335 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2229, i32 10, i32 18"   --->   Operation 5730 'partselect' 'mult_V_2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5731 [1/1] (0.00ns)   --->   "%sext_ln17_922 = sext i9 %mult_V_2335" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5731 'sext' 'sext_ln17_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5732 [1/1] (1.94ns)   --->   "%r_V_2230 = mul i24 %sext_ln70_580, i24 16777122"   --->   Operation 5732 'mul' 'r_V_2230' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5733 [1/1] (0.00ns)   --->   "%mult_V_2336 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2230, i32 10, i32 23"   --->   Operation 5733 'partselect' 'mult_V_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5734 [1/1] (0.00ns)   --->   "%sext_ln17_923 = sext i14 %mult_V_2336" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5734 'sext' 'sext_ln17_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5735 [1/1] (0.00ns)   --->   "%shl_ln1273_483 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_143, i5 0"   --->   Operation 5735 'bitconcatenate' 'shl_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i21 %shl_ln1273_483"   --->   Operation 5736 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5737 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i21 %shl_ln1273_483"   --->   Operation 5737 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5738 [1/1] (0.00ns)   --->   "%shl_ln1273_484 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_143, i3 0"   --->   Operation 5738 'bitconcatenate' 'shl_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i19 %shl_ln1273_484"   --->   Operation 5739 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5740 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i19 %shl_ln1273_484"   --->   Operation 5740 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5741 [1/1] (0.81ns)   --->   "%r_V_2231 = sub i22 %sext_ln1273_682, i22 %sext_ln1273_684"   --->   Operation 5741 'sub' 'r_V_2231' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5742 [1/1] (0.00ns)   --->   "%mult_V_2337 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2231, i32 10, i32 21"   --->   Operation 5742 'partselect' 'mult_V_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln818_1192 = sext i12 %mult_V_2337"   --->   Operation 5743 'sext' 'sext_ln818_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_584 = sub i20 0, i20 %sext_ln1273_683"   --->   Operation 5744 'sub' 'sub_ln1273_584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5745 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2232 = sub i20 %sub_ln1273_584, i20 %sext_ln70_581"   --->   Operation 5745 'sub' 'r_V_2232' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5746 [1/1] (0.00ns)   --->   "%mult_V_2338 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2232, i32 10, i32 19"   --->   Operation 5746 'partselect' 'mult_V_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5747 [1/1] (0.00ns)   --->   "%sext_ln818_1193 = sext i10 %mult_V_2338"   --->   Operation 5747 'sext' 'sext_ln818_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5748 [1/1] (1.94ns)   --->   "%r_V_2233 = mul i23 %sext_ln70_578, i23 52"   --->   Operation 5748 'mul' 'r_V_2233' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5749 [1/1] (0.00ns)   --->   "%mult_V_2339 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2233, i32 10, i32 22"   --->   Operation 5749 'partselect' 'mult_V_2339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5750 [1/1] (0.00ns)   --->   "%sext_ln17_924 = sext i13 %mult_V_2339" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5750 'sext' 'sext_ln17_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5751 [1/1] (1.94ns)   --->   "%r_V_2234 = mul i24 %sext_ln70_580, i24 110"   --->   Operation 5751 'mul' 'r_V_2234' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5752 [1/1] (0.00ns)   --->   "%mult_V_2340 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2234, i32 10, i32 23"   --->   Operation 5752 'partselect' 'mult_V_2340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5753 [1/1] (0.00ns)   --->   "%sext_ln17_925 = sext i14 %mult_V_2340" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5753 'sext' 'sext_ln17_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5754 [1/1] (1.94ns)   --->   "%r_V_2235 = mul i24 %sext_ln70_580, i24 99"   --->   Operation 5754 'mul' 'r_V_2235' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5755 [1/1] (0.00ns)   --->   "%mult_V_2341 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2235, i32 10, i32 23"   --->   Operation 5755 'partselect' 'mult_V_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5756 [1/1] (0.00ns)   --->   "%sext_ln17_926 = sext i14 %mult_V_2341" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5756 'sext' 'sext_ln17_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5757 [1/1] (0.82ns)   --->   "%r_V_2236 = sub i24 %sext_ln1273_680, i24 %sext_ln1273_681"   --->   Operation 5757 'sub' 'r_V_2236' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5758 [1/1] (0.00ns)   --->   "%mult_V_2342 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2236, i32 10, i32 23"   --->   Operation 5758 'partselect' 'mult_V_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln818_1194 = sext i14 %mult_V_2342"   --->   Operation 5759 'sext' 'sext_ln818_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5760 [1/1] (1.94ns)   --->   "%r_V_2237 = mul i23 %sext_ln70_578, i23 61"   --->   Operation 5760 'mul' 'r_V_2237' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5761 [1/1] (0.00ns)   --->   "%mult_V_2343 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2237, i32 10, i32 22"   --->   Operation 5761 'partselect' 'mult_V_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln17_927 = sext i13 %mult_V_2343" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5762 'sext' 'sext_ln17_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5763 [1/1] (0.00ns)   --->   "%shl_ln1273_485 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_143, i8 0"   --->   Operation 5763 'bitconcatenate' 'shl_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5764 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i24 %shl_ln1273_485"   --->   Operation 5764 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_587 = sub i25 0, i25 %sext_ln1273_685"   --->   Operation 5765 'sub' 'sub_ln1273_587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5766 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2238 = sub i25 %sub_ln1273_587, i25 %sext_ln1273_672"   --->   Operation 5766 'sub' 'r_V_2238' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5767 [1/1] (0.00ns)   --->   "%mult_V_2344 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2238, i32 10, i32 24"   --->   Operation 5767 'partselect' 'mult_V_2344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5768 [1/1] (0.00ns)   --->   "%sext_ln818_1195 = sext i15 %mult_V_2344"   --->   Operation 5768 'sext' 'sext_ln818_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5769 [1/1] (1.94ns)   --->   "%r_V_2239 = mul i26 %sext_ln70_575, i26 294"   --->   Operation 5769 'mul' 'r_V_2239' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5770 [1/1] (0.00ns)   --->   "%mult_V_2345 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2239, i32 10, i32 25"   --->   Operation 5770 'partselect' 'mult_V_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5771 [1/1] (0.00ns)   --->   "%sext_ln70_583 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5771 'sext' 'sext_ln70_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5772 [1/1] (0.00ns)   --->   "%sext_ln70_584 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5772 'sext' 'sext_ln70_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5773 [1/1] (0.00ns)   --->   "%sext_ln70_585 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5773 'sext' 'sext_ln70_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5774 [1/1] (0.00ns)   --->   "%sext_ln70_586 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5774 'sext' 'sext_ln70_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln70_587 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5775 'sext' 'sext_ln70_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5776 [1/1] (0.00ns)   --->   "%sext_ln70_588 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5776 'sext' 'sext_ln70_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln70_589 = sext i16 %p_read_142" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5777 'sext' 'sext_ln70_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5778 [1/1] (0.00ns)   --->   "%shl_ln1273_486 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_142, i6 0"   --->   Operation 5778 'bitconcatenate' 'shl_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5779 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i22 %shl_ln1273_486"   --->   Operation 5779 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5780 [1/1] (0.00ns)   --->   "%shl_ln1273_487 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_142, i2 0"   --->   Operation 5780 'bitconcatenate' 'shl_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln1273_687 = sext i18 %shl_ln1273_487"   --->   Operation 5781 'sext' 'sext_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln1273_688 = sext i18 %shl_ln1273_487"   --->   Operation 5782 'sext' 'sext_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5783 [1/1] (0.00ns)   --->   "%sext_ln1273_689 = sext i18 %shl_ln1273_487"   --->   Operation 5783 'sext' 'sext_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5784 [1/1] (0.82ns)   --->   "%r_V_2240 = sub i23 %sext_ln1273_689, i23 %sext_ln1273_686"   --->   Operation 5784 'sub' 'r_V_2240' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5785 [1/1] (0.00ns)   --->   "%mult_V_2346 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2240, i32 10, i32 22"   --->   Operation 5785 'partselect' 'mult_V_2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5786 [1/1] (0.00ns)   --->   "%sext_ln17_928 = sext i13 %mult_V_2346" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5786 'sext' 'sext_ln17_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5787 [1/1] (0.78ns)   --->   "%r_V_2241 = sub i17 0, i17 %sext_ln70_588"   --->   Operation 5787 'sub' 'r_V_2241' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5788 [1/1] (0.00ns)   --->   "%mult_V_2347 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2241, i32 10, i32 16"   --->   Operation 5788 'partselect' 'mult_V_2347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5789 [1/1] (0.00ns)   --->   "%sext_ln17_929 = sext i7 %mult_V_2347" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5789 'sext' 'sext_ln17_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln17_930 = sext i7 %mult_V_2347" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5790 'sext' 'sext_ln17_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5791 [1/1] (1.94ns)   --->   "%r_V_2242 = mul i25 %sext_ln70_587, i25 33554270"   --->   Operation 5791 'mul' 'r_V_2242' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5792 [1/1] (0.00ns)   --->   "%mult_V_2348 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2242, i32 10, i32 24"   --->   Operation 5792 'partselect' 'mult_V_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5793 [1/1] (0.00ns)   --->   "%sext_ln818_1196 = sext i15 %mult_V_2348"   --->   Operation 5793 'sext' 'sext_ln818_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5794 [1/1] (1.94ns)   --->   "%r_V_2243 = mul i23 %sext_ln70_586, i23 8388554"   --->   Operation 5794 'mul' 'r_V_2243' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5795 [1/1] (0.00ns)   --->   "%mult_V_2349 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2243, i32 10, i32 22"   --->   Operation 5795 'partselect' 'mult_V_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5796 [1/1] (0.00ns)   --->   "%sext_ln17_931 = sext i13 %mult_V_2349" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5796 'sext' 'sext_ln17_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5797 [1/1] (1.94ns)   --->   "%r_V_2244 = mul i25 %sext_ln70_587, i25 33554274"   --->   Operation 5797 'mul' 'r_V_2244' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5798 [1/1] (0.00ns)   --->   "%mult_V_2350 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2244, i32 10, i32 24"   --->   Operation 5798 'partselect' 'mult_V_2350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln818_1197 = sext i15 %mult_V_2350"   --->   Operation 5799 'sext' 'sext_ln818_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5800 [1/1] (0.00ns)   --->   "%shl_ln1273_488 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_142, i3 0"   --->   Operation 5800 'bitconcatenate' 'shl_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln1273_690 = sext i19 %shl_ln1273_488"   --->   Operation 5801 'sext' 'sext_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5802 [1/1] (0.00ns)   --->   "%sext_ln1273_691 = sext i19 %shl_ln1273_488"   --->   Operation 5802 'sext' 'sext_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5803 [1/1] (0.82ns)   --->   "%r_V_2245 = sub i23 %sext_ln1273_686, i23 %sext_ln1273_691"   --->   Operation 5803 'sub' 'r_V_2245' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5804 [1/1] (0.00ns)   --->   "%mult_V_2351 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2245, i32 10, i32 22"   --->   Operation 5804 'partselect' 'mult_V_2351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5805 [1/1] (0.00ns)   --->   "%sext_ln818_1198 = sext i13 %mult_V_2351"   --->   Operation 5805 'sext' 'sext_ln818_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5806 [1/1] (1.94ns)   --->   "%r_V_2246 = mul i24 %sext_ln70_584, i24 16777123"   --->   Operation 5806 'mul' 'r_V_2246' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5807 [1/1] (0.00ns)   --->   "%mult_V_2352 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2246, i32 10, i32 23"   --->   Operation 5807 'partselect' 'mult_V_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln17_932 = sext i14 %mult_V_2352" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5808 'sext' 'sext_ln17_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5809 [1/1] (0.00ns)   --->   "%shl_ln1273_489 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_142, i7 0"   --->   Operation 5809 'bitconcatenate' 'shl_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5810 [1/1] (0.00ns)   --->   "%sext_ln1273_692 = sext i23 %shl_ln1273_489"   --->   Operation 5810 'sext' 'sext_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5811 [1/1] (0.82ns)   --->   "%r_V_2247 = add i24 %sext_ln1273_692, i24 %sext_ln1273_688"   --->   Operation 5811 'add' 'r_V_2247' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5812 [1/1] (0.00ns)   --->   "%mult_V_2353 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2247, i32 10, i32 23"   --->   Operation 5812 'partselect' 'mult_V_2353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln818_1199 = sext i14 %mult_V_2353"   --->   Operation 5813 'sext' 'sext_ln818_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5814 [1/1] (1.94ns)   --->   "%r_V_2248 = mul i24 %sext_ln70_584, i24 69"   --->   Operation 5814 'mul' 'r_V_2248' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5815 [1/1] (0.00ns)   --->   "%mult_V_2354 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2248, i32 10, i32 23"   --->   Operation 5815 'partselect' 'mult_V_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln17_933 = sext i14 %mult_V_2354" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5816 'sext' 'sext_ln17_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5817 [1/1] (1.94ns)   --->   "%r_V_2249 = mul i22 %sext_ln70_589, i22 4194275"   --->   Operation 5817 'mul' 'r_V_2249' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5818 [1/1] (0.00ns)   --->   "%mult_V_2355 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2249, i32 10, i32 21"   --->   Operation 5818 'partselect' 'mult_V_2355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5819 [1/1] (0.00ns)   --->   "%sext_ln17_934 = sext i12 %mult_V_2355" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5819 'sext' 'sext_ln17_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5820 [1/1] (1.94ns)   --->   "%r_V_2250 = mul i22 %sext_ln70_589, i22 4194281"   --->   Operation 5820 'mul' 'r_V_2250' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5821 [1/1] (0.00ns)   --->   "%mult_V_2356 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2250, i32 10, i32 21"   --->   Operation 5821 'partselect' 'mult_V_2356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5822 [1/1] (0.00ns)   --->   "%sext_ln17_935 = sext i12 %mult_V_2356" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5822 'sext' 'sext_ln17_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_142, i4 0"   --->   Operation 5823 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5824 [1/1] (0.00ns)   --->   "%sext_ln1273_693 = sext i20 %tmp_13"   --->   Operation 5824 'sext' 'sext_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5825 [1/1] (0.80ns)   --->   "%r_V_2251 = sub i21 %sext_ln70_583, i21 %sext_ln1273_693"   --->   Operation 5825 'sub' 'r_V_2251' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5826 [1/1] (0.00ns)   --->   "%mult_V_2357 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2251, i32 10, i32 20"   --->   Operation 5826 'partselect' 'mult_V_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5827 [1/1] (0.00ns)   --->   "%sext_ln17_936 = sext i11 %mult_V_2357" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5827 'sext' 'sext_ln17_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5828 [1/1] (1.94ns)   --->   "%r_V_2252 = mul i24 %sext_ln70_584, i24 16777125"   --->   Operation 5828 'mul' 'r_V_2252' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5829 [1/1] (0.00ns)   --->   "%mult_V_2358 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2252, i32 10, i32 23"   --->   Operation 5829 'partselect' 'mult_V_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5830 [1/1] (0.00ns)   --->   "%sext_ln17_937 = sext i14 %mult_V_2358" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5830 'sext' 'sext_ln17_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5831 [1/1] (1.94ns)   --->   "%r_V_2253 = mul i23 %sext_ln70_586, i23 8388553"   --->   Operation 5831 'mul' 'r_V_2253' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5832 [1/1] (0.00ns)   --->   "%mult_V_2359 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2253, i32 10, i32 22"   --->   Operation 5832 'partselect' 'mult_V_2359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5833 [1/1] (0.00ns)   --->   "%sext_ln17_938 = sext i13 %mult_V_2359" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5833 'sext' 'sext_ln17_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5834 [1/1] (1.94ns)   --->   "%r_V_2254 = mul i24 %sext_ln70_584, i24 82"   --->   Operation 5834 'mul' 'r_V_2254' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5835 [1/1] (0.00ns)   --->   "%mult_V_2360 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2254, i32 10, i32 23"   --->   Operation 5835 'partselect' 'mult_V_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5836 [1/1] (0.00ns)   --->   "%sext_ln17_939 = sext i14 %mult_V_2360" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5836 'sext' 'sext_ln17_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5837 [1/1] (1.94ns)   --->   "%r_V_2255 = mul i23 %sext_ln70_586, i23 44"   --->   Operation 5837 'mul' 'r_V_2255' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5838 [1/1] (0.00ns)   --->   "%mult_V_2361 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2255, i32 10, i32 22"   --->   Operation 5838 'partselect' 'mult_V_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5839 [1/1] (0.00ns)   --->   "%sext_ln17_940 = sext i13 %mult_V_2361" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5839 'sext' 'sext_ln17_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5840 [1/1] (1.94ns)   --->   "%r_V_2256 = mul i24 %sext_ln70_584, i24 74"   --->   Operation 5840 'mul' 'r_V_2256' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5841 [1/1] (0.00ns)   --->   "%mult_V_2362 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2256, i32 10, i32 23"   --->   Operation 5841 'partselect' 'mult_V_2362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5842 [1/1] (0.00ns)   --->   "%sext_ln17_941 = sext i14 %mult_V_2362" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5842 'sext' 'sext_ln17_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5843 [1/1] (1.94ns)   --->   "%r_V_2257 = mul i25 %sext_ln70_587, i25 176"   --->   Operation 5843 'mul' 'r_V_2257' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5844 [1/1] (0.00ns)   --->   "%mult_V_2363 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2257, i32 10, i32 24"   --->   Operation 5844 'partselect' 'mult_V_2363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5845 [1/1] (0.00ns)   --->   "%sext_ln818_1200 = sext i15 %mult_V_2363"   --->   Operation 5845 'sext' 'sext_ln818_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5846 [1/1] (1.94ns)   --->   "%r_V_2258 = mul i23 %sext_ln70_586, i23 54"   --->   Operation 5846 'mul' 'r_V_2258' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5847 [1/1] (0.00ns)   --->   "%mult_V_2364 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2258, i32 10, i32 22"   --->   Operation 5847 'partselect' 'mult_V_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5848 [1/1] (0.00ns)   --->   "%sext_ln818_1201 = sext i13 %mult_V_2364"   --->   Operation 5848 'sext' 'sext_ln818_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5849 [1/1] (1.94ns)   --->   "%r_V_2259 = mul i25 %sext_ln70_587, i25 225"   --->   Operation 5849 'mul' 'r_V_2259' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5850 [1/1] (0.00ns)   --->   "%mult_V_2365 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2259, i32 10, i32 24"   --->   Operation 5850 'partselect' 'mult_V_2365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5851 [1/1] (0.00ns)   --->   "%sext_ln818_1202 = sext i15 %mult_V_2365"   --->   Operation 5851 'sext' 'sext_ln818_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5852 [1/1] (0.79ns)   --->   "%r_V_2260 = add i19 %sext_ln1273_687, i19 %sext_ln70_585"   --->   Operation 5852 'add' 'r_V_2260' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5853 [1/1] (0.00ns)   --->   "%mult_V_2366 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2260, i32 10, i32 18"   --->   Operation 5853 'partselect' 'mult_V_2366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5854 [1/1] (0.00ns)   --->   "%sext_ln17_942 = sext i9 %mult_V_2366" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5854 'sext' 'sext_ln17_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5855 [1/1] (1.94ns)   --->   "%r_V_2261 = mul i25 %sext_ln70_587, i25 208"   --->   Operation 5855 'mul' 'r_V_2261' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5856 [1/1] (0.00ns)   --->   "%mult_V_2367 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2261, i32 10, i32 24"   --->   Operation 5856 'partselect' 'mult_V_2367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5857 [1/1] (0.00ns)   --->   "%sext_ln818_1203 = sext i15 %mult_V_2367"   --->   Operation 5857 'sext' 'sext_ln818_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5858 [1/1] (0.82ns)   --->   "%r_V_2262 = sub i24 %sext_ln1273_692, i24 %sext_ln1273_690"   --->   Operation 5858 'sub' 'r_V_2262' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5859 [1/1] (0.00ns)   --->   "%mult_V_2368 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2262, i32 10, i32 23"   --->   Operation 5859 'partselect' 'mult_V_2368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5860 [1/1] (0.00ns)   --->   "%sext_ln17_943 = sext i14 %mult_V_2368" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5860 'sext' 'sext_ln17_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5861 [1/1] (0.80ns)   --->   "%r_V_2263 = sub i21 %sext_ln1273_693, i21 %sext_ln70_583"   --->   Operation 5861 'sub' 'r_V_2263' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5862 [1/1] (0.00ns)   --->   "%mult_V_2369 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2263, i32 10, i32 20"   --->   Operation 5862 'partselect' 'mult_V_2369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5863 [1/1] (0.00ns)   --->   "%sext_ln818_1204 = sext i11 %mult_V_2369"   --->   Operation 5863 'sext' 'sext_ln818_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5864 [1/1] (1.94ns)   --->   "%r_V_2264 = mul i23 %sext_ln70_586, i23 59"   --->   Operation 5864 'mul' 'r_V_2264' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5865 [1/1] (0.00ns)   --->   "%mult_V_2370 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2264, i32 10, i32 22"   --->   Operation 5865 'partselect' 'mult_V_2370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5866 [1/1] (0.00ns)   --->   "%sext_ln17_944 = sext i13 %mult_V_2370" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5866 'sext' 'sext_ln17_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5867 [1/1] (0.00ns)   --->   "%shl_ln1273_490 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_142, i1 0"   --->   Operation 5867 'bitconcatenate' 'shl_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5868 [1/1] (0.00ns)   --->   "%sext_ln1273_694 = sext i17 %shl_ln1273_490"   --->   Operation 5868 'sext' 'sext_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5869 [1/1] (0.82ns)   --->   "%r_V_2265 = sub i23 %sext_ln1273_686, i23 %sext_ln1273_694"   --->   Operation 5869 'sub' 'r_V_2265' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5870 [1/1] (0.00ns)   --->   "%mult_V_2371 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2265, i32 10, i32 22"   --->   Operation 5870 'partselect' 'mult_V_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5871 [1/1] (0.00ns)   --->   "%sext_ln17_945 = sext i13 %mult_V_2371" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5871 'sext' 'sext_ln17_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5872 [1/1] (1.94ns)   --->   "%r_V_2266 = mul i24 %sext_ln70_584, i24 115"   --->   Operation 5872 'mul' 'r_V_2266' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5873 [1/1] (0.00ns)   --->   "%mult_V_2372 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2266, i32 10, i32 23"   --->   Operation 5873 'partselect' 'mult_V_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5874 [1/1] (0.00ns)   --->   "%sext_ln818_1205 = sext i14 %mult_V_2372"   --->   Operation 5874 'sext' 'sext_ln818_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5875 [1/1] (0.00ns)   --->   "%sext_ln70_590 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5875 'sext' 'sext_ln70_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5876 [1/1] (0.00ns)   --->   "%sext_ln70_591 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5876 'sext' 'sext_ln70_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5877 [1/1] (0.00ns)   --->   "%sext_ln70_592 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5877 'sext' 'sext_ln70_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln70_593 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5878 'sext' 'sext_ln70_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5879 [1/1] (0.00ns)   --->   "%sext_ln70_594 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5879 'sext' 'sext_ln70_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5880 [1/1] (0.00ns)   --->   "%sext_ln70_595 = sext i16 %p_read_141" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5880 'sext' 'sext_ln70_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5881 [1/1] (1.94ns)   --->   "%r_V_2267 = mul i22 %sext_ln70_595, i22 4194275"   --->   Operation 5881 'mul' 'r_V_2267' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5882 [1/1] (0.00ns)   --->   "%mult_V_2373 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2267, i32 10, i32 21"   --->   Operation 5882 'partselect' 'mult_V_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln17_946 = sext i12 %mult_V_2373" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5883 'sext' 'sext_ln17_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5884 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_141, i2 0"   --->   Operation 5884 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln1273_695 = sext i18 %tmp_14"   --->   Operation 5885 'sext' 'sext_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5886 [1/1] (0.79ns)   --->   "%r_V_2268 = sub i19 %sext_ln70_594, i19 %sext_ln1273_695"   --->   Operation 5886 'sub' 'r_V_2268' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5887 [1/1] (0.00ns)   --->   "%mult_V_2374 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2268, i32 10, i32 18"   --->   Operation 5887 'partselect' 'mult_V_2374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5888 [1/1] (0.00ns)   --->   "%sext_ln17_947 = sext i9 %mult_V_2374" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5888 'sext' 'sext_ln17_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5889 [1/1] (1.94ns)   --->   "%r_V_2269 = mul i25 %sext_ln70_593, i25 33554266"   --->   Operation 5889 'mul' 'r_V_2269' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5890 [1/1] (0.00ns)   --->   "%mult_V_2375 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2269, i32 10, i32 24"   --->   Operation 5890 'partselect' 'mult_V_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5891 [1/1] (0.00ns)   --->   "%sext_ln818_1206 = sext i15 %mult_V_2375"   --->   Operation 5891 'sext' 'sext_ln818_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5892 [1/1] (0.00ns)   --->   "%mult_V_2376 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_141, i32 3, i32 15"   --->   Operation 5892 'partselect' 'mult_V_2376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln17_948 = sext i13 %mult_V_2376" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5893 'sext' 'sext_ln17_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5894 [1/1] (1.94ns)   --->   "%r_V_2270 = mul i25 %sext_ln70_593, i25 33554215"   --->   Operation 5894 'mul' 'r_V_2270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5895 [1/1] (0.00ns)   --->   "%mult_V_2377 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2270, i32 10, i32 24"   --->   Operation 5895 'partselect' 'mult_V_2377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln818_1207 = sext i15 %mult_V_2377"   --->   Operation 5896 'sext' 'sext_ln818_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5897 [1/1] (1.94ns)   --->   "%r_V_2271 = mul i25 %sext_ln70_593, i25 174"   --->   Operation 5897 'mul' 'r_V_2271' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5898 [1/1] (0.00ns)   --->   "%mult_V_2378 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2271, i32 10, i32 24"   --->   Operation 5898 'partselect' 'mult_V_2378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5899 [1/1] (0.00ns)   --->   "%sext_ln818_1208 = sext i15 %mult_V_2378"   --->   Operation 5899 'sext' 'sext_ln818_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5900 [1/1] (1.94ns)   --->   "%r_V_2272 = mul i24 %sext_ln70_592, i24 87"   --->   Operation 5900 'mul' 'r_V_2272' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5901 [1/1] (0.00ns)   --->   "%mult_V_2379 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2272, i32 10, i32 23"   --->   Operation 5901 'partselect' 'mult_V_2379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5902 [1/1] (0.00ns)   --->   "%sext_ln818_1209 = sext i14 %mult_V_2379"   --->   Operation 5902 'sext' 'sext_ln818_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5903 [1/1] (0.00ns)   --->   "%sext_ln17_949 = sext i14 %mult_V_2379" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5903 'sext' 'sext_ln17_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5904 [1/1] (1.94ns)   --->   "%r_V_2273 = mul i25 %sext_ln70_593, i25 33554220"   --->   Operation 5904 'mul' 'r_V_2273' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5905 [1/1] (0.00ns)   --->   "%mult_V_2380 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2273, i32 10, i32 24"   --->   Operation 5905 'partselect' 'mult_V_2380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5906 [1/1] (0.00ns)   --->   "%sext_ln818_1210 = sext i15 %mult_V_2380"   --->   Operation 5906 'sext' 'sext_ln818_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5907 [1/1] (1.94ns)   --->   "%r_V_2274 = mul i24 %sext_ln70_592, i24 123"   --->   Operation 5907 'mul' 'r_V_2274' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5908 [1/1] (0.00ns)   --->   "%mult_V_2381 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2274, i32 10, i32 23"   --->   Operation 5908 'partselect' 'mult_V_2381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln818_1211 = sext i14 %mult_V_2381"   --->   Operation 5909 'sext' 'sext_ln818_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5910 [1/1] (1.94ns)   --->   "%r_V_2275 = mul i25 %sext_ln70_593, i25 219"   --->   Operation 5910 'mul' 'r_V_2275' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5911 [1/1] (0.00ns)   --->   "%mult_V_2382 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2275, i32 10, i32 24"   --->   Operation 5911 'partselect' 'mult_V_2382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5912 [1/1] (0.00ns)   --->   "%sext_ln818_1212 = sext i15 %mult_V_2382"   --->   Operation 5912 'sext' 'sext_ln818_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5913 [1/1] (0.78ns)   --->   "%r_V_2276 = sub i17 0, i17 %sext_ln70_591"   --->   Operation 5913 'sub' 'r_V_2276' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5914 [1/1] (0.00ns)   --->   "%mult_V_2383 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2276, i32 10, i32 16"   --->   Operation 5914 'partselect' 'mult_V_2383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln818_1213 = sext i7 %mult_V_2383"   --->   Operation 5915 'sext' 'sext_ln818_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln17_950 = sext i7 %mult_V_2383" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5916 'sext' 'sext_ln17_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5917 [1/1] (0.00ns)   --->   "%sext_ln17_951 = sext i7 %mult_V_2383" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5917 'sext' 'sext_ln17_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5918 [1/1] (1.94ns)   --->   "%r_V_2277 = mul i25 %sext_ln70_593, i25 185"   --->   Operation 5918 'mul' 'r_V_2277' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5919 [1/1] (0.00ns)   --->   "%mult_V_2384 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2277, i32 10, i32 24"   --->   Operation 5919 'partselect' 'mult_V_2384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5920 [1/1] (0.00ns)   --->   "%sext_ln818_1214 = sext i15 %mult_V_2384"   --->   Operation 5920 'sext' 'sext_ln818_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5921 [1/1] (1.94ns)   --->   "%r_V_2278 = mul i23 %sext_ln70_590, i23 55"   --->   Operation 5921 'mul' 'r_V_2278' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5922 [1/1] (0.00ns)   --->   "%mult_V_2385 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2278, i32 10, i32 22"   --->   Operation 5922 'partselect' 'mult_V_2385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5923 [1/1] (0.00ns)   --->   "%sext_ln17_952 = sext i13 %mult_V_2385" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5923 'sext' 'sext_ln17_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5924 [1/1] (1.94ns)   --->   "%r_V_2279 = mul i25 %sext_ln70_593, i25 245"   --->   Operation 5924 'mul' 'r_V_2279' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5925 [1/1] (0.00ns)   --->   "%mult_V_2386 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2279, i32 10, i32 24"   --->   Operation 5925 'partselect' 'mult_V_2386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln818_1215 = sext i15 %mult_V_2386"   --->   Operation 5926 'sext' 'sext_ln818_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5927 [1/1] (0.00ns)   --->   "%shl_ln1273_491 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_141, i4 0"   --->   Operation 5927 'bitconcatenate' 'shl_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5928 [1/1] (0.00ns)   --->   "%sext_ln1273_696 = sext i20 %shl_ln1273_491"   --->   Operation 5928 'sext' 'sext_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_596 = sub i21 0, i21 %sext_ln1273_696"   --->   Operation 5929 'sub' 'sub_ln1273_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5930 [1/1] (0.00ns)   --->   "%sext_ln1273_697 = sext i18 %tmp_14"   --->   Operation 5930 'sext' 'sext_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln1273_698 = sext i18 %tmp_14"   --->   Operation 5931 'sext' 'sext_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5932 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2280 = sub i21 %sub_ln1273_596, i21 %sext_ln1273_698"   --->   Operation 5932 'sub' 'r_V_2280' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5933 [1/1] (0.00ns)   --->   "%mult_V_2387 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2280, i32 10, i32 20"   --->   Operation 5933 'partselect' 'mult_V_2387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln17_953 = sext i11 %mult_V_2387" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5934 'sext' 'sext_ln17_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5935 [1/1] (1.94ns)   --->   "%r_V_2281 = mul i24 %sext_ln70_592, i24 16777093"   --->   Operation 5935 'mul' 'r_V_2281' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5936 [1/1] (0.00ns)   --->   "%mult_V_2388 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2281, i32 10, i32 23"   --->   Operation 5936 'partselect' 'mult_V_2388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5937 [1/1] (0.00ns)   --->   "%sext_ln818_1216 = sext i14 %mult_V_2388"   --->   Operation 5937 'sext' 'sext_ln818_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5938 [1/1] (1.94ns)   --->   "%r_V_2282 = mul i24 %sext_ln70_592, i24 88"   --->   Operation 5938 'mul' 'r_V_2282' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5939 [1/1] (0.00ns)   --->   "%mult_V_2389 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2282, i32 10, i32 23"   --->   Operation 5939 'partselect' 'mult_V_2389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5940 [1/1] (0.00ns)   --->   "%sext_ln17_954 = sext i14 %mult_V_2389" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5940 'sext' 'sext_ln17_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5941 [1/1] (0.00ns)   --->   "%shl_ln1273_492 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_141, i7 0"   --->   Operation 5941 'bitconcatenate' 'shl_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5942 [1/1] (0.00ns)   --->   "%sext_ln1273_699 = sext i23 %shl_ln1273_492"   --->   Operation 5942 'sext' 'sext_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_598 = sub i24 0, i24 %sext_ln1273_699"   --->   Operation 5943 'sub' 'sub_ln1273_598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5944 [1/1] (0.00ns)   --->   "%shl_ln1273_493 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_141, i1 0"   --->   Operation 5944 'bitconcatenate' 'shl_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5945 [1/1] (0.00ns)   --->   "%sext_ln1273_700 = sext i17 %shl_ln1273_493"   --->   Operation 5945 'sext' 'sext_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5946 [1/1] (0.00ns)   --->   "%sext_ln1273_701 = sext i17 %shl_ln1273_493"   --->   Operation 5946 'sext' 'sext_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5947 [1/1] (0.00ns)   --->   "%sext_ln1273_702 = sext i17 %shl_ln1273_493"   --->   Operation 5947 'sext' 'sext_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5948 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2283 = sub i24 %sub_ln1273_598, i24 %sext_ln1273_702"   --->   Operation 5948 'sub' 'r_V_2283' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 5949 [1/1] (0.00ns)   --->   "%mult_V_2390 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2283, i32 10, i32 23"   --->   Operation 5949 'partselect' 'mult_V_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5950 [1/1] (0.00ns)   --->   "%sext_ln17_955 = sext i14 %mult_V_2390" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5950 'sext' 'sext_ln17_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5951 [1/1] (0.82ns)   --->   "%r_V_2284 = sub i24 %sext_ln1273_699, i24 %sext_ln1273_702"   --->   Operation 5951 'sub' 'r_V_2284' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5952 [1/1] (0.00ns)   --->   "%mult_V_2391 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2284, i32 10, i32 23"   --->   Operation 5952 'partselect' 'mult_V_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5953 [1/1] (0.00ns)   --->   "%sext_ln17_956 = sext i14 %mult_V_2391" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5953 'sext' 'sext_ln17_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5954 [1/1] (1.94ns)   --->   "%r_V_2285 = mul i25 %sext_ln70_593, i25 33554268"   --->   Operation 5954 'mul' 'r_V_2285' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5955 [1/1] (0.00ns)   --->   "%mult_V_2392 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2285, i32 10, i32 24"   --->   Operation 5955 'partselect' 'mult_V_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5956 [1/1] (0.00ns)   --->   "%sext_ln818_1217 = sext i15 %mult_V_2392"   --->   Operation 5956 'sext' 'sext_ln818_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5957 [1/1] (0.00ns)   --->   "%shl_ln1273_494 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_141, i6 0"   --->   Operation 5957 'bitconcatenate' 'shl_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5958 [1/1] (0.00ns)   --->   "%sext_ln1273_703 = sext i22 %shl_ln1273_494"   --->   Operation 5958 'sext' 'sext_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5959 [1/1] (0.82ns)   --->   "%r_V_2286 = add i23 %sext_ln1273_703, i23 %sext_ln1273_701"   --->   Operation 5959 'add' 'r_V_2286' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5960 [1/1] (0.00ns)   --->   "%mult_V_2393 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2286, i32 10, i32 22"   --->   Operation 5960 'partselect' 'mult_V_2393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5961 [1/1] (0.00ns)   --->   "%sext_ln818_1218 = sext i13 %mult_V_2393"   --->   Operation 5961 'sext' 'sext_ln818_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5962 [1/1] (0.00ns)   --->   "%shl_ln1273_495 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_141, i3 0"   --->   Operation 5962 'bitconcatenate' 'shl_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5963 [1/1] (0.00ns)   --->   "%sext_ln1273_704 = sext i19 %shl_ln1273_495"   --->   Operation 5963 'sext' 'sext_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5964 [1/1] (0.80ns)   --->   "%r_V_2287 = sub i20 %sext_ln1273_704, i20 %sext_ln1273_700"   --->   Operation 5964 'sub' 'r_V_2287' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5965 [1/1] (0.00ns)   --->   "%mult_V_2394 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2287, i32 10, i32 19"   --->   Operation 5965 'partselect' 'mult_V_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5966 [1/1] (0.00ns)   --->   "%sext_ln818_1219 = sext i10 %mult_V_2394"   --->   Operation 5966 'sext' 'sext_ln818_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5967 [1/1] (0.82ns)   --->   "%r_V_2288 = add i23 %sext_ln1273_703, i23 %sext_ln1273_697"   --->   Operation 5967 'add' 'r_V_2288' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5968 [1/1] (0.00ns)   --->   "%mult_V_2395 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2288, i32 10, i32 22"   --->   Operation 5968 'partselect' 'mult_V_2395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5969 [1/1] (0.00ns)   --->   "%sext_ln17_957 = sext i13 %mult_V_2395" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5969 'sext' 'sext_ln17_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5970 [1/1] (0.00ns)   --->   "%sext_ln70_596 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5970 'sext' 'sext_ln70_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5971 [1/1] (0.00ns)   --->   "%sext_ln70_597 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5971 'sext' 'sext_ln70_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5972 [1/1] (0.00ns)   --->   "%sext_ln70_598 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5972 'sext' 'sext_ln70_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5973 [1/1] (0.00ns)   --->   "%sext_ln70_599 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5973 'sext' 'sext_ln70_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln70_600 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5974 'sext' 'sext_ln70_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5975 [1/1] (0.00ns)   --->   "%sext_ln70_601 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5975 'sext' 'sext_ln70_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5976 [1/1] (0.00ns)   --->   "%sext_ln70_602 = sext i16 %p_read_140" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5976 'sext' 'sext_ln70_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5977 [1/1] (1.94ns)   --->   "%r_V_2289 = mul i25 %sext_ln70_602, i25 142"   --->   Operation 5977 'mul' 'r_V_2289' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5978 [1/1] (0.00ns)   --->   "%mult_V_2396 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2289, i32 10, i32 24"   --->   Operation 5978 'partselect' 'mult_V_2396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5979 [1/1] (0.00ns)   --->   "%sext_ln818_1220 = sext i15 %mult_V_2396"   --->   Operation 5979 'sext' 'sext_ln818_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5980 [1/1] (0.00ns)   --->   "%mult_V_2397 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_140, i32 3, i32 15"   --->   Operation 5980 'partselect' 'mult_V_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5981 [1/1] (0.00ns)   --->   "%sext_ln17_958 = sext i13 %mult_V_2397" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5981 'sext' 'sext_ln17_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5982 [1/1] (1.94ns)   --->   "%r_V_2290 = mul i25 %sext_ln70_602, i25 164"   --->   Operation 5982 'mul' 'r_V_2290' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5983 [1/1] (0.00ns)   --->   "%mult_V_2398 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2290, i32 10, i32 24"   --->   Operation 5983 'partselect' 'mult_V_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5984 [1/1] (0.00ns)   --->   "%sext_ln818_1221 = sext i15 %mult_V_2398"   --->   Operation 5984 'sext' 'sext_ln818_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5985 [1/1] (1.94ns)   --->   "%r_V_2291 = mul i22 %sext_ln70_601, i22 4194285"   --->   Operation 5985 'mul' 'r_V_2291' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5986 [1/1] (0.00ns)   --->   "%mult_V_2399 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2291, i32 10, i32 21"   --->   Operation 5986 'partselect' 'mult_V_2399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5987 [1/1] (0.00ns)   --->   "%sext_ln17_959 = sext i12 %mult_V_2399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 5987 'sext' 'sext_ln17_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5988 [1/1] (1.94ns)   --->   "%r_V_2292 = mul i25 %sext_ln70_602, i25 33554269"   --->   Operation 5988 'mul' 'r_V_2292' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5989 [1/1] (0.00ns)   --->   "%mult_V_2400 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2292, i32 10, i32 24"   --->   Operation 5989 'partselect' 'mult_V_2400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5990 [1/1] (0.00ns)   --->   "%sext_ln818_1222 = sext i15 %mult_V_2400"   --->   Operation 5990 'sext' 'sext_ln818_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5991 [1/1] (1.94ns)   --->   "%r_V_2293 = mul i23 %sext_ln70_600, i23 42"   --->   Operation 5991 'mul' 'r_V_2293' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5992 [1/1] (0.00ns)   --->   "%mult_V_2401 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2293, i32 10, i32 22"   --->   Operation 5992 'partselect' 'mult_V_2401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5993 [1/1] (0.00ns)   --->   "%sext_ln818_1223 = sext i13 %mult_V_2401"   --->   Operation 5993 'sext' 'sext_ln818_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5994 [1/1] (1.94ns)   --->   "%r_V_2294 = mul i25 %sext_ln70_602, i25 33554235"   --->   Operation 5994 'mul' 'r_V_2294' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5995 [1/1] (0.00ns)   --->   "%mult_V_2402 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2294, i32 10, i32 24"   --->   Operation 5995 'partselect' 'mult_V_2402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5996 [1/1] (0.00ns)   --->   "%sext_ln818_1224 = sext i15 %mult_V_2402"   --->   Operation 5996 'sext' 'sext_ln818_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5997 [1/1] (1.94ns)   --->   "%r_V_2295 = mul i25 %sext_ln70_602, i25 33554227"   --->   Operation 5997 'mul' 'r_V_2295' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5998 [1/1] (0.00ns)   --->   "%mult_V_2403 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2295, i32 10, i32 24"   --->   Operation 5998 'partselect' 'mult_V_2403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5999 [1/1] (0.00ns)   --->   "%sext_ln818_1225 = sext i15 %mult_V_2403"   --->   Operation 5999 'sext' 'sext_ln818_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6000 [1/1] (1.94ns)   --->   "%r_V_2296 = mul i25 %sext_ln70_602, i25 188"   --->   Operation 6000 'mul' 'r_V_2296' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6001 [1/1] (0.00ns)   --->   "%mult_V_2404 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2296, i32 10, i32 24"   --->   Operation 6001 'partselect' 'mult_V_2404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6002 [1/1] (0.00ns)   --->   "%sext_ln818_1226 = sext i15 %mult_V_2404"   --->   Operation 6002 'sext' 'sext_ln818_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6003 [1/1] (0.00ns)   --->   "%shl_ln1273_496 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_140, i1 0"   --->   Operation 6003 'bitconcatenate' 'shl_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6004 [1/1] (0.00ns)   --->   "%sext_ln1273_705 = sext i17 %shl_ln1273_496"   --->   Operation 6004 'sext' 'sext_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6005 [1/1] (0.00ns)   --->   "%sext_ln1273_706 = sext i17 %shl_ln1273_496"   --->   Operation 6005 'sext' 'sext_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6006 [1/1] (0.00ns)   --->   "%sext_ln1273_707 = sext i17 %shl_ln1273_496"   --->   Operation 6006 'sext' 'sext_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6007 [1/1] (0.79ns)   --->   "%r_V_2297 = sub i18 0, i18 %sext_ln1273_707"   --->   Operation 6007 'sub' 'r_V_2297' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6008 [1/1] (0.00ns)   --->   "%mult_V_2405 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2297, i32 10, i32 17"   --->   Operation 6008 'partselect' 'mult_V_2405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6009 [1/1] (0.00ns)   --->   "%sext_ln17_960 = sext i8 %mult_V_2405" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6009 'sext' 'sext_ln17_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6010 [1/1] (0.00ns)   --->   "%mult_V_2406 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_140, i32 4, i32 15"   --->   Operation 6010 'partselect' 'mult_V_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln17_58 = sext i12 %mult_V_2406" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6011 'sext' 'sext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6012 [1/1] (1.94ns)   --->   "%r_V_2298 = mul i23 %sext_ln70_600, i23 52"   --->   Operation 6012 'mul' 'r_V_2298' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6013 [1/1] (0.00ns)   --->   "%mult_V_2407 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2298, i32 10, i32 22"   --->   Operation 6013 'partselect' 'mult_V_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6014 [1/1] (0.00ns)   --->   "%sext_ln17_961 = sext i13 %mult_V_2407" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6014 'sext' 'sext_ln17_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6015 [1/1] (0.00ns)   --->   "%mult_V_2408 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_140, i32 10, i32 15"   --->   Operation 6015 'partselect' 'mult_V_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln17_59 = sext i6 %mult_V_2408" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6016 'sext' 'sext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6017 [1/1] (0.00ns)   --->   "%shl_ln1273_497 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_140, i4 0"   --->   Operation 6017 'bitconcatenate' 'shl_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln1273_708 = sext i20 %shl_ln1273_497"   --->   Operation 6018 'sext' 'sext_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6019 [1/1] (0.00ns)   --->   "%shl_ln1273_498 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_140, i2 0"   --->   Operation 6019 'bitconcatenate' 'shl_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6020 [1/1] (0.00ns)   --->   "%sext_ln1273_709 = sext i18 %shl_ln1273_498"   --->   Operation 6020 'sext' 'sext_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6021 [1/1] (0.80ns)   --->   "%r_V_2299 = add i21 %sext_ln1273_708, i21 %sext_ln1273_709"   --->   Operation 6021 'add' 'r_V_2299' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6022 [1/1] (0.00ns)   --->   "%mult_V_2409 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2299, i32 10, i32 20"   --->   Operation 6022 'partselect' 'mult_V_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6023 [1/1] (0.00ns)   --->   "%sext_ln818_1227 = sext i11 %mult_V_2409"   --->   Operation 6023 'sext' 'sext_ln818_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6024 [1/1] (1.94ns)   --->   "%r_V_2300 = mul i24 %sext_ln70_597, i24 121"   --->   Operation 6024 'mul' 'r_V_2300' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6025 [1/1] (0.00ns)   --->   "%mult_V_2410 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2300, i32 10, i32 23"   --->   Operation 6025 'partselect' 'mult_V_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6026 [1/1] (0.00ns)   --->   "%sext_ln17_962 = sext i14 %mult_V_2410" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6026 'sext' 'sext_ln17_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6027 [1/1] (0.78ns)   --->   "%r_V_2301 = sub i17 0, i17 %sext_ln70_599"   --->   Operation 6027 'sub' 'r_V_2301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6028 [1/1] (0.00ns)   --->   "%mult_V_2411 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2301, i32 10, i32 16"   --->   Operation 6028 'partselect' 'mult_V_2411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6029 [1/1] (0.00ns)   --->   "%sext_ln17_963 = sext i7 %mult_V_2411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6029 'sext' 'sext_ln17_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6030 [1/1] (0.00ns)   --->   "%sext_ln17_964 = sext i7 %mult_V_2411" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6030 'sext' 'sext_ln17_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6031 [1/1] (1.94ns)   --->   "%r_V_2302 = mul i22 %sext_ln70_601, i22 4194278"   --->   Operation 6031 'mul' 'r_V_2302' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6032 [1/1] (0.00ns)   --->   "%mult_V_2412 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2302, i32 10, i32 21"   --->   Operation 6032 'partselect' 'mult_V_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6033 [1/1] (0.00ns)   --->   "%sext_ln17_965 = sext i12 %mult_V_2412" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6033 'sext' 'sext_ln17_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6034 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_140, i3 0"   --->   Operation 6034 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6035 [1/1] (0.00ns)   --->   "%sext_ln1273_710 = sext i19 %tmp_15"   --->   Operation 6035 'sext' 'sext_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6036 [1/1] (0.80ns)   --->   "%r_V_2303 = sub i20 %sext_ln70_598, i20 %sext_ln1273_710"   --->   Operation 6036 'sub' 'r_V_2303' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6037 [1/1] (0.00ns)   --->   "%mult_V_2413 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2303, i32 10, i32 19"   --->   Operation 6037 'partselect' 'mult_V_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6038 [1/1] (0.00ns)   --->   "%sext_ln17_966 = sext i10 %mult_V_2413" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6038 'sext' 'sext_ln17_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6039 [1/1] (0.80ns)   --->   "%r_V_2304 = sub i20 %sext_ln1273_710, i20 %sext_ln1273_706"   --->   Operation 6039 'sub' 'r_V_2304' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6040 [1/1] (0.00ns)   --->   "%mult_V_2414 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2304, i32 10, i32 19"   --->   Operation 6040 'partselect' 'mult_V_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6041 [1/1] (0.00ns)   --->   "%sext_ln17_967 = sext i10 %mult_V_2414" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6041 'sext' 'sext_ln17_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6042 [1/1] (1.94ns)   --->   "%r_V_2305 = mul i22 %sext_ln70_601, i22 4194282"   --->   Operation 6042 'mul' 'r_V_2305' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6043 [1/1] (0.00ns)   --->   "%mult_V_2415 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2305, i32 10, i32 21"   --->   Operation 6043 'partselect' 'mult_V_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6044 [1/1] (0.00ns)   --->   "%sext_ln17_968 = sext i12 %mult_V_2415" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6044 'sext' 'sext_ln17_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6045 [1/1] (0.80ns)   --->   "%r_V_2306 = add i21 %sext_ln1273_708, i21 %sext_ln70_596"   --->   Operation 6045 'add' 'r_V_2306' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6046 [1/1] (0.00ns)   --->   "%mult_V_2416 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2306, i32 10, i32 20"   --->   Operation 6046 'partselect' 'mult_V_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6047 [1/1] (0.00ns)   --->   "%sext_ln17_969 = sext i11 %mult_V_2416" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6047 'sext' 'sext_ln17_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6048 [1/1] (1.94ns)   --->   "%r_V_2307 = mul i25 %sext_ln70_602, i25 158"   --->   Operation 6048 'mul' 'r_V_2307' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6049 [1/1] (0.00ns)   --->   "%mult_V_2417 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2307, i32 10, i32 24"   --->   Operation 6049 'partselect' 'mult_V_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6050 [1/1] (0.00ns)   --->   "%sext_ln818_1228 = sext i15 %mult_V_2417"   --->   Operation 6050 'sext' 'sext_ln818_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6051 [1/1] (1.94ns)   --->   "%r_V_2308 = mul i25 %sext_ln70_602, i25 191"   --->   Operation 6051 'mul' 'r_V_2308' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6052 [1/1] (0.00ns)   --->   "%mult_V_2418 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2308, i32 10, i32 24"   --->   Operation 6052 'partselect' 'mult_V_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6053 [1/1] (0.00ns)   --->   "%sext_ln818_1229 = sext i15 %mult_V_2418"   --->   Operation 6053 'sext' 'sext_ln818_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6054 [1/1] (0.00ns)   --->   "%shl_ln1273_499 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_140, i8 0"   --->   Operation 6054 'bitconcatenate' 'shl_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln1273_711 = sext i24 %shl_ln1273_499"   --->   Operation 6055 'sext' 'sext_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6056 [1/1] (0.83ns)   --->   "%r_V_2309 = sub i25 %sext_ln1273_711, i25 %sext_ln1273_705"   --->   Operation 6056 'sub' 'r_V_2309' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6057 [1/1] (0.00ns)   --->   "%mult_V_2419 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2309, i32 10, i32 24"   --->   Operation 6057 'partselect' 'mult_V_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6058 [1/1] (0.00ns)   --->   "%sext_ln818_1230 = sext i15 %mult_V_2419"   --->   Operation 6058 'sext' 'sext_ln818_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6059 [1/1] (1.94ns)   --->   "%r_V_2310 = mul i25 %sext_ln70_602, i25 33554194"   --->   Operation 6059 'mul' 'r_V_2310' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6060 [1/1] (0.00ns)   --->   "%mult_V_2420 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2310, i32 10, i32 24"   --->   Operation 6060 'partselect' 'mult_V_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln818_1231 = sext i15 %mult_V_2420"   --->   Operation 6061 'sext' 'sext_ln818_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_606 = sub i21 0, i21 %sext_ln1273_708"   --->   Operation 6062 'sub' 'sub_ln1273_606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6063 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_2311 = sub i21 %sub_ln1273_606, i21 %sext_ln1273_709"   --->   Operation 6063 'sub' 'r_V_2311' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6064 [1/1] (0.00ns)   --->   "%mult_V_2421 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2311, i32 10, i32 20"   --->   Operation 6064 'partselect' 'mult_V_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6065 [1/1] (0.00ns)   --->   "%sext_ln17_970 = sext i11 %mult_V_2421" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6065 'sext' 'sext_ln17_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6066 [1/1] (0.00ns)   --->   "%sext_ln70_603 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6066 'sext' 'sext_ln70_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln70_604 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6067 'sext' 'sext_ln70_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6068 [1/1] (0.00ns)   --->   "%sext_ln70_605 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6068 'sext' 'sext_ln70_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6069 [1/1] (0.00ns)   --->   "%sext_ln70_606 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6069 'sext' 'sext_ln70_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6070 [1/1] (0.00ns)   --->   "%sext_ln70_607 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6070 'sext' 'sext_ln70_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6071 [1/1] (0.00ns)   --->   "%sext_ln70_608 = sext i16 %p_read_139" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6071 'sext' 'sext_ln70_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6072 [1/1] (0.78ns)   --->   "%r_V_2312 = sub i17 0, i17 %sext_ln70_608"   --->   Operation 6072 'sub' 'r_V_2312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6073 [1/1] (0.00ns)   --->   "%mult_V_2422 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2312, i32 10, i32 16"   --->   Operation 6073 'partselect' 'mult_V_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln818_1232 = sext i7 %mult_V_2422"   --->   Operation 6074 'sext' 'sext_ln818_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6075 [1/1] (0.00ns)   --->   "%sext_ln17_971 = sext i7 %mult_V_2422" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6075 'sext' 'sext_ln17_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6076 [1/1] (0.00ns)   --->   "%sext_ln17_972 = sext i7 %mult_V_2422" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6076 'sext' 'sext_ln17_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6077 [1/1] (0.00ns)   --->   "%shl_ln1273_500 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_139, i6 0"   --->   Operation 6077 'bitconcatenate' 'shl_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6078 [1/1] (0.00ns)   --->   "%sext_ln1273_712 = sext i22 %shl_ln1273_500"   --->   Operation 6078 'sext' 'sext_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6079 [1/1] (0.00ns)   --->   "%shl_ln1273_501 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_139, i2 0"   --->   Operation 6079 'bitconcatenate' 'shl_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6080 [1/1] (0.00ns)   --->   "%sext_ln1273_713 = sext i18 %shl_ln1273_501"   --->   Operation 6080 'sext' 'sext_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln1273_714 = sext i18 %shl_ln1273_501"   --->   Operation 6081 'sext' 'sext_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6082 [1/1] (0.00ns)   --->   "%sext_ln1273_715 = sext i18 %shl_ln1273_501"   --->   Operation 6082 'sext' 'sext_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6083 [1/1] (0.82ns)   --->   "%r_V_2313 = sub i23 %sext_ln1273_715, i23 %sext_ln1273_712"   --->   Operation 6083 'sub' 'r_V_2313' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6084 [1/1] (0.00ns)   --->   "%mult_V_2423 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2313, i32 10, i32 22"   --->   Operation 6084 'partselect' 'mult_V_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln17_973 = sext i13 %mult_V_2423" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6085 'sext' 'sext_ln17_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6086 [1/1] (0.00ns)   --->   "%shl_ln1273_502 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_139, i7 0"   --->   Operation 6086 'bitconcatenate' 'shl_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6087 [1/1] (0.00ns)   --->   "%sext_ln1273_716 = sext i23 %shl_ln1273_502"   --->   Operation 6087 'sext' 'sext_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_610 = sub i24 0, i24 %sext_ln1273_716"   --->   Operation 6088 'sub' 'sub_ln1273_610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6089 [1/1] (0.00ns)   --->   "%shl_ln1273_503 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_139, i5 0"   --->   Operation 6089 'bitconcatenate' 'shl_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6090 [1/1] (0.00ns)   --->   "%sext_ln1273_717 = sext i21 %shl_ln1273_503"   --->   Operation 6090 'sext' 'sext_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6091 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_2314 = sub i24 %sub_ln1273_610, i24 %sext_ln1273_717"   --->   Operation 6091 'sub' 'r_V_2314' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6092 [1/1] (0.00ns)   --->   "%mult_V_2424 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2314, i32 10, i32 23"   --->   Operation 6092 'partselect' 'mult_V_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6093 [1/1] (0.00ns)   --->   "%sext_ln818_1233 = sext i14 %mult_V_2424"   --->   Operation 6093 'sext' 'sext_ln818_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6094 [1/1] (0.79ns)   --->   "%r_V_2315 = sub i19 0, i19 %sext_ln1273_714"   --->   Operation 6094 'sub' 'r_V_2315' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6095 [1/1] (0.00ns)   --->   "%mult_V_2425 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2315, i32 10, i32 18"   --->   Operation 6095 'partselect' 'mult_V_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6096 [1/1] (0.00ns)   --->   "%sext_ln17_974 = sext i9 %mult_V_2425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6096 'sext' 'sext_ln17_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6097 [1/1] (0.00ns)   --->   "%sext_ln17_975 = sext i9 %mult_V_2425" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6097 'sext' 'sext_ln17_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6098 [1/1] (1.94ns)   --->   "%r_V_2316 = mul i25 %sext_ln70_606, i25 33554202"   --->   Operation 6098 'mul' 'r_V_2316' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6099 [1/1] (0.00ns)   --->   "%mult_V_2426 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2316, i32 10, i32 24"   --->   Operation 6099 'partselect' 'mult_V_2426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6100 [1/1] (0.00ns)   --->   "%sext_ln818_1234 = sext i15 %mult_V_2426"   --->   Operation 6100 'sext' 'sext_ln818_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6101 [1/1] (0.00ns)   --->   "%shl_ln1273_504 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_139, i8 0"   --->   Operation 6101 'bitconcatenate' 'shl_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6102 [1/1] (0.00ns)   --->   "%sext_ln1273_718 = sext i24 %shl_ln1273_504"   --->   Operation 6102 'sext' 'sext_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6103 [1/1] (0.83ns)   --->   "%r_V_2317 = sub i25 %sext_ln1273_713, i25 %sext_ln1273_718"   --->   Operation 6103 'sub' 'r_V_2317' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6104 [1/1] (0.00ns)   --->   "%mult_V_2427 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2317, i32 10, i32 24"   --->   Operation 6104 'partselect' 'mult_V_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6105 [1/1] (0.00ns)   --->   "%sext_ln818_1235 = sext i15 %mult_V_2427"   --->   Operation 6105 'sext' 'sext_ln818_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6106 [1/1] (1.94ns)   --->   "%r_V_2318 = mul i24 %sext_ln70_605, i24 88"   --->   Operation 6106 'mul' 'r_V_2318' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6107 [1/1] (0.00ns)   --->   "%mult_V_2428 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2318, i32 10, i32 23"   --->   Operation 6107 'partselect' 'mult_V_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6108 [1/1] (0.00ns)   --->   "%sext_ln17_976 = sext i14 %mult_V_2428" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6108 'sext' 'sext_ln17_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6109 [1/1] (1.94ns)   --->   "%r_V_2319 = mul i26 %sext_ln70_604, i26 389"   --->   Operation 6109 'mul' 'r_V_2319' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6110 [1/1] (0.00ns)   --->   "%mult_V_2429 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2319, i32 10, i32 25"   --->   Operation 6110 'partselect' 'mult_V_2429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6111 [1/1] (1.94ns)   --->   "%r_V_2320 = mul i25 %sext_ln70_606, i25 33554275"   --->   Operation 6111 'mul' 'r_V_2320' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6112 [1/1] (0.00ns)   --->   "%mult_V_2430 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2320, i32 10, i32 24"   --->   Operation 6112 'partselect' 'mult_V_2430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6113 [1/1] (0.00ns)   --->   "%sext_ln818_1236 = sext i15 %mult_V_2430"   --->   Operation 6113 'sext' 'sext_ln818_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6114 [1/1] (1.94ns)   --->   "%r_V_2321 = mul i23 %sext_ln70_607, i23 44"   --->   Operation 6114 'mul' 'r_V_2321' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6115 [1/1] (0.00ns)   --->   "%mult_V_2431 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2321, i32 10, i32 22"   --->   Operation 6115 'partselect' 'mult_V_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6116 [1/1] (0.00ns)   --->   "%sext_ln17_977 = sext i13 %mult_V_2431" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6116 'sext' 'sext_ln17_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6117 [1/1] (1.94ns)   --->   "%r_V_2322 = mul i25 %sext_ln70_606, i25 145"   --->   Operation 6117 'mul' 'r_V_2322' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6118 [1/1] (0.00ns)   --->   "%mult_V_2432 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2322, i32 10, i32 24"   --->   Operation 6118 'partselect' 'mult_V_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6119 [1/1] (0.00ns)   --->   "%sext_ln818_1237 = sext i15 %mult_V_2432"   --->   Operation 6119 'sext' 'sext_ln818_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6120 [1/1] (0.82ns)   --->   "%r_V_2323 = sub i23 %sext_ln1273_712, i23 %sext_ln1273_715"   --->   Operation 6120 'sub' 'r_V_2323' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6121 [1/1] (0.00ns)   --->   "%mult_V_2433 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2323, i32 10, i32 22"   --->   Operation 6121 'partselect' 'mult_V_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6122 [1/1] (0.00ns)   --->   "%sext_ln818_1238 = sext i13 %mult_V_2433"   --->   Operation 6122 'sext' 'sext_ln818_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6123 [1/1] (0.00ns)   --->   "%shl_ln1273_505 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_139, i4 0"   --->   Operation 6123 'bitconcatenate' 'shl_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6124 [1/1] (0.00ns)   --->   "%sext_ln1273_719 = sext i20 %shl_ln1273_505"   --->   Operation 6124 'sext' 'sext_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6125 [1/1] (0.82ns)   --->   "%r_V_2324 = sub i23 %sext_ln1273_719, i23 %sext_ln1273_712"   --->   Operation 6125 'sub' 'r_V_2324' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6126 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2324, i32 10, i32 22"   --->   Operation 6126 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6127 [1/1] (0.00ns)   --->   "%sext_ln818_1239 = sext i13 %mult_V_2434"   --->   Operation 6127 'sext' 'sext_ln818_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6128 [1/1] (0.00ns)   --->   "%shl_ln1273_506 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_139, i1 0"   --->   Operation 6128 'bitconcatenate' 'shl_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln1273_720 = sext i17 %shl_ln1273_506"   --->   Operation 6129 'sext' 'sext_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6130 [1/1] (0.82ns)   --->   "%r_V_2325 = sub i23 %sext_ln1273_712, i23 %sext_ln1273_720"   --->   Operation 6130 'sub' 'r_V_2325' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6131 [1/1] (0.00ns)   --->   "%mult_V_2435 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2325, i32 10, i32 22"   --->   Operation 6131 'partselect' 'mult_V_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6132 [1/1] (0.00ns)   --->   "%sext_ln17_978 = sext i13 %mult_V_2435" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6132 'sext' 'sext_ln17_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6133 [1/1] (1.94ns)   --->   "%r_V_2326 = mul i26 %sext_ln70_604, i26 297"   --->   Operation 6133 'mul' 'r_V_2326' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6134 [1/1] (0.00ns)   --->   "%mult_V_2436 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2326, i32 10, i32 25"   --->   Operation 6134 'partselect' 'mult_V_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6135 [1/1] (1.94ns)   --->   "%r_V_2327 = mul i23 %sext_ln70_607, i23 8388551"   --->   Operation 6135 'mul' 'r_V_2327' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6136 [1/1] (0.00ns)   --->   "%mult_V_2437 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2327, i32 10, i32 22"   --->   Operation 6136 'partselect' 'mult_V_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln17_979 = sext i13 %mult_V_2437" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6137 'sext' 'sext_ln17_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6138 [1/1] (1.94ns)   --->   "%r_V_2328 = mul i24 %sext_ln70_605, i24 107"   --->   Operation 6138 'mul' 'r_V_2328' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6139 [1/1] (0.00ns)   --->   "%mult_V_2438 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2328, i32 10, i32 23"   --->   Operation 6139 'partselect' 'mult_V_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6140 [1/1] (0.00ns)   --->   "%sext_ln17_980 = sext i14 %mult_V_2438" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6140 'sext' 'sext_ln17_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6141 [1/1] (0.00ns)   --->   "%shl_ln1273_507 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_139, i3 0"   --->   Operation 6141 'bitconcatenate' 'shl_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6142 [1/1] (0.00ns)   --->   "%sext_ln1273_721 = sext i19 %shl_ln1273_507"   --->   Operation 6142 'sext' 'sext_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6143 [1/1] (0.00ns)   --->   "%sext_ln1273_722 = sext i19 %shl_ln1273_507"   --->   Operation 6143 'sext' 'sext_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6144 [1/1] (0.00ns)   --->   "%sext_ln1273_723 = sext i19 %shl_ln1273_507"   --->   Operation 6144 'sext' 'sext_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6145 [1/1] (0.82ns)   --->   "%r_V_2329 = add i24 %sext_ln1273_716, i24 %sext_ln1273_723"   --->   Operation 6145 'add' 'r_V_2329' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6146 [1/1] (0.00ns)   --->   "%mult_V_2439 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2329, i32 10, i32 23"   --->   Operation 6146 'partselect' 'mult_V_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6147 [1/1] (0.00ns)   --->   "%sext_ln17_981 = sext i14 %mult_V_2439" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6147 'sext' 'sext_ln17_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6148 [1/1] (1.94ns)   --->   "%r_V_2330 = mul i24 %sext_ln70_605, i24 16777101"   --->   Operation 6148 'mul' 'r_V_2330' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6149 [1/1] (0.00ns)   --->   "%mult_V_2440 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2330, i32 10, i32 23"   --->   Operation 6149 'partselect' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln17_982 = sext i14 %mult_V_2440" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6150 'sext' 'sext_ln17_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6151 [1/1] (1.94ns)   --->   "%r_V_2331 = mul i24 %sext_ln70_605, i24 116"   --->   Operation 6151 'mul' 'r_V_2331' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6152 [1/1] (0.00ns)   --->   "%mult_V_2441 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2331, i32 10, i32 23"   --->   Operation 6152 'partselect' 'mult_V_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6153 [1/1] (0.00ns)   --->   "%sext_ln17_983 = sext i14 %mult_V_2441" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6153 'sext' 'sext_ln17_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6154 [1/1] (0.80ns)   --->   "%r_V_2332 = sub i20 %sext_ln1273_722, i20 %sext_ln70_603"   --->   Operation 6154 'sub' 'r_V_2332' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6155 [1/1] (0.00ns)   --->   "%mult_V_2442 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2332, i32 10, i32 19"   --->   Operation 6155 'partselect' 'mult_V_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6156 [1/1] (0.00ns)   --->   "%sext_ln17_984 = sext i10 %mult_V_2442" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6156 'sext' 'sext_ln17_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6157 [1/1] (0.83ns)   --->   "%r_V_2333 = sub i25 %sext_ln1273_718, i25 %sext_ln1273_721"   --->   Operation 6157 'sub' 'r_V_2333' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6158 [1/1] (0.00ns)   --->   "%mult_V_2443 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2333, i32 10, i32 24"   --->   Operation 6158 'partselect' 'mult_V_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6159 [1/1] (0.00ns)   --->   "%sext_ln818_1240 = sext i15 %mult_V_2443"   --->   Operation 6159 'sext' 'sext_ln818_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6160 [1/1] (1.94ns)   --->   "%r_V_2334 = mul i23 %sext_ln70_607, i23 38"   --->   Operation 6160 'mul' 'r_V_2334' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6161 [1/1] (0.00ns)   --->   "%mult_V_2444 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2334, i32 10, i32 22"   --->   Operation 6161 'partselect' 'mult_V_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6162 [1/1] (0.00ns)   --->   "%sext_ln17_985 = sext i13 %mult_V_2444" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6162 'sext' 'sext_ln17_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6163 [1/1] (0.00ns)   --->   "%sext_ln70_609 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6163 'sext' 'sext_ln70_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln70_610 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6164 'sext' 'sext_ln70_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6165 [1/1] (0.00ns)   --->   "%sext_ln70_611 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6165 'sext' 'sext_ln70_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6166 [1/1] (0.00ns)   --->   "%sext_ln70_612 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6166 'sext' 'sext_ln70_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6167 [1/1] (0.00ns)   --->   "%sext_ln70_613 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6167 'sext' 'sext_ln70_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6168 [1/1] (0.00ns)   --->   "%sext_ln70_614 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6168 'sext' 'sext_ln70_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln70_615 = sext i16 %p_read_138" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6169 'sext' 'sext_ln70_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6170 [1/1] (1.94ns)   --->   "%r_V_2335 = mul i23 %sext_ln70_615, i23 55"   --->   Operation 6170 'mul' 'r_V_2335' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6171 [1/1] (0.00ns)   --->   "%mult_V_2445 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2335, i32 10, i32 22"   --->   Operation 6171 'partselect' 'mult_V_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln17_986 = sext i13 %mult_V_2445" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6172 'sext' 'sext_ln17_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6173 [1/1] (1.94ns)   --->   "%r_V_2336 = mul i21 %sext_ln70_614, i21 13"   --->   Operation 6173 'mul' 'r_V_2336' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6174 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_2336, i32 10, i32 20"   --->   Operation 6174 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln17_987 = sext i11 %mult_V_2446" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6175 'sext' 'sext_ln17_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6176 [1/1] (0.00ns)   --->   "%shl_ln1273_508 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_138, i6 0"   --->   Operation 6176 'bitconcatenate' 'shl_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6177 [1/1] (0.00ns)   --->   "%sext_ln1273_724 = sext i22 %shl_ln1273_508"   --->   Operation 6177 'sext' 'sext_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6178 [1/1] (0.00ns)   --->   "%shl_ln1273_509 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_138, i1 0"   --->   Operation 6178 'bitconcatenate' 'shl_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln1273_725 = sext i17 %shl_ln1273_509"   --->   Operation 6179 'sext' 'sext_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6180 [1/1] (0.00ns)   --->   "%sext_ln1273_726 = sext i17 %shl_ln1273_509"   --->   Operation 6180 'sext' 'sext_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6181 [1/1] (0.00ns)   --->   "%sext_ln1273_727 = sext i17 %shl_ln1273_509"   --->   Operation 6181 'sext' 'sext_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6182 [1/1] (0.00ns)   --->   "%sext_ln1273_728 = sext i17 %shl_ln1273_509"   --->   Operation 6182 'sext' 'sext_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6183 [1/1] (0.82ns)   --->   "%r_V_2337 = sub i23 %sext_ln1273_728, i23 %sext_ln1273_724"   --->   Operation 6183 'sub' 'r_V_2337' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6184 [1/1] (0.00ns)   --->   "%mult_V_2447 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2337, i32 10, i32 22"   --->   Operation 6184 'partselect' 'mult_V_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6185 [1/1] (0.00ns)   --->   "%sext_ln17_988 = sext i13 %mult_V_2447" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6185 'sext' 'sext_ln17_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6186 [1/1] (0.00ns)   --->   "%mult_V_2448 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_138, i32 3, i32 15"   --->   Operation 6186 'partselect' 'mult_V_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6187 [1/1] (0.00ns)   --->   "%sext_ln17_60 = sext i13 %mult_V_2448" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6187 'sext' 'sext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6188 [1/1] (0.78ns)   --->   "%r_V_2338 = sub i17 0, i17 %sext_ln70_613"   --->   Operation 6188 'sub' 'r_V_2338' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6189 [1/1] (0.00ns)   --->   "%mult_V_2449 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_2338, i32 10, i32 16"   --->   Operation 6189 'partselect' 'mult_V_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6190 [1/1] (0.00ns)   --->   "%sext_ln17_989 = sext i7 %mult_V_2449" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6190 'sext' 'sext_ln17_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6191 [1/1] (0.79ns)   --->   "%r_V_2339 = sub i18 0, i18 %sext_ln1273_727"   --->   Operation 6191 'sub' 'r_V_2339' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6192 [1/1] (0.00ns)   --->   "%mult_V_2450 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_2339, i32 10, i32 17"   --->   Operation 6192 'partselect' 'mult_V_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6193 [1/1] (0.00ns)   --->   "%sext_ln17_990 = sext i8 %mult_V_2450" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6193 'sext' 'sext_ln17_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6194 [1/1] (1.94ns)   --->   "%r_V_2340 = mul i26 %sext_ln70_612, i26 303"   --->   Operation 6194 'mul' 'r_V_2340' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6195 [1/1] (0.00ns)   --->   "%mult_V_2451 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_2340, i32 10, i32 25"   --->   Operation 6195 'partselect' 'mult_V_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6196 [1/1] (1.94ns)   --->   "%r_V_2341 = mul i23 %sext_ln70_615, i23 8388557"   --->   Operation 6196 'mul' 'r_V_2341' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6197 [1/1] (0.00ns)   --->   "%mult_V_2452 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2341, i32 10, i32 22"   --->   Operation 6197 'partselect' 'mult_V_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6198 [1/1] (0.00ns)   --->   "%sext_ln17_991 = sext i13 %mult_V_2452" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6198 'sext' 'sext_ln17_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6199 [1/1] (1.94ns)   --->   "%r_V_2342 = mul i24 %sext_ln70_611, i24 110"   --->   Operation 6199 'mul' 'r_V_2342' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6200 [1/1] (0.00ns)   --->   "%mult_V_2453 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2342, i32 10, i32 23"   --->   Operation 6200 'partselect' 'mult_V_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6201 [1/1] (0.00ns)   --->   "%sext_ln17_992 = sext i14 %mult_V_2453" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6201 'sext' 'sext_ln17_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6202 [1/1] (1.94ns)   --->   "%r_V_2343 = mul i25 %sext_ln70_610, i25 191"   --->   Operation 6202 'mul' 'r_V_2343' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6203 [1/1] (0.00ns)   --->   "%mult_V_2454 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2343, i32 10, i32 24"   --->   Operation 6203 'partselect' 'mult_V_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6204 [1/1] (0.00ns)   --->   "%sext_ln818_1241 = sext i15 %mult_V_2454"   --->   Operation 6204 'sext' 'sext_ln818_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6205 [1/1] (0.00ns)   --->   "%shl_ln1273_510 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_138, i8 0"   --->   Operation 6205 'bitconcatenate' 'shl_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6206 [1/1] (0.00ns)   --->   "%sext_ln1273_729 = sext i24 %shl_ln1273_510"   --->   Operation 6206 'sext' 'sext_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6207 [1/1] (0.83ns)   --->   "%r_V_2344 = sub i25 %sext_ln1273_729, i25 %sext_ln1273_726"   --->   Operation 6207 'sub' 'r_V_2344' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6208 [1/1] (0.00ns)   --->   "%mult_V_2455 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2344, i32 10, i32 24"   --->   Operation 6208 'partselect' 'mult_V_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6209 [1/1] (0.00ns)   --->   "%sext_ln818_1242 = sext i15 %mult_V_2455"   --->   Operation 6209 'sext' 'sext_ln818_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6210 [1/1] (1.94ns)   --->   "%r_V_2345 = mul i23 %sext_ln70_615, i23 43"   --->   Operation 6210 'mul' 'r_V_2345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6211 [1/1] (0.00ns)   --->   "%mult_V_2456 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2345, i32 10, i32 22"   --->   Operation 6211 'partselect' 'mult_V_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6212 [1/1] (0.00ns)   --->   "%sext_ln17_993 = sext i13 %mult_V_2456" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6212 'sext' 'sext_ln17_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6213 [1/1] (1.94ns)   --->   "%r_V_2346 = mul i24 %sext_ln70_611, i24 101"   --->   Operation 6213 'mul' 'r_V_2346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6214 [1/1] (0.00ns)   --->   "%mult_V_2457 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2346, i32 10, i32 23"   --->   Operation 6214 'partselect' 'mult_V_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6215 [1/1] (0.00ns)   --->   "%sext_ln17_994 = sext i14 %mult_V_2457" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6215 'sext' 'sext_ln17_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6216 [1/1] (1.94ns)   --->   "%r_V_2347 = mul i25 %sext_ln70_610, i25 238"   --->   Operation 6216 'mul' 'r_V_2347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6217 [1/1] (0.00ns)   --->   "%mult_V_2458 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2347, i32 10, i32 24"   --->   Operation 6217 'partselect' 'mult_V_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6218 [1/1] (0.00ns)   --->   "%sext_ln818_1243 = sext i15 %mult_V_2458"   --->   Operation 6218 'sext' 'sext_ln818_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6219 [1/1] (1.94ns)   --->   "%r_V_2348 = mul i23 %sext_ln70_615, i23 8388549"   --->   Operation 6219 'mul' 'r_V_2348' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6220 [1/1] (0.00ns)   --->   "%mult_V_2459 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2348, i32 10, i32 22"   --->   Operation 6220 'partselect' 'mult_V_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln17_995 = sext i13 %mult_V_2459" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6221 'sext' 'sext_ln17_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6222 [1/1] (0.00ns)   --->   "%mult_V_2460 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_138, i32 5, i32 15"   --->   Operation 6222 'partselect' 'mult_V_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6223 [1/1] (0.00ns)   --->   "%sext_ln17_61 = sext i11 %mult_V_2460" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6223 'sext' 'sext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6224 [1/1] (1.94ns)   --->   "%r_V_2349 = mul i25 %sext_ln70_610, i25 33554261"   --->   Operation 6224 'mul' 'r_V_2349' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6225 [1/1] (0.00ns)   --->   "%mult_V_2461 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2349, i32 10, i32 24"   --->   Operation 6225 'partselect' 'mult_V_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6226 [1/1] (0.00ns)   --->   "%sext_ln818_1244 = sext i15 %mult_V_2461"   --->   Operation 6226 'sext' 'sext_ln818_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6227 [1/1] (1.94ns)   --->   "%r_V_2350 = mul i23 %sext_ln70_615, i23 61"   --->   Operation 6227 'mul' 'r_V_2350' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6228 [1/1] (0.00ns)   --->   "%mult_V_2462 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_2350, i32 10, i32 22"   --->   Operation 6228 'partselect' 'mult_V_2462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6229 [1/1] (0.00ns)   --->   "%sext_ln17_996 = sext i13 %mult_V_2462" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6229 'sext' 'sext_ln17_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6230 [1/1] (0.00ns)   --->   "%shl_ln1273_511 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_138, i3 0"   --->   Operation 6230 'bitconcatenate' 'shl_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6231 [1/1] (0.00ns)   --->   "%sext_ln1273_730 = sext i19 %shl_ln1273_511"   --->   Operation 6231 'sext' 'sext_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6232 [1/1] (0.80ns)   --->   "%r_V_2351 = sub i20 %sext_ln1273_730, i20 %sext_ln1273_725"   --->   Operation 6232 'sub' 'r_V_2351' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6233 [1/1] (0.00ns)   --->   "%mult_V_2463 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_2351, i32 10, i32 19"   --->   Operation 6233 'partselect' 'mult_V_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6234 [1/1] (0.00ns)   --->   "%sext_ln17_997 = sext i10 %mult_V_2463" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6234 'sext' 'sext_ln17_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6235 [1/1] (0.00ns)   --->   "%shl_ln1273_512 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_138, i5 0"   --->   Operation 6235 'bitconcatenate' 'shl_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6236 [1/1] (0.00ns)   --->   "%sext_ln1273_731 = sext i21 %shl_ln1273_512"   --->   Operation 6236 'sext' 'sext_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6237 [1/1] (0.81ns)   --->   "%r_V_2352 = sub i22 0, i22 %sext_ln1273_731"   --->   Operation 6237 'sub' 'r_V_2352' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6238 [1/1] (0.00ns)   --->   "%mult_V_2464 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_2352, i32 10, i32 21"   --->   Operation 6238 'partselect' 'mult_V_2464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6239 [1/1] (0.00ns)   --->   "%sext_ln17_998 = sext i12 %mult_V_2464" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6239 'sext' 'sext_ln17_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6240 [1/1] (1.94ns)   --->   "%r_V_2353 = mul i24 %sext_ln70_611, i24 95"   --->   Operation 6240 'mul' 'r_V_2353' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6241 [1/1] (0.00ns)   --->   "%mult_V_2465 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_2353, i32 10, i32 23"   --->   Operation 6241 'partselect' 'mult_V_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6242 [1/1] (0.00ns)   --->   "%sext_ln17_999 = sext i14 %mult_V_2465" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6242 'sext' 'sext_ln17_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6243 [1/1] (1.94ns)   --->   "%r_V_2354 = mul i25 %sext_ln70_610, i25 206"   --->   Operation 6243 'mul' 'r_V_2354' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6244 [1/1] (0.00ns)   --->   "%mult_V_2466 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2354, i32 10, i32 24"   --->   Operation 6244 'partselect' 'mult_V_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln818_1245 = sext i15 %mult_V_2466"   --->   Operation 6245 'sext' 'sext_ln818_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6246 [1/1] (1.94ns)   --->   "%r_V_2355 = mul i25 %sext_ln70_610, i25 169"   --->   Operation 6246 'mul' 'r_V_2355' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6247 [1/1] (0.00ns)   --->   "%mult_V_2467 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_2355, i32 10, i32 24"   --->   Operation 6247 'partselect' 'mult_V_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6248 [1/1] (0.00ns)   --->   "%sext_ln818_1246 = sext i15 %mult_V_2467"   --->   Operation 6248 'sext' 'sext_ln818_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6249 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_138, i2 0"   --->   Operation 6249 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6250 [1/1] (0.00ns)   --->   "%sext_ln1273_732 = sext i18 %tmp_16"   --->   Operation 6250 'sext' 'sext_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6251 [1/1] (0.79ns)   --->   "%r_V_2356 = sub i19 %sext_ln70_609, i19 %sext_ln1273_732"   --->   Operation 6251 'sub' 'r_V_2356' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6252 [1/1] (0.00ns)   --->   "%mult_V_2468 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_2356, i32 10, i32 18"   --->   Operation 6252 'partselect' 'mult_V_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6253 [1/1] (0.00ns)   --->   "%sext_ln17_1000 = sext i9 %mult_V_2468" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 6253 'sext' 'sext_ln17_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6254 [1/1] (0.70ns)   --->   "%add_ln813 = add i8 %sext_ln17_260, i8 %sext_ln17_266"   --->   Operation 6254 'add' 'add_ln813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6255 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %add_ln813"   --->   Operation 6255 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_926 = add i13 %sext_ln17_333, i13 %sext_ln17_394"   --->   Operation 6256 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6257 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_927 = add i13 %add_ln813_926, i13 %sext_ln17_318"   --->   Operation 6257 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_928 = add i13 %add_ln813_927, i13 %sext_ln813"   --->   Operation 6258 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6259 [1/1] (0.70ns)   --->   "%add_ln813_929 = add i8 %sext_ln17_415, i8 %sext_ln17_460"   --->   Operation 6259 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6260 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i8 %add_ln813_929"   --->   Operation 6260 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6261 [1/1] (0.71ns)   --->   "%add_ln813_930 = add i10 %sext_ln17_504, i10 %sext_ln17_590"   --->   Operation 6261 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_931 = add i10 %add_ln813_930, i10 %sext_ln17_488"   --->   Operation 6262 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6263 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_932 = add i10 %add_ln813_931, i10 %sext_ln813_159"   --->   Operation 6263 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6264 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i10 %add_ln813_932"   --->   Operation 6264 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6265 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_933 = add i13 %sext_ln813_160, i13 %add_ln813_928"   --->   Operation 6265 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6266 [1/1] (0.70ns)   --->   "%add_ln813_934 = add i8 %sext_ln17_599, i8 %sext_ln17_613"   --->   Operation 6266 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6267 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i8 %add_ln813_934"   --->   Operation 6267 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6268 [1/1] (0.70ns)   --->   "%add_ln813_935 = add i8 %sext_ln17_729, i8 %sext_ln17_742"   --->   Operation 6268 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i8 %add_ln813_935"   --->   Operation 6269 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6270 [1/1] (0.73ns)   --->   "%add_ln813_936 = add i12 %sext_ln813_163, i12 %sext_ln17_675"   --->   Operation 6270 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_937 = add i12 %add_ln813_936, i12 %sext_ln813_162"   --->   Operation 6271 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6272 [1/1] (0.70ns)   --->   "%add_ln813_938 = add i8 %sext_ln17_801, i8 %sext_ln17_865"   --->   Operation 6272 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6273 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i8 %add_ln813_938"   --->   Operation 6273 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_939 = add i9 %sext_ln17_20, i9 38"   --->   Operation 6274 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6275 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_940 = add i9 %add_ln813_939, i9 %sext_ln17_930"   --->   Operation 6275 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6276 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i9 %add_ln813_940"   --->   Operation 6276 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6277 [1/1] (0.71ns)   --->   "%add_ln813_941 = add i10 %sext_ln813_165, i10 %sext_ln813_164"   --->   Operation 6277 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6278 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i10 %add_ln813_941"   --->   Operation 6278 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6279 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_942 = add i12 %sext_ln813_166, i12 %add_ln813_937"   --->   Operation 6279 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_944 = add i13 %sext_ln17_267, i13 %sext_ln17_284"   --->   Operation 6280 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6281 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_945 = add i13 %add_ln813_944, i13 %sext_ln17_257"   --->   Operation 6281 'add' 'add_ln813_945' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_946 = add i16 %sext_ln818_481, i16 %sext_ln818_495"   --->   Operation 6282 'add' 'add_ln813_946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6283 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_947 = add i16 %add_ln813_946, i16 %sext_ln818_462"   --->   Operation 6283 'add' 'add_ln813_947' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6284 [1/1] (0.78ns)   --->   "%add_ln813_949 = add i16 %mult_V_1045, i16 %sext_ln818_549"   --->   Operation 6284 'add' 'add_ln813_949' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_950 = add i16 %add_ln813_949, i16 %sext_ln818_515"   --->   Operation 6285 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6286 [1/1] (0.70ns)   --->   "%add_ln813_951 = add i9 %sext_ln17_377, i9 %sext_ln17_396"   --->   Operation 6286 'add' 'add_ln813_951' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i9 %add_ln813_951"   --->   Operation 6287 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_952 = add i16 %sext_ln818_600, i16 %sext_ln818_607"   --->   Operation 6288 'add' 'add_ln813_952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6289 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_953 = add i16 %add_ln813_952, i16 %sext_ln813_170"   --->   Operation 6289 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6290 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_954 = add i16 %add_ln813_953, i16 %add_ln813_950"   --->   Operation 6290 'add' 'add_ln813_954' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_956 = add i16 %sext_ln818_636, i16 %mult_V_1299"   --->   Operation 6291 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6292 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_957 = add i16 %add_ln813_956, i16 %sext_ln818_622"   --->   Operation 6292 'add' 'add_ln813_957' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6293 [1/1] (0.76ns)   --->   "%add_ln813_958 = add i15 %sext_ln17_480, i15 %sext_ln17_490"   --->   Operation 6293 'add' 'add_ln813_958' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i15 %add_ln813_958"   --->   Operation 6294 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_959 = add i16 %sext_ln818_692, i16 %sext_ln818_704"   --->   Operation 6295 'add' 'add_ln813_959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_960 = add i16 %add_ln813_959, i16 %sext_ln813_171"   --->   Operation 6296 'add' 'add_ln813_960' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6297 [1/1] (0.71ns)   --->   "%add_ln813_962 = add i10 %sext_ln17_530, i10 %sext_ln17_540"   --->   Operation 6297 'add' 'add_ln813_962' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6298 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i10 %add_ln813_962"   --->   Operation 6298 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6299 [1/1] (0.76ns)   --->   "%add_ln813_963 = add i15 %sext_ln813_172, i15 %sext_ln17_523"   --->   Operation 6299 'add' 'add_ln813_963' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i15 %add_ln813_963"   --->   Operation 6300 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_964 = add i15 %sext_ln17_555, i15 %sext_ln17_570"   --->   Operation 6301 'add' 'add_ln813_964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6302 [1/1] (0.70ns)   --->   "%add_ln813_965 = add i8 %sext_ln17_583, i8 %sext_ln17_599"   --->   Operation 6302 'add' 'add_ln813_965' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6303 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i8 %add_ln813_965"   --->   Operation 6303 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6304 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_966 = add i15 %sext_ln813_174, i15 %add_ln813_964"   --->   Operation 6304 'add' 'add_ln813_966' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6305 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i15 %add_ln813_966"   --->   Operation 6305 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6306 [1/1] (0.77ns)   --->   "%add_ln813_967 = add i16 %sext_ln813_175, i16 %sext_ln813_173"   --->   Operation 6306 'add' 'add_ln813_967' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_970 = add i13 %sext_ln17_642, i13 %sext_ln17_659"   --->   Operation 6307 'add' 'add_ln813_970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6308 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_971 = add i13 %add_ln813_970, i13 %sext_ln17_632"   --->   Operation 6308 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6309 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i13 %add_ln813_971"   --->   Operation 6309 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6310 [1/1] (0.77ns)   --->   "%add_ln813_972 = add i16 %sext_ln818_924, i16 %sext_ln818_938"   --->   Operation 6310 'add' 'add_ln813_972' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_973 = add i16 %add_ln813_972, i16 %sext_ln818_877"   --->   Operation 6311 'add' 'add_ln813_973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6312 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_974 = add i16 %add_ln813_973, i16 %sext_ln813_176"   --->   Operation 6312 'add' 'add_ln813_974' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6313 [1/1] (0.75ns)   --->   "%add_ln813_975 = add i14 %sext_ln17_730, i14 %sext_ln17_741"   --->   Operation 6313 'add' 'add_ln813_975' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6314 [1/1] (0.76ns)   --->   "%add_ln813_977 = add i15 %sext_ln17_754, i15 %sext_ln17_769"   --->   Operation 6314 'add' 'add_ln813_977' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6315 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i15 %add_ln813_977"   --->   Operation 6315 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_978 = add i16 %sext_ln818_1003, i16 %mult_V_2009"   --->   Operation 6316 'add' 'add_ln813_978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6317 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_979 = add i16 %add_ln813_978, i16 %sext_ln813_178"   --->   Operation 6317 'add' 'add_ln813_979' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_982 = add i16 %sext_ln818_1050, i16 %mult_V_2090"   --->   Operation 6318 'add' 'add_ln813_982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6319 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_983 = add i16 %add_ln813_982, i16 %sext_ln818_1035"   --->   Operation 6319 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_984 = add i16 %sext_ln818_1083, i16 %sext_ln818_1110"   --->   Operation 6320 'add' 'add_ln813_984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6321 [1/1] (0.75ns)   --->   "%add_ln813_985 = add i14 %sext_ln17_862, i14 %sext_ln17_872"   --->   Operation 6321 'add' 'add_ln813_985' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6322 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i14 %add_ln813_985"   --->   Operation 6322 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6323 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_986 = add i16 %sext_ln813_179, i16 %add_ln813_984"   --->   Operation 6323 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6324 [1/1] (0.76ns)   --->   "%add_ln813_988 = add i15 %sext_ln17_889, i15 %sext_ln17_916"   --->   Operation 6324 'add' 'add_ln813_988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6325 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i15 %add_ln813_988"   --->   Operation 6325 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_989 = add i16 %sext_ln813_180, i16 %sext_ln818_1155"   --->   Operation 6326 'add' 'add_ln813_989' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_990 = add i16 %sext_ln818_1223, i16 %sext_ln818_1235"   --->   Operation 6327 'add' 'add_ln813_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6328 [1/1] (0.72ns)   --->   "%add_ln813_991 = add i11 %sext_ln17_21, i11 48"   --->   Operation 6328 'add' 'add_ln813_991' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6329 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i11 %add_ln813_991"   --->   Operation 6329 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_992 = add i16 %sext_ln813_12, i16 %add_ln813_990"   --->   Operation 6330 'add' 'add_ln813_992' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_993 = add i16 %add_ln813_992, i16 %add_ln813_989"   --->   Operation 6331 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6332 [1/1] (0.76ns)   --->   "%add_ln813_997 = add i15 %sext_ln17_271, i15 %sext_ln17_287"   --->   Operation 6332 'add' 'add_ln813_997' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6333 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i15 %add_ln813_997"   --->   Operation 6333 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6334 [1/1] (0.77ns)   --->   "%add_ln813_998 = add i16 %sext_ln813_181, i16 %sext_ln818_427"   --->   Operation 6334 'add' 'add_ln813_998' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_999 = add i16 %sext_ln818_455, i16 %sext_ln818_468"   --->   Operation 6335 'add' 'add_ln813_999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6336 [1/1] (0.75ns)   --->   "%add_ln813_1000 = add i14 %sext_ln17_325, i14 %sext_ln17_331"   --->   Operation 6336 'add' 'add_ln813_1000' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6337 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i14 %add_ln813_1000"   --->   Operation 6337 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6338 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1001 = add i16 %sext_ln813_182, i16 %add_ln813_999"   --->   Operation 6338 'add' 'add_ln813_1001' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1003 = add i15 %sext_ln17_340, i15 %sext_ln17_347"   --->   Operation 6339 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6340 [1/1] (0.72ns)   --->   "%add_ln813_1004 = add i11 %sext_ln17_357, i11 %sext_ln17_367"   --->   Operation 6340 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6341 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i11 %add_ln813_1004"   --->   Operation 6341 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6342 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1005 = add i15 %sext_ln813_183, i15 %add_ln813_1003"   --->   Operation 6342 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6343 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i15 %add_ln813_1005"   --->   Operation 6343 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6344 [1/1] (0.75ns)   --->   "%add_ln813_1006 = add i14 %sext_ln17_383, i14 %sext_ln17_401"   --->   Operation 6344 'add' 'add_ln813_1006' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i14 %add_ln813_1006"   --->   Operation 6345 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6346 [1/1] (0.77ns)   --->   "%add_ln813_1007 = add i16 %sext_ln818_593, i16 %sext_ln818_602"   --->   Operation 6346 'add' 'add_ln813_1007' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1008 = add i16 %add_ln813_1007, i16 %sext_ln813_185"   --->   Operation 6347 'add' 'add_ln813_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6348 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1009 = add i16 %add_ln813_1008, i16 %sext_ln813_184"   --->   Operation 6348 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1011 = add i16 %sext_ln818_625, i16 %sext_ln818_638"   --->   Operation 6349 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1012 = add i16 %add_ln813_1011, i16 %sext_ln818_611"   --->   Operation 6350 'add' 'add_ln813_1012' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1013 = add i16 %sext_ln818_671, i16 %sext_ln818_686"   --->   Operation 6351 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6352 [1/1] (0.77ns)   --->   "%add_ln813_1014 = add i16 %sext_ln818_710, i16 %sext_ln818_728"   --->   Operation 6352 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6353 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1015 = add i16 %add_ln813_1014, i16 %add_ln813_1013"   --->   Operation 6353 'add' 'add_ln813_1015' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6354 [1/1] (0.77ns)   --->   "%add_ln813_1017 = add i16 %sext_ln818_745, i16 %sext_ln818_759"   --->   Operation 6354 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6355 [1/1] (0.77ns)   --->   "%add_ln813_1018 = add i16 %sext_ln818_774, i16 %sext_ln818_790"   --->   Operation 6355 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6356 [1/1] (0.76ns)   --->   "%add_ln813_1020 = add i15 %sext_ln17_585, i15 %sext_ln17_600"   --->   Operation 6356 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6357 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i15 %add_ln813_1020"   --->   Operation 6357 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1021 = add i16 %sext_ln818_825, i16 %sext_ln818_835"   --->   Operation 6358 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6359 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1022 = add i16 %add_ln813_1021, i16 %sext_ln813_186"   --->   Operation 6359 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1026 = add i15 %sext_ln17_646, i15 %sext_ln17_663"   --->   Operation 6360 'add' 'add_ln813_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6361 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1027 = add i15 %add_ln813_1026, i15 %sext_ln17_635"   --->   Operation 6361 'add' 'add_ln813_1027' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6362 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i15 %add_ln813_1027"   --->   Operation 6362 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6363 [1/1] (0.77ns)   --->   "%add_ln813_1028 = add i16 %sext_ln818_883, i16 %sext_ln818_898"   --->   Operation 6363 'add' 'add_ln813_1028' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6364 [1/1] (0.77ns)   --->   "%add_ln813_1029 = add i16 %sext_ln818_910, i16 %sext_ln818_941"   --->   Operation 6364 'add' 'add_ln813_1029' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1030 = add i16 %add_ln813_1029, i16 %add_ln813_1028"   --->   Operation 6365 'add' 'add_ln813_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1031 = add i16 %add_ln813_1030, i16 %sext_ln813_187"   --->   Operation 6366 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6367 [1/1] (0.75ns)   --->   "%add_ln813_1032 = add i14 %sext_ln17_733, i14 %sext_ln17_744"   --->   Operation 6367 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6368 [1/1] (0.78ns)   --->   "%add_ln813_1033 = add i16 %sext_ln818_984, i16 %mult_V_1963"   --->   Operation 6368 'add' 'add_ln813_1033' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1035 = add i16 %sext_ln818_1008, i16 %sext_ln818_1023"   --->   Operation 6369 'add' 'add_ln813_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6370 [1/1] (0.77ns)   --->   "%add_ln813_1036 = add i16 %sext_ln818_1039, i16 %sext_ln818_1055"   --->   Operation 6370 'add' 'add_ln813_1036' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1037 = add i16 %add_ln813_1036, i16 %add_ln813_1035"   --->   Operation 6371 'add' 'add_ln813_1037' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1040 = add i16 %sext_ln818_1072, i16 %sext_ln818_1087"   --->   Operation 6372 'add' 'add_ln813_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6373 [1/1] (0.77ns)   --->   "%add_ln813_1041 = add i16 %sext_ln818_1100, i16 %sext_ln818_1114"   --->   Operation 6373 'add' 'add_ln813_1041' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6374 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1042 = add i16 %add_ln813_1041, i16 %add_ln813_1040"   --->   Operation 6374 'add' 'add_ln813_1042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1043 = add i16 %sext_ln818_1133, i16 %sext_ln818_1145"   --->   Operation 6375 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6376 [1/1] (0.77ns)   --->   "%add_ln813_1044 = add i16 %sext_ln818_1161, i16 %sext_ln818_1173"   --->   Operation 6376 'add' 'add_ln813_1044' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1045 = add i16 %add_ln813_1044, i16 %add_ln813_1043"   --->   Operation 6377 'add' 'add_ln813_1045' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6378 [1/1] (0.76ns)   --->   "%add_ln813_1047 = add i15 %sext_ln17_917, i15 %sext_ln17_935"   --->   Operation 6378 'add' 'add_ln813_1047' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6379 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i15 %add_ln813_1047"   --->   Operation 6379 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6380 [1/1] (0.77ns)   --->   "%add_ln813_1048 = add i16 %sext_ln818_1214, i16 %sext_ln818_1239"   --->   Operation 6380 'add' 'add_ln813_1048' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1049 = add i16 %add_ln813_1048, i16 %sext_ln813_189"   --->   Operation 6381 'add' 'add_ln813_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1050 = add i13 %sext_ln17_58, i13 %sext_ln17_44"   --->   Operation 6382 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6383 [1/1] (0.70ns)   --->   "%add_ln813_1051 = add i8 %sext_ln17_57, i8 8"   --->   Operation 6383 'add' 'add_ln813_1051' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6384 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i8 %add_ln813_1051"   --->   Operation 6384 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6385 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1052 = add i13 %sext_ln813_13, i13 %add_ln813_1050"   --->   Operation 6385 'add' 'add_ln813_1052' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6386 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i13 %add_ln813_1052"   --->   Operation 6386 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6387 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1053 = add i16 %sext_ln813_14, i16 %add_ln813_1049"   --->   Operation 6387 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6388 [1/1] (0.76ns)   --->   "%add_ln813_1057 = add i15 %sext_ln17_273, i15 %sext_ln17_291"   --->   Operation 6388 'add' 'add_ln813_1057' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6389 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i15 %add_ln813_1057"   --->   Operation 6389 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6390 [1/1] (0.77ns)   --->   "%add_ln813_1058 = add i16 %sext_ln813_190, i16 %sext_ln818_424"   --->   Operation 6390 'add' 'add_ln813_1058' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1059 = add i16 %sext_ln818_458, i16 %sext_ln818_469"   --->   Operation 6391 'add' 'add_ln813_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6392 [1/1] (0.77ns)   --->   "%add_ln813_1060 = add i16 %sext_ln818_486, i16 %sext_ln818_502"   --->   Operation 6392 'add' 'add_ln813_1060' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6393 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1061 = add i16 %add_ln813_1060, i16 %add_ln813_1059"   --->   Operation 6393 'add' 'add_ln813_1061' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6394 [1/1] (0.76ns)   --->   "%add_ln813_1063 = add i15 %sext_ln17_348, i15 %sext_ln17_358"   --->   Operation 6394 'add' 'add_ln813_1063' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i15 %add_ln813_1063"   --->   Operation 6395 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1064 = add i16 %sext_ln813_191, i16 %sext_ln818_521"   --->   Operation 6396 'add' 'add_ln813_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6397 [1/1] (0.76ns)   --->   "%add_ln813_1065 = add i15 %sext_ln17_371, i15 %sext_ln17_385"   --->   Operation 6397 'add' 'add_ln813_1065' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6398 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i15 %add_ln813_1065"   --->   Operation 6398 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1066 = add i16 %sext_ln818_589, i16 %sext_ln818_593"   --->   Operation 6399 'add' 'add_ln813_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6400 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1067 = add i16 %add_ln813_1066, i16 %sext_ln813_192"   --->   Operation 6400 'add' 'add_ln813_1067' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6401 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1068 = add i16 %add_ln813_1067, i16 %add_ln813_1064"   --->   Operation 6401 'add' 'add_ln813_1068' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1070 = add i16 %sext_ln818_641, i16 %sext_ln818_672"   --->   Operation 6402 'add' 'add_ln813_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6403 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1071 = add i16 %add_ln813_1070, i16 %sext_ln818_603"   --->   Operation 6403 'add' 'add_ln813_1071' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6404 [1/1] (0.76ns)   --->   "%add_ln813_1072 = add i15 %sext_ln17_497, i15 %sext_ln17_509"   --->   Operation 6404 'add' 'add_ln813_1072' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6405 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i15 %add_ln813_1072"   --->   Operation 6405 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6406 [1/1] (0.75ns)   --->   "%add_ln813_1073 = add i14 %sext_ln17_520, i14 %sext_ln17_526"   --->   Operation 6406 'add' 'add_ln813_1073' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6407 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i14 %add_ln813_1073"   --->   Operation 6407 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6408 [1/1] (0.77ns)   --->   "%add_ln813_1074 = add i16 %sext_ln813_194, i16 %sext_ln813_193"   --->   Operation 6408 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6409 [1/1] (0.77ns)   --->   "%add_ln813_1076 = add i16 %sext_ln818_762, i16 %sext_ln818_776"   --->   Operation 6409 'add' 'add_ln813_1076' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1078 = add i16 %sext_ln818_791, i16 %sext_ln818_802"   --->   Operation 6410 'add' 'add_ln813_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6411 [1/1] (0.78ns)   --->   "%add_ln813_1079 = add i16 %mult_V_1603, i16 %sext_ln818_837"   --->   Operation 6411 'add' 'add_ln813_1079' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6412 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1080 = add i16 %add_ln813_1079, i16 %add_ln813_1078"   --->   Operation 6412 'add' 'add_ln813_1080' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6413 [1/1] (0.70ns)   --->   "%add_ln813_1084 = add i9 %sext_ln17_672, i9 %sext_ln17_678"   --->   Operation 6413 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1086 = add i16 %mult_V_1796, i16 %sext_ln818_930"   --->   Operation 6414 'add' 'add_ln813_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6415 [1/1] (0.77ns)   --->   "%add_ln813_1087 = add i16 %sext_ln818_942, i16 %sext_ln818_954"   --->   Operation 6415 'add' 'add_ln813_1087' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1088 = add i16 %add_ln813_1087, i16 %add_ln813_1086"   --->   Operation 6416 'add' 'add_ln813_1088' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6417 [1/1] (0.77ns)   --->   "%add_ln813_1090 = add i16 %sext_ln818_977, i16 %sext_ln818_987"   --->   Operation 6417 'add' 'add_ln813_1090' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1092 = add i16 %sext_ln818_997, i16 %sext_ln818_1010"   --->   Operation 6418 'add' 'add_ln813_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6419 [1/1] (0.77ns)   --->   "%add_ln813_1093 = add i16 %sext_ln818_1025, i16 %sext_ln818_1041"   --->   Operation 6419 'add' 'add_ln813_1093' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6420 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1094 = add i16 %add_ln813_1093, i16 %add_ln813_1092"   --->   Operation 6420 'add' 'add_ln813_1094' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6421 [1/1] (0.76ns)   --->   "%add_ln813_1097 = add i15 %sext_ln17_822, i15 %sext_ln17_833"   --->   Operation 6421 'add' 'add_ln813_1097' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6422 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i15 %add_ln813_1097"   --->   Operation 6422 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6423 [1/1] (0.77ns)   --->   "%add_ln813_1098 = add i16 %sext_ln813_196, i16 %sext_ln818_1057"   --->   Operation 6423 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1099 = add i16 %sext_ln818_1102, i16 %sext_ln818_1117"   --->   Operation 6424 'add' 'add_ln813_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6425 [1/1] (0.71ns)   --->   "%add_ln813_1100 = add i10 %sext_ln17_866, i10 %sext_ln17_871"   --->   Operation 6425 'add' 'add_ln813_1100' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6426 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i10 %add_ln813_1100"   --->   Operation 6426 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1101 = add i16 %sext_ln813_197, i16 %add_ln813_1099"   --->   Operation 6427 'add' 'add_ln813_1101' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6428 [1/1] (0.77ns)   --->   "%add_ln813_1103 = add i16 %sext_ln818_1181, i16 %sext_ln818_1191"   --->   Operation 6428 'add' 'add_ln813_1103' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6429 [1/1] (0.75ns)   --->   "%add_ln813_1105 = add i14 %sext_ln17_938, i14 %sext_ln17_953"   --->   Operation 6429 'add' 'add_ln813_1105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6430 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i14 %add_ln813_1105"   --->   Operation 6430 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6431 [1/1] (0.75ns)   --->   "%add_ln813_1106 = add i14 %sext_ln17_979, i14 71"   --->   Operation 6431 'add' 'add_ln813_1106' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6432 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i14 %add_ln813_1106"   --->   Operation 6432 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6433 [1/1] (0.76ns)   --->   "%add_ln813_1107 = add i15 %sext_ln813_199, i15 %sext_ln813_198"   --->   Operation 6433 'add' 'add_ln813_1107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6434 [1/1] (0.73ns)   --->   "%add_ln813_1112 = add i12 %sext_ln17_301, i12 %sext_ln17_319"   --->   Operation 6434 'add' 'add_ln813_1112' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6435 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i12 %add_ln813_1112"   --->   Operation 6435 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6436 [1/1] (0.76ns)   --->   "%add_ln813_1113 = add i15 %sext_ln813_201, i15 %sext_ln17_262"   --->   Operation 6436 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1114 = add i16 %sext_ln818_509, i16 %sext_ln818_528"   --->   Operation 6437 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6438 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1115 = add i16 %add_ln813_1114, i16 %sext_ln818_490"   --->   Operation 6438 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6439 [1/1] (0.77ns)   --->   "%add_ln813_1117 = add i16 %sext_ln818_558, i16 %sext_ln818_581"   --->   Operation 6439 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1118 = add i16 %add_ln813_1117, i16 %sext_ln818_544"   --->   Operation 6440 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6441 [1/1] (0.74ns)   --->   "%add_ln813_1119 = add i13 %sext_ln17_463, i13 %sext_ln17_467"   --->   Operation 6441 'add' 'add_ln813_1119' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i13 %add_ln813_1119"   --->   Operation 6442 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6443 [1/1] (0.76ns)   --->   "%add_ln813_1120 = add i15 %sext_ln813_203, i15 %sext_ln17_437"   --->   Operation 6443 'add' 'add_ln813_1120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6444 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i15 %add_ln813_1120"   --->   Operation 6444 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6445 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1121 = add i16 %sext_ln813_204, i16 %add_ln813_1118"   --->   Operation 6445 'add' 'add_ln813_1121' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1123 = add i16 %sext_ln818_678, i16 %sext_ln818_687"   --->   Operation 6446 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6447 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1124 = add i16 %add_ln813_1123, i16 %sext_ln818_661"   --->   Operation 6447 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6448 [1/1] (0.76ns)   --->   "%add_ln813_1125 = add i15 %sext_ln17_528, i15 %sext_ln17_537"   --->   Operation 6448 'add' 'add_ln813_1125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6449 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i15 %add_ln813_1125"   --->   Operation 6449 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6450 [1/1] (0.77ns)   --->   "%add_ln813_1126 = add i16 %sext_ln813_205, i16 %sext_ln818_715"   --->   Operation 6450 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6451 [1/1] (0.72ns)   --->   "%add_ln813_1128 = add i11 %sext_ln17_592, i11 %sext_ln17_598"   --->   Operation 6451 'add' 'add_ln813_1128' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i11 %add_ln813_1128"   --->   Operation 6452 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1129 = add i13 %sext_ln813_206, i13 %sext_ln17_551"   --->   Operation 6453 'add' 'add_ln813_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6454 [1/1] (0.70ns)   --->   "%add_ln813_1130 = add i8 %sext_ln17_661, i8 %sext_ln17_668"   --->   Operation 6454 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6455 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i8 %add_ln813_1130"   --->   Operation 6455 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6456 [1/1] (0.73ns)   --->   "%add_ln813_1131 = add i12 %sext_ln813_207, i12 %sext_ln17_654"   --->   Operation 6456 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i12 %add_ln813_1131"   --->   Operation 6457 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6458 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1132 = add i13 %sext_ln813_208, i13 %add_ln813_1129"   --->   Operation 6458 'add' 'add_ln813_1132' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6459 [1/1] (0.77ns)   --->   "%add_ln813_1135 = add i16 %sext_ln818_948, i16 %sext_ln818_959"   --->   Operation 6459 'add' 'add_ln813_1135' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6460 [1/1] (0.76ns)   --->   "%add_ln813_1137 = add i15 %sext_ln17_765, i15 %sext_ln17_777"   --->   Operation 6460 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6461 [1/1] (0.00ns)   --->   "%sext_ln813_210 = sext i15 %add_ln813_1137"   --->   Operation 6461 'sext' 'sext_ln813_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6462 [1/1] (0.77ns)   --->   "%add_ln813_1138 = add i16 %sext_ln813_210, i16 %sext_ln818_972"   --->   Operation 6462 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6463 [1/1] (0.76ns)   --->   "%add_ln813_1140 = add i15 %sext_ln17_799, i15 %sext_ln17_818"   --->   Operation 6463 'add' 'add_ln813_1140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6464 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i15 %add_ln813_1140"   --->   Operation 6464 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1141 = add i16 %sext_ln813_211, i16 %sext_ln818_1014"   --->   Operation 6465 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1142 = add i16 %sext_ln818_1094, i16 %sext_ln818_1099"   --->   Operation 6466 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6467 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1143 = add i16 %add_ln813_1142, i16 %sext_ln818_1078"   --->   Operation 6467 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6468 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1144 = add i16 %add_ln813_1143, i16 %add_ln813_1141"   --->   Operation 6468 'add' 'add_ln813_1144' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1146 = add i16 %sext_ln818_1139, i16 %sext_ln818_1142"   --->   Operation 6469 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1147 = add i16 %add_ln813_1146, i16 %sext_ln818_1123"   --->   Operation 6470 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6471 [1/1] (0.76ns)   --->   "%add_ln813_1148 = add i15 %sext_ln17_911, i15 %sext_ln17_926"   --->   Operation 6471 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln813_212 = sext i15 %add_ln813_1148"   --->   Operation 6472 'sext' 'sext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6473 [1/1] (0.77ns)   --->   "%add_ln813_1149 = add i16 %sext_ln813_212, i16 %sext_ln818_1159"   --->   Operation 6473 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6474 [1/1] (0.70ns)   --->   "%add_ln813_1151 = add i9 %sext_ln17_951, i9 %sext_ln17_960"   --->   Operation 6474 'add' 'add_ln813_1151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6475 [1/1] (0.00ns)   --->   "%sext_ln813_213 = sext i9 %add_ln813_1151"   --->   Operation 6475 'sext' 'sext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1152 = add i15 %sext_ln813_213, i15 %sext_ln17_943"   --->   Operation 6476 'add' 'add_ln813_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1153 = add i11 %sext_ln17_975, i11 %sext_ln17_900"   --->   Operation 6477 'add' 'add_ln813_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6478 [1/1] (0.70ns)   --->   "%add_ln813_1154 = add i9 %sext_ln17_23, i9 24"   --->   Operation 6478 'add' 'add_ln813_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6479 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i9 %add_ln813_1154"   --->   Operation 6479 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6480 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1155 = add i11 %sext_ln813_214, i11 %add_ln813_1153"   --->   Operation 6480 'add' 'add_ln813_1155' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6481 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i11 %add_ln813_1155"   --->   Operation 6481 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6482 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1156 = add i15 %sext_ln813_215, i15 %add_ln813_1152"   --->   Operation 6482 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6483 [1/1] (0.75ns)   --->   "%add_ln813_1160 = add i14 %sext_ln17_264, i14 %sext_ln17_282"   --->   Operation 6483 'add' 'add_ln813_1160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6484 [1/1] (0.00ns)   --->   "%sext_ln813_217 = sext i14 %add_ln813_1160"   --->   Operation 6484 'sext' 'sext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6485 [1/1] (0.77ns)   --->   "%add_ln813_1161 = add i16 %sext_ln813_217, i16 %sext_ln818"   --->   Operation 6485 'add' 'add_ln813_1161' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6486 [1/1] (0.75ns)   --->   "%add_ln813_1162 = add i14 %sext_ln17_296, i14 %sext_ln17_309"   --->   Operation 6486 'add' 'add_ln813_1162' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6487 [1/1] (0.00ns)   --->   "%sext_ln813_218 = sext i14 %add_ln813_1162"   --->   Operation 6487 'sext' 'sext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6488 [1/1] (0.76ns)   --->   "%add_ln813_1163 = add i15 %sext_ln17_322, i15 %sext_ln17_328"   --->   Operation 6488 'add' 'add_ln813_1163' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6489 [1/1] (0.00ns)   --->   "%sext_ln813_219 = sext i15 %add_ln813_1163"   --->   Operation 6489 'sext' 'sext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6490 [1/1] (0.77ns)   --->   "%add_ln813_1164 = add i16 %sext_ln813_219, i16 %sext_ln813_218"   --->   Operation 6490 'add' 'add_ln813_1164' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6491 [1/1] (0.76ns)   --->   "%add_ln813_1166 = add i15 %sext_ln17_342, i15 %sext_ln17_366"   --->   Operation 6491 'add' 'add_ln813_1166' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1168 = add i16 %sext_ln818_572, i16 %sext_ln818_583"   --->   Operation 6492 'add' 'add_ln813_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6493 [1/1] (0.76ns)   --->   "%add_ln813_1169 = add i15 %sext_ln17_411, i15 %sext_ln17_424"   --->   Operation 6493 'add' 'add_ln813_1169' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6494 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i15 %add_ln813_1169"   --->   Operation 6494 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6495 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1170 = add i16 %sext_ln813_221, i16 %add_ln813_1168"   --->   Operation 6495 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1173 = add i16 %sext_ln818_619, i16 %sext_ln818_634"   --->   Operation 6496 'add' 'add_ln813_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6497 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1174 = add i16 %add_ln813_1173, i16 %sext_ln818_605"   --->   Operation 6497 'add' 'add_ln813_1174' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6498 [1/1] (0.74ns)   --->   "%add_ln813_1175 = add i13 %sext_ln17_473, i13 %sext_ln17_503"   --->   Operation 6498 'add' 'add_ln813_1175' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i13 %add_ln813_1175"   --->   Operation 6499 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1176 = add i16 %sext_ln818_702, i16 %sext_ln818_720"   --->   Operation 6500 'add' 'add_ln813_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6501 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1177 = add i16 %add_ln813_1176, i16 %sext_ln813_222"   --->   Operation 6501 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6502 [1/1] (0.76ns)   --->   "%add_ln813_1179 = add i15 %sext_ln17_529, i15 %sext_ln17_538"   --->   Operation 6502 'add' 'add_ln813_1179' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6503 [1/1] (0.00ns)   --->   "%sext_ln813_223 = sext i15 %add_ln813_1179"   --->   Operation 6503 'sext' 'sext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6504 [1/1] (0.77ns)   --->   "%add_ln813_1180 = add i16 %sext_ln818_771, i16 %sext_ln818_784"   --->   Operation 6504 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1181 = add i16 %add_ln813_1180, i16 %sext_ln813_223"   --->   Operation 6505 'add' 'add_ln813_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1182 = add i16 %sext_ln818_810, i16 %sext_ln818_820"   --->   Operation 6506 'add' 'add_ln813_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6507 [1/1] (0.74ns)   --->   "%add_ln813_1183 = add i13 %sext_ln17_619, i13 %sext_ln17_629"   --->   Operation 6507 'add' 'add_ln813_1183' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln813_224 = sext i13 %add_ln813_1183"   --->   Operation 6508 'sext' 'sext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6509 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1184 = add i16 %sext_ln813_224, i16 %add_ln813_1182"   --->   Operation 6509 'add' 'add_ln813_1184' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6510 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1185 = add i16 %add_ln813_1184, i16 %add_ln813_1181"   --->   Operation 6510 'add' 'add_ln813_1185' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6511 [1/1] (0.77ns)   --->   "%add_ln813_1188 = add i16 %sext_ln818_874, i16 %sext_ln818_894"   --->   Operation 6511 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1190 = add i16 %sext_ln818_905, i16 %sext_ln818_922"   --->   Operation 6512 'add' 'add_ln813_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6513 [1/1] (0.76ns)   --->   "%add_ln813_1191 = add i15 %sext_ln17_703, i15 %sext_ln17_713"   --->   Operation 6513 'add' 'add_ln813_1191' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6514 [1/1] (0.00ns)   --->   "%sext_ln813_225 = sext i15 %add_ln813_1191"   --->   Operation 6514 'sext' 'sext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1192 = add i16 %sext_ln813_225, i16 %add_ln813_1190"   --->   Operation 6515 'add' 'add_ln813_1192' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1194 = add i14 %sext_ln17_751, i14 %sext_ln17_767"   --->   Operation 6516 'add' 'add_ln813_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6517 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1195 = add i14 %add_ln813_1194, i14 %sext_ln17_728"   --->   Operation 6517 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6518 [1/1] (0.00ns)   --->   "%sext_ln813_226 = sext i14 %add_ln813_1195"   --->   Operation 6518 'sext' 'sext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6519 [1/1] (0.73ns)   --->   "%add_ln813_1196 = add i12 %sext_ln17_779, i12 %sext_ln17_800"   --->   Operation 6519 'add' 'add_ln813_1196' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6520 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i12 %add_ln813_1196"   --->   Operation 6520 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6521 [1/1] (0.77ns)   --->   "%add_ln813_1197 = add i16 %sext_ln818_1047, i16 %sext_ln818_1064"   --->   Operation 6521 'add' 'add_ln813_1197' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1198 = add i16 %add_ln813_1197, i16 %sext_ln813_227"   --->   Operation 6522 'add' 'add_ln813_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6523 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1199 = add i16 %add_ln813_1198, i16 %sext_ln813_226"   --->   Operation 6523 'add' 'add_ln813_1199' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6524 [1/1] (0.76ns)   --->   "%add_ln813_1201 = add i15 %sext_ln17_837, i15 %sext_ln17_849"   --->   Operation 6524 'add' 'add_ln813_1201' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln813_228 = sext i15 %add_ln813_1201"   --->   Operation 6525 'sext' 'sext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6526 [1/1] (0.77ns)   --->   "%add_ln813_1202 = add i16 %sext_ln813_228, i16 %sext_ln818_1080"   --->   Operation 6526 'add' 'add_ln813_1202' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1203 = add i16 %mult_V_2198, i16 %sext_ln818_1141"   --->   Operation 6527 'add' 'add_ln813_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6528 [1/1] (0.77ns)   --->   "%add_ln813_1204 = add i16 %sext_ln818_1152, i16 %sext_ln818_1168"   --->   Operation 6528 'add' 'add_ln813_1204' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6529 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1205 = add i16 %add_ln813_1204, i16 %add_ln813_1203"   --->   Operation 6529 'add' 'add_ln813_1205' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6530 [1/1] (0.77ns)   --->   "%add_ln813_1207 = add i16 %sext_ln818_1177, i16 %sext_ln818_1186"   --->   Operation 6530 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6531 [1/1] (0.75ns)   --->   "%add_ln813_1208 = add i14 %sext_ln17_928, i14 %sext_ln17_946"   --->   Operation 6531 'add' 'add_ln813_1208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1210 = add i16 %sext_ln818_1220, i16 %sext_ln818_1232"   --->   Operation 6532 'add' 'add_ln813_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6533 [1/1] (0.75ns)   --->   "%add_ln813_1211 = add i14 %sext_ln17_986, i14 155"   --->   Operation 6533 'add' 'add_ln813_1211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6534 [1/1] (0.00ns)   --->   "%sext_ln813_230 = sext i14 %add_ln813_1211"   --->   Operation 6534 'sext' 'sext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1212 = add i16 %sext_ln813_230, i16 %add_ln813_1210"   --->   Operation 6535 'add' 'add_ln813_1212' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1217 = add i15 %sext_ln17_265, i15 %sext_ln17_283"   --->   Operation 6536 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6537 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1218 = add i15 %add_ln813_1217, i15 %sext_ln17_256"   --->   Operation 6537 'add' 'add_ln813_1218' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6538 [1/1] (0.74ns)   --->   "%add_ln813_1219 = add i13 %sext_ln17_297, i13 %sext_ln17_310"   --->   Operation 6538 'add' 'add_ln813_1219' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6539 [1/1] (0.00ns)   --->   "%sext_ln813_232 = sext i13 %add_ln813_1219"   --->   Operation 6539 'sext' 'sext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1220 = add i16 %sext_ln818_478, i16 %sext_ln818_493"   --->   Operation 6540 'add' 'add_ln813_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1221 = add i16 %add_ln813_1220, i16 %sext_ln813_232"   --->   Operation 6541 'add' 'add_ln813_1221' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6542 [1/1] (0.77ns)   --->   "%add_ln813_1223 = add i16 %sext_ln818_513, i16 %sext_ln818_530"   --->   Operation 6542 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6543 [1/1] (0.77ns)   --->   "%add_ln813_1224 = add i16 %sext_ln818_563, i16 %sext_ln818_573"   --->   Operation 6543 'add' 'add_ln813_1224' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6544 [1/1] (0.73ns)   --->   "%add_ln813_1226 = add i12 %sext_ln17_393, i12 %sext_ln17_425"   --->   Operation 6544 'add' 'add_ln813_1226' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6545 [1/1] (0.00ns)   --->   "%sext_ln813_233 = sext i12 %add_ln813_1226"   --->   Operation 6545 'sext' 'sext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6546 [1/1] (0.76ns)   --->   "%add_ln813_1227 = add i15 %sext_ln17_440, i15 %sext_ln17_452"   --->   Operation 6546 'add' 'add_ln813_1227' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln813_234 = sext i15 %add_ln813_1227"   --->   Operation 6547 'sext' 'sext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6548 [1/1] (0.77ns)   --->   "%add_ln813_1228 = add i16 %sext_ln813_234, i16 %sext_ln813_233"   --->   Operation 6548 'add' 'add_ln813_1228' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1231 = add i16 %mult_V_1267, i16 %mult_V_1296"   --->   Operation 6549 'add' 'add_ln813_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6550 [1/1] (0.77ns)   --->   "%add_ln813_1232 = add i16 %sext_ln818_664, i16 %sext_ln818_682"   --->   Operation 6550 'add' 'add_ln813_1232' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6551 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1233 = add i16 %add_ln813_1232, i16 %add_ln813_1231"   --->   Operation 6551 'add' 'add_ln813_1233' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6552 [1/1] (0.76ns)   --->   "%add_ln813_1234 = add i15 %sext_ln17_505, i15 %sext_ln17_516"   --->   Operation 6552 'add' 'add_ln813_1234' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln813_235 = sext i15 %add_ln813_1234"   --->   Operation 6553 'sext' 'sext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1235 = add i16 %sext_ln818_721, i16 %sext_ln818_741"   --->   Operation 6554 'add' 'add_ln813_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6555 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1236 = add i16 %add_ln813_1235, i16 %sext_ln813_235"   --->   Operation 6555 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6556 [1/1] (0.74ns)   --->   "%add_ln813_1238 = add i13 %sext_ln17_539, i13 %sext_ln17_553"   --->   Operation 6556 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6557 [1/1] (0.00ns)   --->   "%sext_ln813_236 = sext i13 %add_ln813_1238"   --->   Operation 6557 'sext' 'sext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1239 = add i15 %sext_ln17_568, i15 %sext_ln17_581"   --->   Operation 6558 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6559 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1240 = add i15 %add_ln813_1239, i15 %sext_ln813_236"   --->   Operation 6559 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln813_237 = sext i15 %add_ln813_1240"   --->   Operation 6560 'sext' 'sext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1241 = add i14 %sext_ln17_605, i14 %sext_ln17_620"   --->   Operation 6561 'add' 'add_ln813_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6562 [1/1] (0.74ns)   --->   "%add_ln813_1242 = add i13 %sext_ln17_630, i13 %sext_ln17_639"   --->   Operation 6562 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln813_238 = sext i13 %add_ln813_1242"   --->   Operation 6563 'sext' 'sext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6564 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1243 = add i14 %sext_ln813_238, i14 %add_ln813_1241"   --->   Operation 6564 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6565 [1/1] (0.00ns)   --->   "%sext_ln813_239 = sext i14 %add_ln813_1243"   --->   Operation 6565 'sext' 'sext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6566 [1/1] (0.77ns)   --->   "%add_ln813_1244 = add i16 %sext_ln813_239, i16 %sext_ln813_237"   --->   Operation 6566 'add' 'add_ln813_1244' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1247 = add i15 %sext_ln17_669, i15 %sext_ln17_677"   --->   Operation 6567 'add' 'add_ln813_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6568 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1248 = add i15 %add_ln813_1247, i15 %sext_ln17_657"   --->   Operation 6568 'add' 'add_ln813_1248' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6569 [1/1] (0.00ns)   --->   "%sext_ln813_240 = sext i15 %add_ln813_1248"   --->   Operation 6569 'sext' 'sext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6570 [1/1] (0.78ns)   --->   "%add_ln813_1249 = add i16 %sext_ln818_906, i16 %mult_V_1812"   --->   Operation 6570 'add' 'add_ln813_1249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6571 [1/1] (0.76ns)   --->   "%add_ln813_1250 = add i15 %sext_ln17_704, i15 %sext_ln17_714"   --->   Operation 6571 'add' 'add_ln813_1250' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln813_241 = sext i15 %add_ln813_1250"   --->   Operation 6572 'sext' 'sext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1251 = add i16 %sext_ln813_241, i16 %add_ln813_1249"   --->   Operation 6573 'add' 'add_ln813_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6574 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1252 = add i16 %add_ln813_1251, i16 %sext_ln813_240"   --->   Operation 6574 'add' 'add_ln813_1252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6575 [1/1] (0.76ns)   --->   "%add_ln813_1254 = add i15 %sext_ln17_752, i15 %sext_ln17_768"   --->   Operation 6575 'add' 'add_ln813_1254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6576 [1/1] (0.75ns)   --->   "%add_ln813_1256 = add i14 %sext_ln17_780, i14 %sext_ln17_791"   --->   Operation 6576 'add' 'add_ln813_1256' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6577 [1/1] (0.00ns)   --->   "%sext_ln813_243 = sext i14 %add_ln813_1256"   --->   Operation 6577 'sext' 'sext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1257 = add i16 %sext_ln818_1033, i16 %sext_ln818_1048"   --->   Operation 6578 'add' 'add_ln813_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6579 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1258 = add i16 %add_ln813_1257, i16 %sext_ln813_243"   --->   Operation 6579 'add' 'add_ln813_1258' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1261 = add i16 %mult_V_2086, i16 %sext_ln818_1081"   --->   Operation 6580 'add' 'add_ln813_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6581 [1/1] (0.75ns)   --->   "%add_ln813_1262 = add i14 %sext_ln17_838, i14 %sext_ln17_850"   --->   Operation 6581 'add' 'add_ln813_1262' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6582 [1/1] (0.00ns)   --->   "%sext_ln813_244 = sext i14 %add_ln813_1262"   --->   Operation 6582 'sext' 'sext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6583 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1263 = add i16 %sext_ln813_244, i16 %add_ln813_1261"   --->   Operation 6583 'add' 'add_ln813_1263' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1264 = add i16 %sext_ln818_1127, i16 %sext_ln818_1153"   --->   Operation 6584 'add' 'add_ln813_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6585 [1/1] (0.76ns)   --->   "%add_ln813_1265 = add i15 %sext_ln17_888, i15 %sext_ln17_902"   --->   Operation 6585 'add' 'add_ln813_1265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6586 [1/1] (0.00ns)   --->   "%sext_ln813_245 = sext i15 %add_ln813_1265"   --->   Operation 6586 'sext' 'sext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6587 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1266 = add i16 %sext_ln813_245, i16 %add_ln813_1264"   --->   Operation 6587 'add' 'add_ln813_1266' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6588 [1/1] (0.70ns)   --->   "%add_ln813_1268 = add i9 %sext_ln17_913, i9 %sext_ln17_930"   --->   Operation 6588 'add' 'add_ln813_1268' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6589 [1/1] (0.00ns)   --->   "%sext_ln813_246 = sext i9 %add_ln813_1268"   --->   Operation 6589 'sext' 'sext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6590 [1/1] (0.00ns)   --->   "%sext_ln813_247 = sext i9 %add_ln813_1268"   --->   Operation 6590 'sext' 'sext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1269 = add i14 %sext_ln17_947, i14 %sext_ln17_973"   --->   Operation 6591 'add' 'add_ln813_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6592 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1270 = add i14 %add_ln813_1269, i14 %sext_ln813_247"   --->   Operation 6592 'add' 'add_ln813_1270' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6593 [1/1] (0.00ns)   --->   "%sext_ln813_248 = sext i14 %add_ln813_1270"   --->   Operation 6593 'sext' 'sext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1271 = add i14 %sext_ln17_987, i14 %sext_ln17_958"   --->   Operation 6594 'add' 'add_ln813_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6595 [1/1] (0.70ns)   --->   "%add_ln813_1272 = add i7 %sext_ln17_24, i7 59"   --->   Operation 6595 'add' 'add_ln813_1272' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6596 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i7 %add_ln813_1272"   --->   Operation 6596 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6597 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1273 = add i14 %zext_ln813, i14 %add_ln813_1271"   --->   Operation 6597 'add' 'add_ln813_1273' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6598 [1/1] (0.00ns)   --->   "%sext_ln813_249 = sext i14 %add_ln813_1273"   --->   Operation 6598 'sext' 'sext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6599 [1/1] (0.76ns)   --->   "%add_ln813_1274 = add i15 %sext_ln813_249, i15 %sext_ln813_248"   --->   Operation 6599 'add' 'add_ln813_1274' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1278 = add i16 %sext_ln818_420, i16 %mult_V_858"   --->   Operation 6600 'add' 'add_ln813_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6601 [1/1] (0.78ns)   --->   "%add_ln813_1279 = add i16 %sext_ln818_445, i16 %mult_V_907"   --->   Operation 6601 'add' 'add_ln813_1279' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6602 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1280 = add i16 %add_ln813_1279, i16 %add_ln813_1278"   --->   Operation 6602 'add' 'add_ln813_1280' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1281 = add i16 %sext_ln818_461, i16 %sext_ln818_479"   --->   Operation 6603 'add' 'add_ln813_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6604 [1/1] (0.76ns)   --->   "%add_ln813_1282 = add i15 %sext_ln17_329, i15 %sext_ln17_336"   --->   Operation 6604 'add' 'add_ln813_1282' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln813_251 = sext i15 %add_ln813_1282"   --->   Operation 6605 'sext' 'sext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6606 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1283 = add i16 %sext_ln813_251, i16 %add_ln813_1281"   --->   Operation 6606 'add' 'add_ln813_1283' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6607 [1/1] (0.76ns)   --->   "%add_ln813_1285 = add i15 %sext_ln17_343, i15 %sext_ln17_352"   --->   Operation 6607 'add' 'add_ln813_1285' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6608 [1/1] (0.77ns)   --->   "%add_ln813_1286 = add i16 %sext_ln818_564, i16 %sext_ln818_574"   --->   Operation 6608 'add' 'add_ln813_1286' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1288 = add i16 %sext_ln818_584, i16 %sext_ln818_592"   --->   Operation 6609 'add' 'add_ln813_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6610 [1/1] (0.77ns)   --->   "%add_ln813_1289 = add i16 %sext_ln818_606, i16 %sext_ln818_620"   --->   Operation 6610 'add' 'add_ln813_1289' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6611 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1290 = add i16 %add_ln813_1289, i16 %add_ln813_1288"   --->   Operation 6611 'add' 'add_ln813_1290' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1293 = add i16 %mult_V_1268, i16 %sext_ln818_647"   --->   Operation 6612 'add' 'add_ln813_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6613 [1/1] (0.78ns)   --->   "%add_ln813_1294 = add i16 %sext_ln818_665, i16 %mult_V_1349"   --->   Operation 6613 'add' 'add_ln813_1294' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6614 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1295 = add i16 %add_ln813_1294, i16 %add_ln813_1293"   --->   Operation 6614 'add' 'add_ln813_1295' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6615 [1/1] (0.76ns)   --->   "%add_ln813_1296 = add i15 %sext_ln17_506, i15 %sext_ln17_517"   --->   Operation 6615 'add' 'add_ln813_1296' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln813_253 = sext i15 %add_ln813_1296"   --->   Operation 6616 'sext' 'sext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1297 = add i16 %sext_ln818_722, i16 %sext_ln818_742"   --->   Operation 6617 'add' 'add_ln813_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1298 = add i16 %add_ln813_1297, i16 %sext_ln813_253"   --->   Operation 6618 'add' 'add_ln813_1298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6619 [1/1] (0.77ns)   --->   "%add_ln813_1300 = add i16 %sext_ln818_756, i16 %sext_ln818_772"   --->   Operation 6619 'add' 'add_ln813_1300' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6620 [1/1] (0.78ns)   --->   "%add_ln813_1301 = add i16 %sext_ln818_785, i16 %mult_V_1561"   --->   Operation 6620 'add' 'add_ln813_1301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6621 [1/1] (0.76ns)   --->   "%add_ln813_1303 = add i15 %sext_ln17_594, i15 %sext_ln17_606"   --->   Operation 6621 'add' 'add_ln813_1303' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6622 [1/1] (0.00ns)   --->   "%sext_ln813_254 = sext i15 %add_ln813_1303"   --->   Operation 6622 'sext' 'sext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1304 = add i16 %sext_ln818_832, i16 %mult_V_1660"   --->   Operation 6623 'add' 'add_ln813_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6624 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1305 = add i16 %add_ln813_1304, i16 %sext_ln813_254"   --->   Operation 6624 'add' 'add_ln813_1305' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6625 [1/1] (0.77ns)   --->   "%add_ln813_1309 = add i16 %sext_ln818_852, i16 %sext_ln818_862"   --->   Operation 6625 'add' 'add_ln813_1309' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6626 [1/1] (0.78ns)   --->   "%add_ln813_1310 = add i16 %sext_ln818_875, i16 %mult_V_1760"   --->   Operation 6626 'add' 'add_ln813_1310' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6627 [1/1] (0.76ns)   --->   "%add_ln813_1312 = add i15 %sext_ln17_688, i15 %sext_ln17_697"   --->   Operation 6627 'add' 'add_ln813_1312' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6628 [1/1] (0.00ns)   --->   "%sext_ln813_255 = sext i15 %add_ln813_1312"   --->   Operation 6628 'sext' 'sext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1313 = add i16 %sext_ln818_936, i16 %mult_V_1862"   --->   Operation 6629 'add' 'add_ln813_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6630 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1314 = add i16 %add_ln813_1313, i16 %sext_ln813_255"   --->   Operation 6630 'add' 'add_ln813_1314' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6631 [1/1] (0.77ns)   --->   "%add_ln813_1316 = add i16 %sext_ln818_964, i16 %sext_ln818_971"   --->   Operation 6631 'add' 'add_ln813_1316' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6632 [1/1] (0.77ns)   --->   "%add_ln813_1317 = add i16 %sext_ln818_981, i16 %sext_ln818_992"   --->   Operation 6632 'add' 'add_ln813_1317' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1319 = add i16 %sext_ln818_1001, i16 %sext_ln818_1018"   --->   Operation 6633 'add' 'add_ln813_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6634 [1/1] (0.76ns)   --->   "%add_ln813_1320 = add i15 %sext_ln17_802, i15 %sext_ln17_810"   --->   Operation 6634 'add' 'add_ln813_1320' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6635 [1/1] (0.00ns)   --->   "%sext_ln813_256 = sext i15 %add_ln813_1320"   --->   Operation 6635 'sext' 'sext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6636 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1321 = add i16 %sext_ln813_256, i16 %add_ln813_1319"   --->   Operation 6636 'add' 'add_ln813_1321' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6637 [1/1] (0.76ns)   --->   "%add_ln813_1324 = add i15 %sext_ln17_819, i15 %sext_ln17_827"   --->   Operation 6637 'add' 'add_ln813_1324' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6638 [1/1] (0.00ns)   --->   "%sext_ln813_257 = sext i15 %add_ln813_1324"   --->   Operation 6638 'sext' 'sext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6639 [1/1] (0.75ns)   --->   "%add_ln813_1325 = add i14 %sext_ln17_839, i14 %sext_ln17_851"   --->   Operation 6639 'add' 'add_ln813_1325' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6640 [1/1] (0.00ns)   --->   "%sext_ln813_258 = sext i14 %add_ln813_1325"   --->   Operation 6640 'sext' 'sext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6641 [1/1] (0.77ns)   --->   "%add_ln813_1326 = add i16 %sext_ln813_258, i16 %sext_ln813_257"   --->   Operation 6641 'add' 'add_ln813_1326' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1327 = add i16 %mult_V_2200, i16 %mult_V_2227"   --->   Operation 6642 'add' 'add_ln813_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6643 [1/1] (0.78ns)   --->   "%add_ln813_1328 = add i16 %mult_V_2247, i16 %sext_ln818_1170"   --->   Operation 6643 'add' 'add_ln813_1328' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1329 = add i16 %add_ln813_1328, i16 %add_ln813_1327"   --->   Operation 6644 'add' 'add_ln813_1329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6645 [1/1] (0.76ns)   --->   "%add_ln813_1331 = add i15 %sext_ln17_903, i15 %sext_ln17_914"   --->   Operation 6645 'add' 'add_ln813_1331' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6646 [1/1] (0.00ns)   --->   "%sext_ln813_259 = sext i15 %add_ln813_1331"   --->   Operation 6646 'sext' 'sext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6647 [1/1] (0.77ns)   --->   "%add_ln813_1332 = add i16 %sext_ln818_1196, i16 %sext_ln818_1206"   --->   Operation 6647 'add' 'add_ln813_1332' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1333 = add i16 %add_ln813_1332, i16 %sext_ln813_259"   --->   Operation 6648 'add' 'add_ln813_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1334 = add i16 %sext_ln818_1221, i16 %sext_ln818_1233"   --->   Operation 6649 'add' 'add_ln813_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6650 [1/1] (0.70ns)   --->   "%add_ln813_1335 = add i9 %sext_ln17_26, i9 389"   --->   Operation 6650 'add' 'add_ln813_1335' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6651 [1/1] (0.00ns)   --->   "%sext_ln813_260 = sext i9 %add_ln813_1335"   --->   Operation 6651 'sext' 'sext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6652 [1/1] (0.75ns)   --->   "%add_ln813_1336 = add i14 %sext_ln813_260, i14 %sext_ln17_988"   --->   Operation 6652 'add' 'add_ln813_1336' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6653 [1/1] (0.00ns)   --->   "%sext_ln813_261 = sext i14 %add_ln813_1336"   --->   Operation 6653 'sext' 'sext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6654 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1337 = add i16 %sext_ln813_261, i16 %add_ln813_1334"   --->   Operation 6654 'add' 'add_ln813_1337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6655 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1338 = add i16 %add_ln813_1337, i16 %add_ln813_1333"   --->   Operation 6655 'add' 'add_ln813_1338' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1342 = add i16 %mult_V_829, i16 %sext_ln818_438"   --->   Operation 6656 'add' 'add_ln813_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6657 [1/1] (0.78ns)   --->   "%add_ln813_1343 = add i16 %sext_ln818_446, i16 %mult_V_908"   --->   Operation 6657 'add' 'add_ln813_1343' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6658 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1344 = add i16 %add_ln813_1343, i16 %add_ln813_1342"   --->   Operation 6658 'add' 'add_ln813_1344' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6659 [1/1] (0.76ns)   --->   "%add_ln813_1345 = add i15 %sext_ln17_311, i15 %sext_ln17_323"   --->   Operation 6659 'add' 'add_ln813_1345' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6660 [1/1] (0.00ns)   --->   "%sext_ln813_262 = sext i15 %add_ln813_1345"   --->   Operation 6660 'sext' 'sext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1346 = add i16 %mult_V_988, i16 %sext_ln818_514"   --->   Operation 6661 'add' 'add_ln813_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1347 = add i16 %add_ln813_1346, i16 %sext_ln813_262"   --->   Operation 6662 'add' 'add_ln813_1347' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6663 [1/1] (0.77ns)   --->   "%add_ln813_1349 = add i16 %sext_ln818_531, i16 %sext_ln818_547"   --->   Operation 6663 'add' 'add_ln813_1349' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6664 [1/1] (0.78ns)   --->   "%add_ln813_1350 = add i16 %sext_ln818_565, i16 %mult_V_1121"   --->   Operation 6664 'add' 'add_ln813_1350' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1352 = add i15 %sext_ln17_395, i15 %sext_ln17_414"   --->   Operation 6665 'add' 'add_ln813_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6666 [1/1] (0.75ns)   --->   "%add_ln813_1353 = add i14 %sext_ln17_426, i14 %sext_ln17_441"   --->   Operation 6666 'add' 'add_ln813_1353' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6667 [1/1] (0.00ns)   --->   "%sext_ln813_263 = sext i14 %add_ln813_1353"   --->   Operation 6667 'sext' 'sext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6668 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1354 = add i15 %sext_ln813_263, i15 %add_ln813_1352"   --->   Operation 6668 'add' 'add_ln813_1354' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6669 [1/1] (0.75ns)   --->   "%add_ln813_1357 = add i14 %sext_ln17_453, i14 %sext_ln17_466"   --->   Operation 6669 'add' 'add_ln813_1357' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6670 [1/1] (0.00ns)   --->   "%sext_ln813_265 = sext i14 %add_ln813_1357"   --->   Operation 6670 'sext' 'sext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1358 = add i15 %sext_ln17_474, i15 %sext_ln17_479"   --->   Operation 6671 'add' 'add_ln813_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6672 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1359 = add i15 %add_ln813_1358, i15 %sext_ln813_265"   --->   Operation 6672 'add' 'add_ln813_1359' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1360 = add i16 %mult_V_1350, i16 %sext_ln818_691"   --->   Operation 6673 'add' 'add_ln813_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6674 [1/1] (0.77ns)   --->   "%add_ln813_1361 = add i16 %sext_ln818_703, i16 %sext_ln818_723"   --->   Operation 6674 'add' 'add_ln813_1361' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1362 = add i16 %add_ln813_1361, i16 %add_ln813_1360"   --->   Operation 6675 'add' 'add_ln813_1362' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6676 [1/1] (0.77ns)   --->   "%add_ln813_1364 = add i16 %sext_ln818_743, i16 %sext_ln818_757"   --->   Operation 6676 'add' 'add_ln813_1364' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6677 [1/1] (0.76ns)   --->   "%add_ln813_1365 = add i15 %sext_ln17_554, i15 %sext_ln17_569"   --->   Operation 6677 'add' 'add_ln813_1365' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1367 = add i16 %sext_ln818_799, i16 %sext_ln818_811"   --->   Operation 6678 'add' 'add_ln813_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6679 [1/1] (0.77ns)   --->   "%add_ln813_1368 = add i16 %sext_ln818_821, i16 %sext_ln818_831"   --->   Operation 6679 'add' 'add_ln813_1368' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6680 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1369 = add i16 %add_ln813_1368, i16 %add_ln813_1367"   --->   Operation 6680 'add' 'add_ln813_1369' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6681 [1/1] (0.75ns)   --->   "%add_ln813_1373 = add i14 %sext_ln17_631, i14 %sext_ln17_640"   --->   Operation 6681 'add' 'add_ln813_1373' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6682 [1/1] (0.77ns)   --->   "%add_ln813_1374 = add i16 %sext_ln818_863, i16 %sext_ln818_874"   --->   Operation 6682 'add' 'add_ln813_1374' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6683 [1/1] (0.76ns)   --->   "%add_ln813_1376 = add i15 %sext_ln17_679, i15 %sext_ln17_689"   --->   Operation 6683 'add' 'add_ln813_1376' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln813_269 = sext i15 %add_ln813_1376"   --->   Operation 6684 'sext' 'sext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1377 = add i16 %sext_ln818_923, i16 %sext_ln818_937"   --->   Operation 6685 'add' 'add_ln813_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6686 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1378 = add i16 %add_ln813_1377, i16 %sext_ln813_269"   --->   Operation 6686 'add' 'add_ln813_1378' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6687 [1/1] (0.76ns)   --->   "%add_ln813_1380 = add i15 %sext_ln17_727, i15 %sext_ln17_738"   --->   Operation 6687 'add' 'add_ln813_1380' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6688 [1/1] (0.00ns)   --->   "%sext_ln813_270 = sext i15 %add_ln813_1380"   --->   Operation 6688 'sext' 'sext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6689 [1/1] (0.77ns)   --->   "%add_ln813_1381 = add i16 %sext_ln818_982, i16 %sext_ln818_993"   --->   Operation 6689 'add' 'add_ln813_1381' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1382 = add i16 %add_ln813_1381, i16 %sext_ln813_270"   --->   Operation 6690 'add' 'add_ln813_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1383 = add i14 %sext_ln17_782, i14 %sext_ln17_792"   --->   Operation 6691 'add' 'add_ln813_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6692 [1/1] (0.70ns)   --->   "%add_ln813_1384 = add i8 %sext_ln17_801, i8 %sext_ln17_811"   --->   Operation 6692 'add' 'add_ln813_1384' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6693 [1/1] (0.00ns)   --->   "%sext_ln813_271 = sext i8 %add_ln813_1384"   --->   Operation 6693 'sext' 'sext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6694 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1385 = add i14 %sext_ln813_271, i14 %add_ln813_1383"   --->   Operation 6694 'add' 'add_ln813_1385' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6695 [1/1] (0.00ns)   --->   "%sext_ln813_272 = sext i14 %add_ln813_1385"   --->   Operation 6695 'sext' 'sext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6696 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1386 = add i16 %sext_ln813_272, i16 %add_ln813_1382"   --->   Operation 6696 'add' 'add_ln813_1386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1388 = add i16 %sext_ln818_1065, i16 %sext_ln818_1082"   --->   Operation 6697 'add' 'add_ln813_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6698 [1/1] (0.75ns)   --->   "%add_ln813_1389 = add i14 %sext_ln17_840, i14 %sext_ln17_852"   --->   Operation 6698 'add' 'add_ln813_1389' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6699 [1/1] (0.00ns)   --->   "%sext_ln813_273 = sext i14 %add_ln813_1389"   --->   Operation 6699 'sext' 'sext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6700 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1390 = add i16 %sext_ln813_273, i16 %add_ln813_1388"   --->   Operation 6700 'add' 'add_ln813_1390' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1391 = add i16 %sext_ln818_1128, i16 %mult_V_2228"   --->   Operation 6701 'add' 'add_ln813_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6702 [1/1] (0.76ns)   --->   "%add_ln813_1392 = add i15 %sext_ln17_878, i15 %sext_ln17_888"   --->   Operation 6702 'add' 'add_ln813_1392' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6703 [1/1] (0.00ns)   --->   "%sext_ln813_274 = sext i15 %add_ln813_1392"   --->   Operation 6703 'sext' 'sext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1393 = add i16 %sext_ln813_274, i16 %add_ln813_1391"   --->   Operation 6704 'add' 'add_ln813_1393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6705 [1/1] (0.77ns)   --->   "%add_ln813_1395 = add i16 %sext_ln818_1178, i16 %sext_ln818_1187"   --->   Operation 6705 'add' 'add_ln813_1395' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6706 [1/1] (0.75ns)   --->   "%add_ln813_1396 = add i14 %sext_ln17_931, i14 %sext_ln17_959"   --->   Operation 6706 'add' 'add_ln813_1396' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6707 [1/1] (0.00ns)   --->   "%sext_ln813_275 = sext i14 %add_ln813_1396"   --->   Operation 6707 'sext' 'sext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1397 = add i16 %sext_ln813_275, i16 %add_ln813_1395"   --->   Operation 6708 'add' 'add_ln813_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6709 [1/1] (0.75ns)   --->   "%add_ln813_1398 = add i14 %sext_ln17_974, i14 %sext_ln17_948"   --->   Operation 6709 'add' 'add_ln813_1398' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6710 [1/1] (0.00ns)   --->   "%sext_ln813_276 = sext i14 %add_ln813_1398"   --->   Operation 6710 'sext' 'sext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6711 [1/1] (0.71ns)   --->   "%add_ln813_1399 = add i9 %sext_ln17_43, i9 266"   --->   Operation 6711 'add' 'add_ln813_1399' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6712 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i9 %add_ln813_1399"   --->   Operation 6712 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6713 [1/1] (0.75ns)   --->   "%add_ln813_1400 = add i14 %zext_ln813_7, i14 %sext_ln17_60"   --->   Operation 6713 'add' 'add_ln813_1400' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6714 [1/1] (0.00ns)   --->   "%sext_ln813_277 = sext i14 %add_ln813_1400"   --->   Operation 6714 'sext' 'sext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6715 [1/1] (0.76ns)   --->   "%add_ln813_1401 = add i15 %sext_ln813_277, i15 %sext_ln813_276"   --->   Operation 6715 'add' 'add_ln813_1401' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6716 [1/1] (0.00ns)   --->   "%sext_ln813_278 = sext i15 %add_ln813_1401"   --->   Operation 6716 'sext' 'sext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6717 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1402 = add i16 %sext_ln813_278, i16 %add_ln813_1397"   --->   Operation 6717 'add' 'add_ln813_1402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1406 = add i16 %sext_ln818_439, i16 %sext_ln818_447"   --->   Operation 6718 'add' 'add_ln813_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6719 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1407 = add i16 %add_ln813_1406, i16 %sext_ln818_421"   --->   Operation 6719 'add' 'add_ln813_1407' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6720 [1/1] (0.76ns)   --->   "%add_ln813_1408 = add i15 %sext_ln17_298, i15 %sext_ln17_312"   --->   Operation 6720 'add' 'add_ln813_1408' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6721 [1/1] (0.00ns)   --->   "%sext_ln813_279 = sext i15 %add_ln813_1408"   --->   Operation 6721 'sext' 'sext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1409 = add i16 %sext_ln818_480, i16 %sext_ln818_494"   --->   Operation 6722 'add' 'add_ln813_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6723 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1410 = add i16 %add_ln813_1409, i16 %sext_ln813_279"   --->   Operation 6723 'add' 'add_ln813_1410' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6724 [1/1] (0.76ns)   --->   "%add_ln813_1412 = add i15 %sext_ln17_337, i15 %sext_ln17_344"   --->   Operation 6724 'add' 'add_ln813_1412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6725 [1/1] (0.00ns)   --->   "%sext_ln813_280 = sext i15 %add_ln813_1412"   --->   Operation 6725 'sext' 'sext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6726 [1/1] (0.77ns)   --->   "%add_ln813_1413 = add i16 %sext_ln818_548, i16 %sext_ln818_566"   --->   Operation 6726 'add' 'add_ln813_1413' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1414 = add i16 %add_ln813_1413, i16 %sext_ln813_280"   --->   Operation 6727 'add' 'add_ln813_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1415 = add i16 %sext_ln818_575, i16 %sext_ln818_585"   --->   Operation 6728 'add' 'add_ln813_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6729 [1/1] (0.73ns)   --->   "%add_ln813_1416 = add i12 %sext_ln17_429, i12 %sext_ln17_442"   --->   Operation 6729 'add' 'add_ln813_1416' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6730 [1/1] (0.00ns)   --->   "%sext_ln813_281 = sext i12 %add_ln813_1416"   --->   Operation 6730 'sext' 'sext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6731 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1417 = add i16 %sext_ln813_281, i16 %add_ln813_1415"   --->   Operation 6731 'add' 'add_ln813_1417' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6732 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1418 = add i16 %add_ln813_1417, i16 %add_ln813_1414"   --->   Operation 6732 'add' 'add_ln813_1418' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1420 = add i16 %sext_ln818_635, i16 %sext_ln818_666"   --->   Operation 6733 'add' 'add_ln813_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6734 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1421 = add i16 %add_ln813_1420, i16 %sext_ln818_621"   --->   Operation 6734 'add' 'add_ln813_1421' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6735 [1/1] (0.74ns)   --->   "%add_ln813_1422 = add i13 %sext_ln17_503, i13 %sext_ln17_522"   --->   Operation 6735 'add' 'add_ln813_1422' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6736 [1/1] (0.00ns)   --->   "%sext_ln813_282 = sext i13 %add_ln813_1422"   --->   Operation 6736 'sext' 'sext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1423 = add i16 %sext_ln818_744, i16 %sext_ln818_758"   --->   Operation 6737 'add' 'add_ln813_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6738 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1424 = add i16 %add_ln813_1423, i16 %sext_ln813_282"   --->   Operation 6738 'add' 'add_ln813_1424' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6739 [1/1] (0.77ns)   --->   "%add_ln813_1426 = add i16 %sext_ln818_773, i16 %sext_ln818_786"   --->   Operation 6739 'add' 'add_ln813_1426' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6740 [1/1] (0.76ns)   --->   "%add_ln813_1427 = add i15 %sext_ln17_582, i15 %sext_ln17_607"   --->   Operation 6740 'add' 'add_ln813_1427' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1429 = add i16 %sext_ln818_833, i16 %sext_ln818_842"   --->   Operation 6741 'add' 'add_ln813_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6742 [1/1] (0.76ns)   --->   "%add_ln813_1430 = add i15 %sext_ln17_641, i15 %sext_ln17_658"   --->   Operation 6742 'add' 'add_ln813_1430' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6743 [1/1] (0.00ns)   --->   "%sext_ln813_284 = sext i15 %add_ln813_1430"   --->   Operation 6743 'sext' 'sext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6744 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1431 = add i16 %sext_ln813_284, i16 %add_ln813_1429"   --->   Operation 6744 'add' 'add_ln813_1431' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6745 [1/1] (0.76ns)   --->   "%add_ln813_1435 = add i15 %sext_ln17_680, i15 %sext_ln17_690"   --->   Operation 6745 'add' 'add_ln813_1435' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6746 [1/1] (0.76ns)   --->   "%add_ln813_1437 = add i15 %sext_ln17_698, i15 %sext_ln17_705"   --->   Operation 6746 'add' 'add_ln813_1437' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6747 [1/1] (0.00ns)   --->   "%sext_ln813_286 = sext i15 %add_ln813_1437"   --->   Operation 6747 'sext' 'sext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1438 = add i16 %mult_V_1864, i16 %sext_ln818_965"   --->   Operation 6748 'add' 'add_ln813_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1439 = add i16 %add_ln813_1438, i16 %sext_ln813_286"   --->   Operation 6749 'add' 'add_ln813_1439' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6750 [1/1] (0.76ns)   --->   "%add_ln813_1441 = add i15 %sext_ln17_739, i15 %sext_ln17_753"   --->   Operation 6750 'add' 'add_ln813_1441' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6751 [1/1] (0.77ns)   --->   "%add_ln813_1442 = add i16 %sext_ln818_994, i16 %sext_ln818_1002"   --->   Operation 6751 'add' 'add_ln813_1442' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1444 = add i16 %mult_V_2008, i16 %sext_ln818_1034"   --->   Operation 6752 'add' 'add_ln813_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6753 [1/1] (0.77ns)   --->   "%add_ln813_1445 = add i16 %sext_ln818_1049, i16 %sext_ln818_1066"   --->   Operation 6753 'add' 'add_ln813_1445' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1446 = add i16 %add_ln813_1445, i16 %add_ln813_1444"   --->   Operation 6754 'add' 'add_ln813_1446' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6755 [1/1] (0.76ns)   --->   "%add_ln813_1449 = add i15 %sext_ln17_828, i15 %sext_ln17_841"   --->   Operation 6755 'add' 'add_ln813_1449' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6756 [1/1] (0.00ns)   --->   "%sext_ln813_288 = sext i15 %add_ln813_1449"   --->   Operation 6756 'sext' 'sext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1450 = add i16 %sext_ln818_1109, i16 %sext_ln818_1129"   --->   Operation 6757 'add' 'add_ln813_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6758 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1451 = add i16 %add_ln813_1450, i16 %sext_ln813_288"   --->   Operation 6758 'add' 'add_ln813_1451' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1452 = add i16 %sext_ln818_1141, i16 %sext_ln818_1154"   --->   Operation 6759 'add' 'add_ln813_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6760 [1/1] (0.73ns)   --->   "%add_ln813_1453 = add i12 %sext_ln17_904, i12 %sext_ln17_915"   --->   Operation 6760 'add' 'add_ln813_1453' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6761 [1/1] (0.00ns)   --->   "%sext_ln813_289 = sext i12 %add_ln813_1453"   --->   Operation 6761 'sext' 'sext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6762 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1454 = add i16 %sext_ln813_289, i16 %add_ln813_1452"   --->   Operation 6762 'add' 'add_ln813_1454' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6763 [1/1] (0.77ns)   --->   "%add_ln813_1456 = add i16 %sext_ln818_1197, i16 %sext_ln818_1207"   --->   Operation 6763 'add' 'add_ln813_1456' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6764 [1/1] (0.77ns)   --->   "%add_ln813_1457 = add i16 %sext_ln818_1222, i16 %sext_ln818_1234"   --->   Operation 6764 'add' 'add_ln813_1457' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1458 = add i16 %add_ln813_1457, i16 %add_ln813_1456"   --->   Operation 6765 'add' 'add_ln813_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6766 [1/1] (0.70ns)   --->   "%add_ln813_1459 = add i8 %sext_ln17_989, i8 97"   --->   Operation 6766 'add' 'add_ln813_1459' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6767 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i8 %add_ln813_1459"   --->   Operation 6767 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6768 [1/1] (0.70ns)   --->   "%add_ln813_1460 = add i8 %sext_ln17_34, i8 %sext_ln17_32"   --->   Operation 6768 'add' 'add_ln813_1460' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6769 [1/1] (0.00ns)   --->   "%sext_ln813_290 = sext i8 %add_ln813_1460"   --->   Operation 6769 'sext' 'sext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6770 [1/1] (0.70ns)   --->   "%add_ln813_1461 = add i9 %sext_ln813_290, i9 %zext_ln813_10"   --->   Operation 6770 'add' 'add_ln813_1461' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6771 [1/1] (0.00ns)   --->   "%sext_ln813_291 = sext i9 %add_ln813_1461"   --->   Operation 6771 'sext' 'sext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6772 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1462 = add i16 %sext_ln813_291, i16 %add_ln813_1458"   --->   Operation 6772 'add' 'add_ln813_1462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1466 = add i16 %sext_ln818_440, i16 %sext_ln818_448"   --->   Operation 6773 'add' 'add_ln813_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1467 = add i16 %add_ln813_1466, i16 %sext_ln818_422"   --->   Operation 6774 'add' 'add_ln813_1467' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1468 = add i16 %mult_V_910, i16 %sext_ln818_463"   --->   Operation 6775 'add' 'add_ln813_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6776 [1/1] (0.77ns)   --->   "%add_ln813_1469 = add i16 %sext_ln818_482, i16 %sext_ln818_496"   --->   Operation 6776 'add' 'add_ln813_1469' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6777 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1470 = add i16 %add_ln813_1469, i16 %add_ln813_1468"   --->   Operation 6777 'add' 'add_ln813_1470' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6778 [1/1] (0.77ns)   --->   "%add_ln813_1472 = add i16 %sext_ln818_550, i16 %sext_ln818_562"   --->   Operation 6778 'add' 'add_ln813_1472' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1473 = add i16 %add_ln813_1472, i16 %sext_ln818_532"   --->   Operation 6779 'add' 'add_ln813_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1474 = add i15 %sext_ln17_378, i15 %sext_ln17_397"   --->   Operation 6780 'add' 'add_ln813_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6781 [1/1] (0.70ns)   --->   "%add_ln813_1475 = add i8 %sext_ln17_415, i8 %sext_ln17_428"   --->   Operation 6781 'add' 'add_ln813_1475' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln813_292 = sext i8 %add_ln813_1475"   --->   Operation 6782 'sext' 'sext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6783 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1476 = add i15 %sext_ln813_292, i15 %add_ln813_1474"   --->   Operation 6783 'add' 'add_ln813_1476' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6784 [1/1] (0.00ns)   --->   "%sext_ln813_293 = sext i15 %add_ln813_1476"   --->   Operation 6784 'sext' 'sext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6785 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1477 = add i16 %sext_ln813_293, i16 %add_ln813_1473"   --->   Operation 6785 'add' 'add_ln813_1477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6786 [1/1] (0.76ns)   --->   "%add_ln813_1479 = add i15 %sext_ln17_454, i15 %sext_ln17_468"   --->   Operation 6786 'add' 'add_ln813_1479' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6787 [1/1] (0.00ns)   --->   "%sext_ln813_294 = sext i15 %add_ln813_1479"   --->   Operation 6787 'sext' 'sext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6788 [1/1] (0.77ns)   --->   "%add_ln813_1480 = add i16 %sext_ln813_294, i16 %sext_ln818_608"   --->   Operation 6788 'add' 'add_ln813_1480' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1481 = add i16 %sext_ln818_648, i16 %sext_ln818_683"   --->   Operation 6789 'add' 'add_ln813_1481' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6790 [1/1] (0.78ns)   --->   "%add_ln813_1482 = add i16 %sext_ln818_705, i16 %mult_V_1454"   --->   Operation 6790 'add' 'add_ln813_1482' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6791 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1483 = add i16 %add_ln813_1482, i16 %add_ln813_1481"   --->   Operation 6791 'add' 'add_ln813_1483' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6792 [1/1] (0.75ns)   --->   "%add_ln813_1485 = add i14 %sext_ln17_541, i14 %sext_ln17_556"   --->   Operation 6792 'add' 'add_ln813_1485' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6793 [1/1] (0.00ns)   --->   "%sext_ln813_295 = sext i14 %add_ln813_1485"   --->   Operation 6793 'sext' 'sext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6794 [1/1] (0.74ns)   --->   "%add_ln813_1486 = add i13 %sext_ln17_571, i13 %sext_ln17_584"   --->   Operation 6794 'add' 'add_ln813_1486' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln813_296 = sext i13 %add_ln813_1486"   --->   Operation 6795 'sext' 'sext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6796 [1/1] (0.76ns)   --->   "%add_ln813_1487 = add i15 %sext_ln813_296, i15 %sext_ln813_295"   --->   Operation 6796 'add' 'add_ln813_1487' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6797 [1/1] (0.76ns)   --->   "%add_ln813_1488 = add i15 %sext_ln17_608, i15 %sext_ln17_621"   --->   Operation 6797 'add' 'add_ln813_1488' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6798 [1/1] (0.77ns)   --->   "%add_ln813_1489 = add i16 %sext_ln818_843, i16 %sext_ln818_853"   --->   Operation 6798 'add' 'add_ln813_1489' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6799 [1/1] (0.77ns)   --->   "%add_ln813_1494 = add i16 %sext_ln818_878, i16 %sext_ln818_907"   --->   Operation 6799 'add' 'add_ln813_1494' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1496 = add i16 %sext_ln818_925, i16 %mult_V_1839"   --->   Operation 6800 'add' 'add_ln813_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6801 [1/1] (0.75ns)   --->   "%add_ln813_1497 = add i14 %sext_ln17_715, i14 %sext_ln17_731"   --->   Operation 6801 'add' 'add_ln813_1497' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6802 [1/1] (0.00ns)   --->   "%sext_ln813_299 = sext i14 %add_ln813_1497"   --->   Operation 6802 'sext' 'sext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1498 = add i16 %sext_ln813_299, i16 %add_ln813_1496"   --->   Operation 6803 'add' 'add_ln813_1498' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6804 [1/1] (0.78ns)   --->   "%add_ln813_1500 = add i16 %sext_ln818_983, i16 %mult_V_1957"   --->   Operation 6804 'add' 'add_ln813_1500' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6805 [1/1] (0.77ns)   --->   "%add_ln813_1501 = add i16 %sext_ln818_1004, i16 %sext_ln818_1019"   --->   Operation 6805 'add' 'add_ln813_1501' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6806 [1/1] (0.75ns)   --->   "%add_ln813_1503 = add i14 %sext_ln17_803, i14 %sext_ln17_812"   --->   Operation 6806 'add' 'add_ln813_1503' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6807 [1/1] (0.00ns)   --->   "%sext_ln813_300 = sext i14 %add_ln813_1503"   --->   Operation 6807 'sext' 'sext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1504 = add i16 %sext_ln818_1067, i16 %sext_ln818_1084"   --->   Operation 6808 'add' 'add_ln813_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6809 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1505 = add i16 %add_ln813_1504, i16 %sext_ln813_300"   --->   Operation 6809 'add' 'add_ln813_1505' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1508 = add i16 %sext_ln818_1111, i16 %mult_V_2204"   --->   Operation 6810 'add' 'add_ln813_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6811 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1509 = add i16 %add_ln813_1508, i16 %sext_ln818_1097"   --->   Operation 6811 'add' 'add_ln813_1509' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1510 = add i16 %sext_ln818_1143, i16 %sext_ln818_1156"   --->   Operation 6812 'add' 'add_ln813_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6813 [1/1] (0.78ns)   --->   "%add_ln813_1511 = add i16 %sext_ln818_1171, i16 %mult_V_2297"   --->   Operation 6813 'add' 'add_ln813_1511' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6814 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1512 = add i16 %add_ln813_1511, i16 %add_ln813_1510"   --->   Operation 6814 'add' 'add_ln813_1512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6815 [1/1] (0.77ns)   --->   "%add_ln813_1514 = add i16 %sext_ln818_1198, i16 %sext_ln818_1208"   --->   Operation 6815 'add' 'add_ln813_1514' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6816 [1/1] (0.76ns)   --->   "%add_ln813_1515 = add i15 %sext_ln17_976, i15 %sext_ln17_990"   --->   Operation 6816 'add' 'add_ln813_1515' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6817 [1/1] (0.00ns)   --->   "%sext_ln813_301 = sext i15 %add_ln813_1515"   --->   Operation 6817 'sext' 'sext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1516 = add i16 %sext_ln813_301, i16 %add_ln813_1514"   --->   Operation 6818 'add' 'add_ln813_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1517 = add i11 %sext_ln17_38, i11 155"   --->   Operation 6819 'add' 'add_ln813_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6820 [1/1] (0.70ns)   --->   "%add_ln813_1518 = add i8 %sext_ln17_33, i8 %sext_ln17_19"   --->   Operation 6820 'add' 'add_ln813_1518' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6821 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i8 %add_ln813_1518"   --->   Operation 6821 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6822 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1519 = add i11 %sext_ln813_19, i11 %add_ln813_1517"   --->   Operation 6822 'add' 'add_ln813_1519' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6823 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i11 %add_ln813_1519"   --->   Operation 6823 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6824 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1520 = add i16 %sext_ln813_20, i16 %add_ln813_1516"   --->   Operation 6824 'add' 'add_ln813_1520' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1524 = add i16 %sext_ln818_441, i16 %mult_V_911"   --->   Operation 6825 'add' 'add_ln813_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6826 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1525 = add i16 %add_ln813_1524, i16 %sext_ln818_423"   --->   Operation 6826 'add' 'add_ln813_1525' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1526 = add i16 %sext_ln818_464, i16 %sext_ln818_494"   --->   Operation 6827 'add' 'add_ln813_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6828 [1/1] (0.77ns)   --->   "%add_ln813_1527 = add i16 %sext_ln818_516, i16 %sext_ln818_533"   --->   Operation 6828 'add' 'add_ln813_1527' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6829 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1528 = add i16 %add_ln813_1527, i16 %add_ln813_1526"   --->   Operation 6829 'add' 'add_ln813_1528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6830 [1/1] (0.75ns)   --->   "%add_ln813_1530 = add i14 %sext_ln17_353, i14 %sext_ln17_368"   --->   Operation 6830 'add' 'add_ln813_1530' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6831 [1/1] (0.00ns)   --->   "%sext_ln813_302 = sext i14 %add_ln813_1530"   --->   Operation 6831 'sext' 'sext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6832 [1/1] (0.77ns)   --->   "%add_ln813_1531 = add i16 %sext_ln818_576, i16 %sext_ln818_586"   --->   Operation 6832 'add' 'add_ln813_1531' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1532 = add i16 %add_ln813_1531, i16 %sext_ln813_302"   --->   Operation 6833 'add' 'add_ln813_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6834 [1/1] (0.74ns)   --->   "%add_ln813_1533 = add i13 %sext_ln17_413, i13 %sext_ln17_430"   --->   Operation 6834 'add' 'add_ln813_1533' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6835 [1/1] (0.00ns)   --->   "%sext_ln813_303 = sext i13 %add_ln813_1533"   --->   Operation 6835 'sext' 'sext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1534 = add i15 %sext_ln17_443, i15 %sext_ln17_455"   --->   Operation 6836 'add' 'add_ln813_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6837 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1535 = add i15 %add_ln813_1534, i15 %sext_ln813_303"   --->   Operation 6837 'add' 'add_ln813_1535' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6838 [1/1] (0.00ns)   --->   "%sext_ln813_304 = sext i15 %add_ln813_1535"   --->   Operation 6838 'sext' 'sext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6839 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1536 = add i16 %sext_ln813_304, i16 %add_ln813_1532"   --->   Operation 6839 'add' 'add_ln813_1536' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1538 = add i16 %sext_ln818_649, i16 %sext_ln818_667"   --->   Operation 6840 'add' 'add_ln813_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6841 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1539 = add i16 %add_ln813_1538, i16 %mult_V_1273"   --->   Operation 6841 'add' 'add_ln813_1539' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6842 [1/1] (0.74ns)   --->   "%add_ln813_1540 = add i13 %sext_ln17_491, i13 %sext_ln17_503"   --->   Operation 6842 'add' 'add_ln813_1540' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6843 [1/1] (0.00ns)   --->   "%sext_ln813_305 = sext i13 %add_ln813_1540"   --->   Operation 6843 'sext' 'sext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1541 = add i16 %sext_ln818_706, i16 %sext_ln818_725"   --->   Operation 6844 'add' 'add_ln813_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6845 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1542 = add i16 %add_ln813_1541, i16 %sext_ln813_305"   --->   Operation 6845 'add' 'add_ln813_1542' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6846 [1/1] (0.76ns)   --->   "%add_ln813_1544 = add i15 %sext_ln17_531, i15 %sext_ln17_542"   --->   Operation 6846 'add' 'add_ln813_1544' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6847 [1/1] (0.76ns)   --->   "%add_ln813_1545 = add i15 %sext_ln17_557, i15 %sext_ln17_572"   --->   Operation 6847 'add' 'add_ln813_1545' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1547 = add i16 %mult_V_1566, i16 %sext_ln818_813"   --->   Operation 6848 'add' 'add_ln813_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6849 [1/1] (0.78ns)   --->   "%add_ln813_1548 = add i16 %sext_ln818_822, i16 %mult_V_1665"   --->   Operation 6849 'add' 'add_ln813_1548' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6850 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1549 = add i16 %add_ln813_1548, i16 %add_ln813_1547"   --->   Operation 6850 'add' 'add_ln813_1549' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1555 = add i16 %sext_ln818_895, i16 %sext_ln818_908"   --->   Operation 6851 'add' 'add_ln813_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6852 [1/1] (0.77ns)   --->   "%add_ln813_1556 = add i16 %sext_ln818_925, i16 %sext_ln818_973"   --->   Operation 6852 'add' 'add_ln813_1556' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6853 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1557 = add i16 %add_ln813_1556, i16 %add_ln813_1555"   --->   Operation 6853 'add' 'add_ln813_1557' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6854 [1/1] (0.76ns)   --->   "%add_ln813_1559 = add i15 %sext_ln17_755, i15 %sext_ln17_770"   --->   Operation 6854 'add' 'add_ln813_1559' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6855 [1/1] (0.77ns)   --->   "%add_ln813_1560 = add i16 %sext_ln818_1005, i16 %sext_ln818_1020"   --->   Operation 6855 'add' 'add_ln813_1560' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6856 [1/1] (0.76ns)   --->   "%add_ln813_1562 = add i15 %sext_ln17_804, i15 %sext_ln17_813"   --->   Operation 6856 'add' 'add_ln813_1562' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6857 [1/1] (0.00ns)   --->   "%sext_ln813_309 = sext i15 %add_ln813_1562"   --->   Operation 6857 'sext' 'sext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1563 = add i16 %sext_ln818_1068, i16 %sext_ln818_1085"   --->   Operation 6858 'add' 'add_ln813_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6859 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1564 = add i16 %add_ln813_1563, i16 %sext_ln813_309"   --->   Operation 6859 'add' 'add_ln813_1564' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1567 = add i16 %sext_ln818_1112, i16 %sext_ln818_1130"   --->   Operation 6860 'add' 'add_ln813_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6861 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1568 = add i16 %add_ln813_1567, i16 %sext_ln818_1098"   --->   Operation 6861 'add' 'add_ln813_1568' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1569 = add i16 %sext_ln818_1144, i16 %sext_ln818_1157"   --->   Operation 6862 'add' 'add_ln813_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6863 [1/1] (0.73ns)   --->   "%add_ln813_1570 = add i12 %sext_ln17_891, i12 %sext_ln17_905"   --->   Operation 6863 'add' 'add_ln813_1570' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6864 [1/1] (0.00ns)   --->   "%sext_ln813_310 = sext i12 %add_ln813_1570"   --->   Operation 6864 'sext' 'sext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6865 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1571 = add i16 %sext_ln813_310, i16 %add_ln813_1569"   --->   Operation 6865 'add' 'add_ln813_1571' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6866 [1/1] (0.76ns)   --->   "%add_ln813_1573 = add i15 %sext_ln17_917, i15 %sext_ln17_929"   --->   Operation 6866 'add' 'add_ln813_1573' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6867 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i15 %add_ln813_1573"   --->   Operation 6867 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6868 [1/1] (0.77ns)   --->   "%add_ln813_1574 = add i16 %sext_ln818_1209, i16 %sext_ln818_1224"   --->   Operation 6868 'add' 'add_ln813_1574' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1575 = add i16 %add_ln813_1574, i16 %sext_ln813_311"   --->   Operation 6869 'add' 'add_ln813_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1576 = add i16 %mult_V_2429, i16 %mult_V_2451"   --->   Operation 6870 'add' 'add_ln813_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6871 [1/1] (0.70ns)   --->   "%add_ln813_1577 = add i9 %sext_ln17_46, i9 2"   --->   Operation 6871 'add' 'add_ln813_1577' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i9 %add_ln813_1577"   --->   Operation 6872 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6873 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1578 = add i16 %sext_ln813_21, i16 %add_ln813_1576"   --->   Operation 6873 'add' 'add_ln813_1578' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6874 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1579 = add i16 %add_ln813_1578, i16 %add_ln813_1575"   --->   Operation 6874 'add' 'add_ln813_1579' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1583 = add i16 %sext_ln818_442, i16 %sext_ln818_449"   --->   Operation 6875 'add' 'add_ln813_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6876 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1584 = add i16 %add_ln813_1583, i16 %sext_ln818_424"   --->   Operation 6876 'add' 'add_ln813_1584' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1585 = add i16 %mult_V_912, i16 %sext_ln818_465"   --->   Operation 6877 'add' 'add_ln813_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6878 [1/1] (0.77ns)   --->   "%add_ln813_1586 = add i16 %sext_ln818_483, i16 %sext_ln818_497"   --->   Operation 6878 'add' 'add_ln813_1586' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6879 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1587 = add i16 %add_ln813_1586, i16 %add_ln813_1585"   --->   Operation 6879 'add' 'add_ln813_1587' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6880 [1/1] (0.77ns)   --->   "%add_ln813_1589 = add i16 %sext_ln818_517, i16 %sext_ln818_534"   --->   Operation 6880 'add' 'add_ln813_1589' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6881 [1/1] (0.76ns)   --->   "%add_ln813_1590 = add i15 %sext_ln17_354, i15 %sext_ln17_379"   --->   Operation 6881 'add' 'add_ln813_1590' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1592 = add i16 %sext_ln818_587, i16 %sext_ln818_594"   --->   Operation 6882 'add' 'add_ln813_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6883 [1/1] (0.76ns)   --->   "%add_ln813_1593 = add i15 %sext_ln17_431, i15 %sext_ln17_444"   --->   Operation 6883 'add' 'add_ln813_1593' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6884 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i15 %add_ln813_1593"   --->   Operation 6884 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6885 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1594 = add i16 %sext_ln813_313, i16 %add_ln813_1592"   --->   Operation 6885 'add' 'add_ln813_1594' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1597 = add i16 %mult_V_1274, i16 %sext_ln818_650"   --->   Operation 6886 'add' 'add_ln813_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6887 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1598 = add i16 %add_ln813_1597, i16 %sext_ln818_623"   --->   Operation 6887 'add' 'add_ln813_1598' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1599 = add i16 %sext_ln818_668, i16 %sext_ln818_684"   --->   Operation 6888 'add' 'add_ln813_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6889 [1/1] (0.77ns)   --->   "%add_ln813_1600 = add i16 %sext_ln818_693, i16 %sext_ln818_707"   --->   Operation 6889 'add' 'add_ln813_1600' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6890 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1601 = add i16 %add_ln813_1600, i16 %add_ln813_1599"   --->   Operation 6890 'add' 'add_ln813_1601' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6891 [1/1] (0.76ns)   --->   "%add_ln813_1603 = add i15 %sext_ln17_524, i15 %sext_ln17_532"   --->   Operation 6891 'add' 'add_ln813_1603' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6892 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i15 %add_ln813_1603"   --->   Operation 6892 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6893 [1/1] (0.76ns)   --->   "%add_ln813_1604 = add i15 %sext_ln17_543, i15 %sext_ln17_558"   --->   Operation 6893 'add' 'add_ln813_1604' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6894 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i15 %add_ln813_1604"   --->   Operation 6894 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1605 = add i16 %sext_ln813_315, i16 %sext_ln813_314"   --->   Operation 6895 'add' 'add_ln813_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1606 = add i16 %sext_ln818_787, i16 %sext_ln818_800"   --->   Operation 6896 'add' 'add_ln813_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6897 [1/1] (0.74ns)   --->   "%add_ln813_1607 = add i13 %sext_ln17_597, i13 %sext_ln17_622"   --->   Operation 6897 'add' 'add_ln813_1607' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6898 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i13 %add_ln813_1607"   --->   Operation 6898 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6899 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1608 = add i16 %sext_ln813_316, i16 %add_ln813_1606"   --->   Operation 6899 'add' 'add_ln813_1608' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1609 = add i16 %add_ln813_1608, i16 %add_ln813_1605"   --->   Operation 6900 'add' 'add_ln813_1609' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6901 [1/1] (0.77ns)   --->   "%add_ln813_1612 = add i16 %sext_ln818_855, i16 %sext_ln818_866"   --->   Operation 6901 'add' 'add_ln813_1612' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1614 = add i16 %sext_ln818_880, i16 %sext_ln818_896"   --->   Operation 6902 'add' 'add_ln813_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6903 [1/1] (0.76ns)   --->   "%add_ln813_1615 = add i15 %sext_ln17_691, i15 %sext_ln17_701"   --->   Operation 6903 'add' 'add_ln813_1615' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6904 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i15 %add_ln813_1615"   --->   Operation 6904 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6905 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1616 = add i16 %sext_ln813_317, i16 %add_ln813_1614"   --->   Operation 6905 'add' 'add_ln813_1616' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6906 [1/1] (0.75ns)   --->   "%add_ln813_1618 = add i14 %sext_ln17_706, i14 %sext_ln17_716"   --->   Operation 6906 'add' 'add_ln813_1618' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6907 [1/1] (0.77ns)   --->   "%add_ln813_1619 = add i16 %sext_ln818_966, i16 %sext_ln818_974"   --->   Operation 6907 'add' 'add_ln813_1619' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6908 [1/1] (0.71ns)   --->   "%add_ln813_1621 = add i10 %sext_ln17_757, i10 %sext_ln17_771"   --->   Operation 6908 'add' 'add_ln813_1621' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6909 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i10 %add_ln813_1621"   --->   Operation 6909 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6910 [1/1] (0.75ns)   --->   "%add_ln813_1622 = add i14 %sext_ln17_783, i14 %sext_ln17_793"   --->   Operation 6910 'add' 'add_ln813_1622' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6911 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i14 %add_ln813_1622"   --->   Operation 6911 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6912 [1/1] (0.76ns)   --->   "%add_ln813_1623 = add i15 %sext_ln813_320, i15 %sext_ln813_319"   --->   Operation 6912 'add' 'add_ln813_1623' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1626 = add i16 %sext_ln818_1051, i16 %sext_ln818_1069"   --->   Operation 6913 'add' 'add_ln813_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6914 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1627 = add i16 %add_ln813_1626, i16 %sext_ln818_1036"   --->   Operation 6914 'add' 'add_ln813_1627' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6915 [1/1] (0.76ns)   --->   "%add_ln813_1628 = add i15 %sext_ln17_842, i15 %sext_ln17_853"   --->   Operation 6915 'add' 'add_ln813_1628' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6916 [1/1] (0.00ns)   --->   "%sext_ln813_322 = sext i15 %add_ln813_1628"   --->   Operation 6916 'sext' 'sext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6917 [1/1] (0.76ns)   --->   "%add_ln813_1629 = add i15 %sext_ln17_863, i15 %sext_ln17_873"   --->   Operation 6917 'add' 'add_ln813_1629' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6918 [1/1] (0.00ns)   --->   "%sext_ln813_323 = sext i15 %add_ln813_1629"   --->   Operation 6918 'sext' 'sext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6919 [1/1] (0.77ns)   --->   "%add_ln813_1630 = add i16 %sext_ln813_323, i16 %sext_ln813_322"   --->   Operation 6919 'add' 'add_ln813_1630' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6920 [1/1] (0.78ns)   --->   "%add_ln813_1632 = add i16 %sext_ln818_1158, i16 %mult_V_2299"   --->   Operation 6920 'add' 'add_ln813_1632' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6921 [1/1] (0.76ns)   --->   "%add_ln813_1633 = add i15 %sext_ln17_918, i15 %sext_ln17_932"   --->   Operation 6921 'add' 'add_ln813_1633' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1635 = add i16 %sext_ln818_1210, i16 %sext_ln818_1236"   --->   Operation 6922 'add' 'add_ln813_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6923 [1/1] (0.75ns)   --->   "%add_ln813_1636 = add i14 %sext_ln17_991, i14 16377"   --->   Operation 6923 'add' 'add_ln813_1636' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6924 [1/1] (0.00ns)   --->   "%sext_ln813_325 = sext i14 %add_ln813_1636"   --->   Operation 6924 'sext' 'sext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6925 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1637 = add i16 %sext_ln813_325, i16 %add_ln813_1635"   --->   Operation 6925 'add' 'add_ln813_1637' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6926 [1/1] (0.76ns)   --->   "%add_ln813_1642 = add i15 %sext_ln17_268, i15 %sext_ln17_285"   --->   Operation 6926 'add' 'add_ln813_1642' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6927 [1/1] (0.00ns)   --->   "%sext_ln813_326 = sext i15 %add_ln813_1642"   --->   Operation 6927 'sext' 'sext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6928 [1/1] (0.77ns)   --->   "%add_ln813_1643 = add i16 %sext_ln813_326, i16 %sext_ln818_425"   --->   Operation 6928 'add' 'add_ln813_1643' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1644 = add i16 %mult_V_913, i16 %sext_ln818_466"   --->   Operation 6929 'add' 'add_ln813_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6930 [1/1] (0.77ns)   --->   "%add_ln813_1645 = add i16 %sext_ln818_484, i16 %sext_ln818_498"   --->   Operation 6930 'add' 'add_ln813_1645' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6931 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1646 = add i16 %add_ln813_1645, i16 %add_ln813_1644"   --->   Operation 6931 'add' 'add_ln813_1646' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1648 = add i13 %sext_ln17_338, i13 %sext_ln17_345"   --->   Operation 6932 'add' 'add_ln813_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6933 [1/1] (0.73ns)   --->   "%add_ln813_1649 = add i12 %sext_ln17_355, i12 %sext_ln17_365"   --->   Operation 6933 'add' 'add_ln813_1649' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6934 [1/1] (0.00ns)   --->   "%sext_ln813_327 = sext i12 %add_ln813_1649"   --->   Operation 6934 'sext' 'sext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6935 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1650 = add i13 %sext_ln813_327, i13 %add_ln813_1648"   --->   Operation 6935 'add' 'add_ln813_1650' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6936 [1/1] (0.00ns)   --->   "%sext_ln813_328 = sext i13 %add_ln813_1650"   --->   Operation 6936 'sext' 'sext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6937 [1/1] (0.76ns)   --->   "%add_ln813_1651 = add i15 %sext_ln17_380, i15 %sext_ln17_398"   --->   Operation 6937 'add' 'add_ln813_1651' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6938 [1/1] (0.00ns)   --->   "%sext_ln813_329 = sext i15 %add_ln813_1651"   --->   Operation 6938 'sext' 'sext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6939 [1/1] (0.78ns)   --->   "%add_ln813_1652 = add i16 %mult_V_1199, i16 %sext_ln818_609"   --->   Operation 6939 'add' 'add_ln813_1652' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1653 = add i16 %add_ln813_1652, i16 %sext_ln813_329"   --->   Operation 6940 'add' 'add_ln813_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6941 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1654 = add i16 %add_ln813_1653, i16 %sext_ln813_328"   --->   Operation 6941 'add' 'add_ln813_1654' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6942 [1/1] (0.75ns)   --->   "%add_ln813_1656 = add i14 %sext_ln17_456, i14 %sext_ln17_469"   --->   Operation 6942 'add' 'add_ln813_1656' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6943 [1/1] (0.00ns)   --->   "%sext_ln813_330 = sext i14 %add_ln813_1656"   --->   Operation 6943 'sext' 'sext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6944 [1/1] (0.76ns)   --->   "%add_ln813_1657 = add i15 %sext_ln17_475, i15 %sext_ln17_481"   --->   Operation 6944 'add' 'add_ln813_1657' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6945 [1/1] (0.00ns)   --->   "%sext_ln813_331 = sext i15 %add_ln813_1657"   --->   Operation 6945 'sext' 'sext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6946 [1/1] (0.77ns)   --->   "%add_ln813_1658 = add i16 %sext_ln813_331, i16 %sext_ln813_330"   --->   Operation 6946 'add' 'add_ln813_1658' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1659 = add i16 %sext_ln818_685, i16 %sext_ln818_694"   --->   Operation 6947 'add' 'add_ln813_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6948 [1/1] (0.77ns)   --->   "%add_ln813_1660 = add i16 %sext_ln818_708, i16 %sext_ln818_724"   --->   Operation 6948 'add' 'add_ln813_1660' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6949 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1661 = add i16 %add_ln813_1660, i16 %add_ln813_1659"   --->   Operation 6949 'add' 'add_ln813_1661' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6950 [1/1] (0.76ns)   --->   "%add_ln813_1663 = add i15 %sext_ln17_533, i15 %sext_ln17_544"   --->   Operation 6950 'add' 'add_ln813_1663' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6951 [1/1] (0.77ns)   --->   "%add_ln813_1664 = add i16 %sext_ln818_774, i16 %sext_ln818_788"   --->   Operation 6951 'add' 'add_ln813_1664' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1666 = add i16 %mult_V_1568, i16 %sext_ln818_814"   --->   Operation 6952 'add' 'add_ln813_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6953 [1/1] (0.78ns)   --->   "%add_ln813_1667 = add i16 %mult_V_1618, i16 %sext_ln818_834"   --->   Operation 6953 'add' 'add_ln813_1667' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6954 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1668 = add i16 %add_ln813_1667, i16 %add_ln813_1666"   --->   Operation 6954 'add' 'add_ln813_1668' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6955 [1/1] (0.76ns)   --->   "%add_ln813_1672 = add i15 %sext_ln17_633, i15 %sext_ln17_643"   --->   Operation 6955 'add' 'add_ln813_1672' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6956 [1/1] (0.76ns)   --->   "%add_ln813_1673 = add i15 %sext_ln17_662, i15 %sext_ln17_670"   --->   Operation 6956 'add' 'add_ln813_1673' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6957 [1/1] (0.76ns)   --->   "%add_ln813_1675 = add i15 %sext_ln17_682, i15 %sext_ln17_692"   --->   Operation 6957 'add' 'add_ln813_1675' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6958 [1/1] (0.00ns)   --->   "%sext_ln813_335 = sext i15 %add_ln813_1675"   --->   Operation 6958 'sext' 'sext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1676 = add i16 %sext_ln818_926, i16 %sext_ln818_939"   --->   Operation 6959 'add' 'add_ln813_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6960 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1677 = add i16 %add_ln813_1676, i16 %sext_ln813_335"   --->   Operation 6960 'add' 'add_ln813_1677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6961 [1/1] (0.77ns)   --->   "%add_ln813_1679 = add i16 %sext_ln818_953, i16 %sext_ln818_975"   --->   Operation 6961 'add' 'add_ln813_1679' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6962 [1/1] (0.77ns)   --->   "%add_ln813_1680 = add i16 %sext_ln818_995, i16 %sext_ln818_1006"   --->   Operation 6962 'add' 'add_ln813_1680' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1682 = add i16 %sext_ln818_1021, i16 %sext_ln818_1037"   --->   Operation 6963 'add' 'add_ln813_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6964 [1/1] (0.77ns)   --->   "%add_ln813_1683 = add i16 %sext_ln818_1052, i16 %sext_ln818_1070"   --->   Operation 6964 'add' 'add_ln813_1683' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1684 = add i16 %add_ln813_1683, i16 %add_ln813_1682"   --->   Operation 6965 'add' 'add_ln813_1684' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1687 = add i16 %sext_ln818_1086, i16 %sext_ln818_1099"   --->   Operation 6966 'add' 'add_ln813_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6967 [1/1] (0.76ns)   --->   "%add_ln813_1688 = add i15 %sext_ln17_854, i15 %sext_ln17_864"   --->   Operation 6967 'add' 'add_ln813_1688' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6968 [1/1] (0.00ns)   --->   "%sext_ln813_336 = sext i15 %add_ln813_1688"   --->   Operation 6968 'sext' 'sext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6969 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1689 = add i16 %sext_ln813_336, i16 %add_ln813_1687"   --->   Operation 6969 'add' 'add_ln813_1689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6970 [1/1] (0.76ns)   --->   "%add_ln813_1690 = add i15 %sext_ln17_874, i15 %sext_ln17_879"   --->   Operation 6970 'add' 'add_ln813_1690' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6971 [1/1] (0.00ns)   --->   "%sext_ln813_337 = sext i15 %add_ln813_1690"   --->   Operation 6971 'sext' 'sext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6972 [1/1] (0.76ns)   --->   "%add_ln813_1691 = add i15 %sext_ln17_892, i15 %sext_ln17_906"   --->   Operation 6972 'add' 'add_ln813_1691' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6973 [1/1] (0.00ns)   --->   "%sext_ln813_338 = sext i15 %add_ln813_1691"   --->   Operation 6973 'sext' 'sext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6974 [1/1] (0.77ns)   --->   "%add_ln813_1692 = add i16 %sext_ln813_338, i16 %sext_ln813_337"   --->   Operation 6974 'add' 'add_ln813_1692' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6975 [1/1] (0.77ns)   --->   "%add_ln813_1694 = add i16 %sext_ln818_1188, i16 %sext_ln818_1199"   --->   Operation 6975 'add' 'add_ln813_1694' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6976 [1/1] (0.77ns)   --->   "%add_ln813_1695 = add i16 %sext_ln818_1211, i16 %sext_ln818_1225"   --->   Operation 6976 'add' 'add_ln813_1695' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1696 = add i16 %add_ln813_1695, i16 %add_ln813_1694"   --->   Operation 6977 'add' 'add_ln813_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1697 = add i15 %sext_ln17_977, i15 %sext_ln17_992"   --->   Operation 6978 'add' 'add_ln813_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6979 [1/1] (0.70ns)   --->   "%add_ln813_1698 = add i8 %sext_ln17_25, i8 251"   --->   Operation 6979 'add' 'add_ln813_1698' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6980 [1/1] (0.00ns)   --->   "%sext_ln813_339 = sext i8 %add_ln813_1698"   --->   Operation 6980 'sext' 'sext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6981 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1699 = add i15 %sext_ln813_339, i15 %add_ln813_1697"   --->   Operation 6981 'add' 'add_ln813_1699' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6982 [1/1] (0.00ns)   --->   "%sext_ln813_340 = sext i15 %add_ln813_1699"   --->   Operation 6982 'sext' 'sext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1700 = add i16 %sext_ln813_340, i16 %add_ln813_1696"   --->   Operation 6983 'add' 'add_ln813_1700' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6984 [1/1] (0.76ns)   --->   "%add_ln813_1704 = add i15 %sext_ln17_269, i15 %sext_ln17_299"   --->   Operation 6984 'add' 'add_ln813_1704' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6985 [1/1] (0.00ns)   --->   "%sext_ln813_341 = sext i15 %add_ln813_1704"   --->   Operation 6985 'sext' 'sext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6986 [1/1] (0.78ns)   --->   "%add_ln813_1705 = add i16 %sext_ln813_341, i16 %mult_V_836"   --->   Operation 6986 'add' 'add_ln813_1705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6987 [1/1] (0.75ns)   --->   "%add_ln813_1706 = add i14 %sext_ln17_313, i14 %sext_ln17_324"   --->   Operation 6987 'add' 'add_ln813_1706' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6988 [1/1] (0.00ns)   --->   "%sext_ln813_342 = sext i14 %add_ln813_1706"   --->   Operation 6988 'sext' 'sext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6989 [1/1] (0.75ns)   --->   "%add_ln813_1707 = add i14 %sext_ln17_330, i14 %sext_ln17_339"   --->   Operation 6989 'add' 'add_ln813_1707' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6990 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i14 %add_ln813_1707"   --->   Operation 6990 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6991 [1/1] (0.76ns)   --->   "%add_ln813_1708 = add i15 %sext_ln813_343, i15 %sext_ln813_342"   --->   Operation 6991 'add' 'add_ln813_1708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6992 [1/1] (0.76ns)   --->   "%add_ln813_1710 = add i15 %sext_ln17_346, i15 %sext_ln17_356"   --->   Operation 6992 'add' 'add_ln813_1710' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6993 [1/1] (0.76ns)   --->   "%add_ln813_1711 = add i15 %sext_ln17_381, i15 %sext_ln17_399"   --->   Operation 6993 'add' 'add_ln813_1711' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1713 = add i16 %sext_ln818_595, i16 %mult_V_1200"   --->   Operation 6994 'add' 'add_ln813_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6995 [1/1] (0.75ns)   --->   "%add_ln813_1714 = add i14 %sext_ln17_458, i14 %sext_ln17_470"   --->   Operation 6995 'add' 'add_ln813_1714' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6996 [1/1] (0.00ns)   --->   "%sext_ln813_347 = sext i14 %add_ln813_1714"   --->   Operation 6996 'sext' 'sext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6997 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1715 = add i16 %sext_ln813_347, i16 %add_ln813_1713"   --->   Operation 6997 'add' 'add_ln813_1715' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1718 = add i16 %sext_ln818_651, i16 %sext_ln818_669"   --->   Operation 6998 'add' 'add_ln813_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 6999 [1/1] (0.78ns)   --->   "%add_ln813_1719 = add i16 %sext_ln818_695, i16 %mult_V_1403"   --->   Operation 6999 'add' 'add_ln813_1719' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1720 = add i16 %add_ln813_1719, i16 %add_ln813_1718"   --->   Operation 7000 'add' 'add_ln813_1720' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1721 = add i16 %sext_ln818_726, i16 %mult_V_1458"   --->   Operation 7001 'add' 'add_ln813_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7002 [1/1] (0.75ns)   --->   "%add_ln813_1722 = add i14 %sext_ln17_545, i14 %sext_ln17_561"   --->   Operation 7002 'add' 'add_ln813_1722' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7003 [1/1] (0.00ns)   --->   "%sext_ln813_348 = sext i14 %add_ln813_1722"   --->   Operation 7003 'sext' 'sext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7004 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1723 = add i16 %sext_ln813_348, i16 %add_ln813_1721"   --->   Operation 7004 'add' 'add_ln813_1723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7005 [1/1] (0.78ns)   --->   "%add_ln813_1725 = add i16 %sext_ln818_789, i16 %mult_V_1569"   --->   Operation 7005 'add' 'add_ln813_1725' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7006 [1/1] (0.77ns)   --->   "%add_ln813_1726 = add i16 %sext_ln818_815, i16 %sext_ln818_823"   --->   Operation 7006 'add' 'add_ln813_1726' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7007 [1/1] (0.76ns)   --->   "%add_ln813_1728 = add i15 %sext_ln17_623, i15 %sext_ln17_644"   --->   Operation 7007 'add' 'add_ln813_1728' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7008 [1/1] (0.00ns)   --->   "%sext_ln813_349 = sext i15 %add_ln813_1728"   --->   Operation 7008 'sext' 'sext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1729 = add i16 %sext_ln818_867, i16 %sext_ln818_881"   --->   Operation 7009 'add' 'add_ln813_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7010 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1730 = add i16 %add_ln813_1729, i16 %sext_ln813_349"   --->   Operation 7010 'add' 'add_ln813_1730' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7011 [1/1] (0.77ns)   --->   "%add_ln813_1734 = add i16 %sext_ln818_927, i16 %sext_ln818_940"   --->   Operation 7011 'add' 'add_ln813_1734' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1736 = add i15 %sext_ln17_717, i15 %sext_ln17_743"   --->   Operation 7012 'add' 'add_ln813_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7013 [1/1] (0.75ns)   --->   "%add_ln813_1737 = add i14 %sext_ln17_758, i14 %sext_ln17_772"   --->   Operation 7013 'add' 'add_ln813_1737' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7014 [1/1] (0.00ns)   --->   "%sext_ln813_350 = sext i14 %add_ln813_1737"   --->   Operation 7014 'sext' 'sext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7015 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1738 = add i15 %sext_ln813_350, i15 %add_ln813_1736"   --->   Operation 7015 'add' 'add_ln813_1738' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7016 [1/1] (0.77ns)   --->   "%add_ln813_1740 = add i16 %sext_ln818_1007, i16 %sext_ln818_1022"   --->   Operation 7016 'add' 'add_ln813_1740' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7017 [1/1] (0.77ns)   --->   "%add_ln813_1741 = add i16 %sext_ln818_1038, i16 %sext_ln818_1053"   --->   Operation 7017 'add' 'add_ln813_1741' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7018 [1/1] (0.75ns)   --->   "%add_ln813_1743 = add i14 %sext_ln17_820, i14 %sext_ln17_830"   --->   Operation 7018 'add' 'add_ln813_1743' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7019 [1/1] (0.00ns)   --->   "%sext_ln813_352 = sext i14 %add_ln813_1743"   --->   Operation 7019 'sext' 'sext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1744 = add i16 %sext_ln818_1113, i16 %sext_ln818_1131"   --->   Operation 7020 'add' 'add_ln813_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7021 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1745 = add i16 %add_ln813_1744, i16 %sext_ln813_352"   --->   Operation 7021 'add' 'add_ln813_1745' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1748 = add i16 %sext_ln818_1142, i16 %sext_ln818_1159"   --->   Operation 7022 'add' 'add_ln813_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7023 [1/1] (0.78ns)   --->   "%add_ln813_1749 = add i16 %sext_ln818_1172, i16 %mult_V_2301"   --->   Operation 7023 'add' 'add_ln813_1749' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7024 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1750 = add i16 %add_ln813_1749, i16 %add_ln813_1748"   --->   Operation 7024 'add' 'add_ln813_1750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7025 [1/1] (0.76ns)   --->   "%add_ln813_1751 = add i15 %sext_ln17_919, i15 %sext_ln17_933"   --->   Operation 7025 'add' 'add_ln813_1751' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7026 [1/1] (0.00ns)   --->   "%sext_ln813_353 = sext i15 %add_ln813_1751"   --->   Operation 7026 'sext' 'sext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1752 = add i16 %sext_ln818_1212, i16 %sext_ln818_1226"   --->   Operation 7027 'add' 'add_ln813_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7028 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1753 = add i16 %add_ln813_1752, i16 %sext_ln813_353"   --->   Operation 7028 'add' 'add_ln813_1753' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7029 [1/1] (0.77ns)   --->   "%add_ln813_1755 = add i16 %sext_ln818_1237, i16 %sext_ln818_1241"   --->   Operation 7029 'add' 'add_ln813_1755' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7030 [1/1] (0.72ns)   --->   "%add_ln813_1756 = add i10 %sext_ln17_40, i10 375"   --->   Operation 7030 'add' 'add_ln813_1756' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7031 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i10 %add_ln813_1756"   --->   Operation 7031 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1757 = add i16 %zext_ln813_8, i16 %add_ln813_1755"   --->   Operation 7032 'add' 'add_ln813_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7033 [1/1] (0.70ns)   --->   "%add_ln813_1758 = add i9 %sext_ln17_36, i9 %sext_ln17_17"   --->   Operation 7033 'add' 'add_ln813_1758' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7034 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i9 %add_ln813_1758"   --->   Operation 7034 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7035 [1/1] (0.70ns)   --->   "%add_ln813_1759 = add i8 %sext_ln17_30, i8 %sext_ln17_28"   --->   Operation 7035 'add' 'add_ln813_1759' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7036 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i8 %add_ln813_1759"   --->   Operation 7036 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7037 [1/1] (0.71ns)   --->   "%add_ln813_1760 = add i10 %sext_ln813_24, i10 %sext_ln813_23"   --->   Operation 7037 'add' 'add_ln813_1760' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7038 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i10 %add_ln813_1760"   --->   Operation 7038 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1761 = add i16 %sext_ln813_25, i16 %add_ln813_1757"   --->   Operation 7039 'add' 'add_ln813_1761' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7040 [1/1] (0.76ns)   --->   "%add_ln813_1765 = add i15 %sext_ln17_270, i15 %sext_ln17_286"   --->   Operation 7040 'add' 'add_ln813_1765' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7041 [1/1] (0.00ns)   --->   "%sext_ln813_354 = sext i15 %add_ln813_1765"   --->   Operation 7041 'sext' 'sext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7042 [1/1] (0.77ns)   --->   "%add_ln813_1766 = add i16 %sext_ln813_354, i16 %sext_ln818_426"   --->   Operation 7042 'add' 'add_ln813_1766' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1767 = add i16 %sext_ln818_454, i16 %sext_ln818_467"   --->   Operation 7043 'add' 'add_ln813_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7044 [1/1] (0.77ns)   --->   "%add_ln813_1768 = add i16 %sext_ln818_485, i16 %sext_ln818_499"   --->   Operation 7044 'add' 'add_ln813_1768' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7045 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1769 = add i16 %add_ln813_1768, i16 %add_ln813_1767"   --->   Operation 7045 'add' 'add_ln813_1769' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7046 [1/1] (0.77ns)   --->   "%add_ln813_1771 = add i16 %sext_ln818_535, i16 %sext_ln818_551"   --->   Operation 7046 'add' 'add_ln813_1771' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1773 = add i15 %sext_ln17_369, i15 %sext_ln17_382"   --->   Operation 7047 'add' 'add_ln813_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7048 [1/1] (0.75ns)   --->   "%add_ln813_1774 = add i14 %sext_ln17_400, i14 %sext_ln17_416"   --->   Operation 7048 'add' 'add_ln813_1774' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7049 [1/1] (0.00ns)   --->   "%sext_ln813_355 = sext i14 %add_ln813_1774"   --->   Operation 7049 'sext' 'sext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7050 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1775 = add i15 %sext_ln813_355, i15 %add_ln813_1773"   --->   Operation 7050 'add' 'add_ln813_1775' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1778 = add i16 %sext_ln818_610, i16 %sext_ln818_624"   --->   Operation 7051 'add' 'add_ln813_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7052 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1779 = add i16 %add_ln813_1778, i16 %sext_ln818_601"   --->   Operation 7052 'add' 'add_ln813_1779' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1780 = add i16 %sext_ln818_637, i16 %sext_ln818_652"   --->   Operation 7053 'add' 'add_ln813_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7054 [1/1] (0.77ns)   --->   "%add_ln813_1781 = add i16 %sext_ln818_670, i16 %sext_ln818_696"   --->   Operation 7054 'add' 'add_ln813_1781' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7055 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1782 = add i16 %add_ln813_1781, i16 %add_ln813_1780"   --->   Operation 7055 'add' 'add_ln813_1782' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7056 [1/1] (0.77ns)   --->   "%add_ln813_1784 = add i16 %sext_ln818_709, i16 %sext_ln818_727"   --->   Operation 7056 'add' 'add_ln813_1784' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7057 [1/1] (0.76ns)   --->   "%add_ln813_1785 = add i15 %sext_ln17_534, i15 %sext_ln17_546"   --->   Operation 7057 'add' 'add_ln813_1785' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7058 [1/1] (0.76ns)   --->   "%add_ln813_1787 = add i15 %sext_ln17_560, i15 %sext_ln17_573"   --->   Operation 7058 'add' 'add_ln813_1787' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7059 [1/1] (0.00ns)   --->   "%sext_ln813_358 = sext i15 %add_ln813_1787"   --->   Operation 7059 'sext' 'sext_ln813_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1788 = add i16 %sext_ln818_801, i16 %sext_ln818_816"   --->   Operation 7060 'add' 'add_ln813_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7061 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1789 = add i16 %add_ln813_1788, i16 %sext_ln813_358"   --->   Operation 7061 'add' 'add_ln813_1789' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7062 [1/1] (0.76ns)   --->   "%add_ln813_1793 = add i15 %sext_ln17_634, i15 %sext_ln17_645"   --->   Operation 7062 'add' 'add_ln813_1793' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1795 = add i16 %sext_ln818_882, i16 %mult_V_1768"   --->   Operation 7063 'add' 'add_ln813_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7064 [1/1] (0.77ns)   --->   "%add_ln813_1796 = add i16 %sext_ln818_909, i16 %sext_ln818_928"   --->   Operation 7064 'add' 'add_ln813_1796' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1797 = add i16 %add_ln813_1796, i16 %add_ln813_1795"   --->   Operation 7065 'add' 'add_ln813_1797' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7066 [1/1] (0.76ns)   --->   "%add_ln813_1799 = add i15 %sext_ln17_718, i15 %sext_ln17_732"   --->   Operation 7066 'add' 'add_ln813_1799' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7067 [1/1] (0.76ns)   --->   "%add_ln813_1800 = add i15 %sext_ln17_745, i15 %sext_ln17_759"   --->   Operation 7067 'add' 'add_ln813_1800' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7068 [1/1] (0.75ns)   --->   "%add_ln813_1802 = add i14 %sext_ln17_784, i14 %sext_ln17_794"   --->   Operation 7068 'add' 'add_ln813_1802' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7069 [1/1] (0.00ns)   --->   "%sext_ln813_362 = sext i14 %add_ln813_1802"   --->   Operation 7069 'sext' 'sext_ln813_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1803 = add i16 %sext_ln818_1054, i16 %sext_ln818_1071"   --->   Operation 7070 'add' 'add_ln813_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7071 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1804 = add i16 %add_ln813_1803, i16 %sext_ln813_362"   --->   Operation 7071 'add' 'add_ln813_1804' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1807 = add i15 %sext_ln17_843, i15 %sext_ln17_855"   --->   Operation 7072 'add' 'add_ln813_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7073 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1808 = add i15 %add_ln813_1807, i15 %sext_ln17_829"   --->   Operation 7073 'add' 'add_ln813_1808' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1809 = add i16 %sext_ln818_1132, i16 %sext_ln818_1160"   --->   Operation 7074 'add' 'add_ln813_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7075 [1/1] (0.76ns)   --->   "%add_ln813_1810 = add i15 %sext_ln17_893, i15 %sext_ln17_907"   --->   Operation 7075 'add' 'add_ln813_1810' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7076 [1/1] (0.00ns)   --->   "%sext_ln813_364 = sext i15 %add_ln813_1810"   --->   Operation 7076 'sext' 'sext_ln813_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7077 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1811 = add i16 %sext_ln813_364, i16 %add_ln813_1809"   --->   Operation 7077 'add' 'add_ln813_1811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1813 = add i15 %sext_ln17_920, i15 %sext_ln17_934"   --->   Operation 7078 'add' 'add_ln813_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7079 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1814 = add i15 %sext_ln813_213, i15 %add_ln813_1813"   --->   Operation 7079 'add' 'add_ln813_1814' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7080 [1/1] (0.00ns)   --->   "%sext_ln813_365 = sext i15 %add_ln813_1814"   --->   Operation 7080 'sext' 'sext_ln813_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7081 [1/1] (0.77ns)   --->   "%add_ln813_1815 = add i16 %sext_ln818_1238, i16 %sext_ln818_1242"   --->   Operation 7081 'add' 'add_ln813_1815' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7082 [1/1] (0.71ns)   --->   "%add_ln813_1816 = add i9 %sext_ln17_47, i9 226"   --->   Operation 7082 'add' 'add_ln813_1816' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7083 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i9 %add_ln813_1816"   --->   Operation 7083 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1817 = add i16 %zext_ln813_9, i16 %add_ln813_1815"   --->   Operation 7084 'add' 'add_ln813_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7085 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1818 = add i16 %add_ln813_1817, i16 %sext_ln813_365"   --->   Operation 7085 'add' 'add_ln813_1818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7086 [1/1] (0.75ns)   --->   "%add_ln813_1822 = add i14 %sext_ln17_272, i14 %sext_ln17_290"   --->   Operation 7086 'add' 'add_ln813_1822' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7087 [1/1] (0.00ns)   --->   "%sext_ln813_366 = sext i14 %add_ln813_1822"   --->   Operation 7087 'sext' 'sext_ln813_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7088 [1/1] (0.77ns)   --->   "%add_ln813_1823 = add i16 %sext_ln813_366, i16 %sext_ln818_428"   --->   Operation 7088 'add' 'add_ln813_1823' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7089 [1/1] (0.75ns)   --->   "%add_ln813_1824 = add i14 %sext_ln17_300, i14 %sext_ln17_314"   --->   Operation 7089 'add' 'add_ln813_1824' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7090 [1/1] (0.00ns)   --->   "%sext_ln813_367 = sext i14 %add_ln813_1824"   --->   Operation 7090 'sext' 'sext_ln813_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1825 = add i16 %sext_ln818_481, i16 %sext_ln818_500"   --->   Operation 7091 'add' 'add_ln813_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7092 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1826 = add i16 %add_ln813_1825, i16 %sext_ln813_367"   --->   Operation 7092 'add' 'add_ln813_1826' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7093 [1/1] (0.77ns)   --->   "%add_ln813_1828 = add i16 %sext_ln818_536, i16 %sext_ln818_552"   --->   Operation 7093 'add' 'add_ln813_1828' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1830 = add i16 %sext_ln818_567, i16 %sext_ln818_577"   --->   Operation 7094 'add' 'add_ln813_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7095 [1/1] (0.75ns)   --->   "%add_ln813_1831 = add i14 %sext_ln17_412, i14 %sext_ln17_432"   --->   Operation 7095 'add' 'add_ln813_1831' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7096 [1/1] (0.00ns)   --->   "%sext_ln813_368 = sext i14 %add_ln813_1831"   --->   Operation 7096 'sext' 'sext_ln813_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1832 = add i16 %sext_ln813_368, i16 %add_ln813_1830"   --->   Operation 7097 'add' 'add_ln813_1832' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1835 = add i16 %sext_ln818_626, i16 %sext_ln818_639"   --->   Operation 7098 'add' 'add_ln813_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7099 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1836 = add i16 %add_ln813_1835, i16 %sext_ln818_612"   --->   Operation 7099 'add' 'add_ln813_1836' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7100 [1/1] (0.75ns)   --->   "%add_ln813_1837 = add i14 %sext_ln17_477, i14 %sext_ln17_482"   --->   Operation 7100 'add' 'add_ln813_1837' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7101 [1/1] (0.00ns)   --->   "%sext_ln813_369 = sext i14 %add_ln813_1837"   --->   Operation 7101 'sext' 'sext_ln813_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1838 = add i15 %sext_ln17_492, i15 %sext_ln17_507"   --->   Operation 7102 'add' 'add_ln813_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7103 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1839 = add i15 %add_ln813_1838, i15 %sext_ln813_369"   --->   Operation 7103 'add' 'add_ln813_1839' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7104 [1/1] (0.76ns)   --->   "%add_ln813_1841 = add i15 %sext_ln17_518, i15 %sext_ln17_525"   --->   Operation 7104 'add' 'add_ln813_1841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7105 [1/1] (0.78ns)   --->   "%add_ln813_1842 = add i16 %mult_V_1461, i16 %sext_ln818_760"   --->   Operation 7105 'add' 'add_ln813_1842' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7106 [1/1] (0.75ns)   --->   "%add_ln813_1844 = add i14 %sext_ln17_562, i14 %sext_ln17_576"   --->   Operation 7106 'add' 'add_ln813_1844' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7107 [1/1] (0.00ns)   --->   "%sext_ln813_372 = sext i14 %add_ln813_1844"   --->   Operation 7107 'sext' 'sext_ln813_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7108 [1/1] (0.76ns)   --->   "%add_ln813_1845 = add i15 %sext_ln17_586, i15 %sext_ln17_601"   --->   Operation 7108 'add' 'add_ln813_1845' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7109 [1/1] (0.00ns)   --->   "%sext_ln813_373 = sext i15 %add_ln813_1845"   --->   Operation 7109 'sext' 'sext_ln813_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7110 [1/1] (0.77ns)   --->   "%add_ln813_1846 = add i16 %sext_ln813_373, i16 %sext_ln813_372"   --->   Operation 7110 'add' 'add_ln813_1846' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7111 [1/1] (0.76ns)   --->   "%add_ln813_1850 = add i15 %sext_ln17_624, i15 %sext_ln17_636"   --->   Operation 7111 'add' 'add_ln813_1850' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7112 [1/1] (0.00ns)   --->   "%sext_ln813_374 = sext i15 %add_ln813_1850"   --->   Operation 7112 'sext' 'sext_ln813_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1851 = add i16 %sext_ln813_374, i16 %sext_ln818_826"   --->   Operation 7113 'add' 'add_ln813_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7114 [1/1] (0.73ns)   --->   "%add_ln813_1852 = add i12 %sext_ln17_647, i12 %sext_ln17_664"   --->   Operation 7114 'add' 'add_ln813_1852' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7115 [1/1] (0.00ns)   --->   "%sext_ln813_375 = sext i12 %add_ln813_1852"   --->   Operation 7115 'sext' 'sext_ln813_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1853 = add i16 %sext_ln818_884, i16 %mult_V_1793"   --->   Operation 7116 'add' 'add_ln813_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1854 = add i16 %add_ln813_1853, i16 %sext_ln813_375"   --->   Operation 7117 'add' 'add_ln813_1854' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7118 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1855 = add i16 %add_ln813_1854, i16 %add_ln813_1851"   --->   Operation 7118 'add' 'add_ln813_1855' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7119 [1/1] (0.76ns)   --->   "%add_ln813_1856 = add i15 %sext_ln17_719, i15 %sext_ln17_740"   --->   Operation 7119 'add' 'add_ln813_1856' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1858 = add i16 %sext_ln818_985, i16 %sext_ln818_996"   --->   Operation 7120 'add' 'add_ln813_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7121 [1/1] (0.77ns)   --->   "%add_ln813_1859 = add i16 %sext_ln818_1009, i16 %sext_ln818_1020"   --->   Operation 7121 'add' 'add_ln813_1859' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7122 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1860 = add i16 %add_ln813_1859, i16 %add_ln813_1858"   --->   Operation 7122 'add' 'add_ln813_1860' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7123 [1/1] (0.76ns)   --->   "%add_ln813_1863 = add i15 %sext_ln17_821, i15 %sext_ln17_831"   --->   Operation 7123 'add' 'add_ln813_1863' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7124 [1/1] (0.00ns)   --->   "%sext_ln813_377 = sext i15 %add_ln813_1863"   --->   Operation 7124 'sext' 'sext_ln813_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7125 [1/1] (0.77ns)   --->   "%add_ln813_1864 = add i16 %sext_ln813_377, i16 %sext_ln818_1040"   --->   Operation 7125 'add' 'add_ln813_1864' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7126 [1/1] (0.76ns)   --->   "%add_ln813_1865 = add i15 %sext_ln17_844, i15 %sext_ln17_856"   --->   Operation 7126 'add' 'add_ln813_1865' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7127 [1/1] (0.00ns)   --->   "%sext_ln813_378 = sext i15 %add_ln813_1865"   --->   Operation 7127 'sext' 'sext_ln813_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1866 = add i16 %sext_ln818_1134, i16 %sext_ln818_1162"   --->   Operation 7128 'add' 'add_ln813_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7129 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1867 = add i16 %add_ln813_1866, i16 %sext_ln813_378"   --->   Operation 7129 'add' 'add_ln813_1867' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7130 [1/1] (0.77ns)   --->   "%add_ln813_1869 = add i16 %sext_ln818_1179, i16 %sext_ln818_1189"   --->   Operation 7130 'add' 'add_ln813_1869' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7131 [1/1] (0.76ns)   --->   "%add_ln813_1870 = add i15 %sext_ln17_936, i15 %sext_ln17_949"   --->   Operation 7131 'add' 'add_ln813_1870' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7132 [1/1] (0.75ns)   --->   "%add_ln813_1872 = add i14 %sext_ln17_961, i14 %sext_ln17_972"   --->   Operation 7132 'add' 'add_ln813_1872' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7133 [1/1] (0.00ns)   --->   "%sext_ln813_380 = sext i14 %add_ln813_1872"   --->   Operation 7133 'sext' 'sext_ln813_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7134 [1/1] (0.75ns)   --->   "%add_ln813_1873 = add i14 %sext_ln17_993, i14 203"   --->   Operation 7134 'add' 'add_ln813_1873' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7135 [1/1] (0.00ns)   --->   "%sext_ln813_381 = sext i14 %add_ln813_1873"   --->   Operation 7135 'sext' 'sext_ln813_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7136 [1/1] (0.76ns)   --->   "%add_ln813_1874 = add i15 %sext_ln813_381, i15 %sext_ln813_380"   --->   Operation 7136 'add' 'add_ln813_1874' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1879 = add i16 %sext_ln818_443, i16 %sext_ln818_451"   --->   Operation 7137 'add' 'add_ln813_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1880 = add i16 %add_ln813_1879, i16 %sext_ln818_429"   --->   Operation 7138 'add' 'add_ln813_1880' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1881 = add i16 %sext_ln818_457, i16 %mult_V_972"   --->   Operation 7139 'add' 'add_ln813_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7140 [1/1] (0.78ns)   --->   "%add_ln813_1882 = add i16 %mult_V_998, i16 %sext_ln818_520"   --->   Operation 7140 'add' 'add_ln813_1882' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7141 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1883 = add i16 %add_ln813_1882, i16 %add_ln813_1881"   --->   Operation 7141 'add' 'add_ln813_1883' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7142 [1/1] (0.77ns)   --->   "%add_ln813_1885 = add i16 %sext_ln818_553, i16 %sext_ln818_578"   --->   Operation 7142 'add' 'add_ln813_1885' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1887 = add i16 %sext_ln818_588, i16 %sext_ln818_596"   --->   Operation 7143 'add' 'add_ln813_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7144 [1/1] (0.78ns)   --->   "%add_ln813_1888 = add i16 %mult_V_1204, i16 %sext_ln818_613"   --->   Operation 7144 'add' 'add_ln813_1888' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1889 = add i16 %add_ln813_1888, i16 %add_ln813_1887"   --->   Operation 7145 'add' 'add_ln813_1889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7146 [1/1] (0.75ns)   --->   "%add_ln813_1892 = add i14 %sext_ln17_471, i14 %sext_ln17_478"   --->   Operation 7146 'add' 'add_ln813_1892' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7147 [1/1] (0.00ns)   --->   "%sext_ln813_383 = sext i14 %add_ln813_1892"   --->   Operation 7147 'sext' 'sext_ln813_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7148 [1/1] (0.77ns)   --->   "%add_ln813_1893 = add i16 %sext_ln813_383, i16 %sext_ln818_627"   --->   Operation 7148 'add' 'add_ln813_1893' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7149 [1/1] (0.73ns)   --->   "%add_ln813_1894 = add i12 %sext_ln17_483, i12 %sext_ln17_493"   --->   Operation 7149 'add' 'add_ln813_1894' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7150 [1/1] (0.00ns)   --->   "%sext_ln813_384 = sext i12 %add_ln813_1894"   --->   Operation 7150 'sext' 'sext_ln813_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7151 [1/1] (0.76ns)   --->   "%add_ln813_1895 = add i15 %sext_ln17_508, i15 %sext_ln17_519"   --->   Operation 7151 'add' 'add_ln813_1895' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7152 [1/1] (0.00ns)   --->   "%sext_ln813_385 = sext i15 %add_ln813_1895"   --->   Operation 7152 'sext' 'sext_ln813_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7153 [1/1] (0.77ns)   --->   "%add_ln813_1896 = add i16 %sext_ln813_385, i16 %sext_ln813_384"   --->   Operation 7153 'add' 'add_ln813_1896' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7154 [1/1] (0.78ns)   --->   "%add_ln813_1898 = add i16 %mult_V_1432, i16 %sext_ln818_746"   --->   Operation 7154 'add' 'add_ln813_1898' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7155 [1/1] (0.77ns)   --->   "%add_ln813_1899 = add i16 %sext_ln818_761, i16 %sext_ln818_775"   --->   Operation 7155 'add' 'add_ln813_1899' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7156 [1/1] (0.76ns)   --->   "%add_ln813_1901 = add i15 %sext_ln17_577, i15 %sext_ln17_587"   --->   Operation 7156 'add' 'add_ln813_1901' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7157 [1/1] (0.00ns)   --->   "%sext_ln813_386 = sext i15 %add_ln813_1901"   --->   Operation 7157 'sext' 'sext_ln813_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7158 [1/1] (0.76ns)   --->   "%add_ln813_1902 = add i15 %sext_ln17_596, i15 %sext_ln17_609"   --->   Operation 7158 'add' 'add_ln813_1902' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7159 [1/1] (0.00ns)   --->   "%sext_ln813_387 = sext i15 %add_ln813_1902"   --->   Operation 7159 'sext' 'sext_ln813_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7160 [1/1] (0.77ns)   --->   "%add_ln813_1903 = add i16 %sext_ln813_387, i16 %sext_ln813_386"   --->   Operation 7160 'add' 'add_ln813_1903' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7161 [1/1] (0.76ns)   --->   "%add_ln813_1907 = add i15 %sext_ln17_648, i15 %sext_ln17_660"   --->   Operation 7161 'add' 'add_ln813_1907' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1909 = add i16 %sext_ln818_885, i16 %sext_ln818_911"   --->   Operation 7162 'add' 'add_ln813_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7163 [1/1] (0.74ns)   --->   "%add_ln813_1910 = add i13 %sext_ln17_707, i13 %sext_ln17_734"   --->   Operation 7163 'add' 'add_ln813_1910' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7164 [1/1] (0.00ns)   --->   "%sext_ln813_389 = sext i13 %add_ln813_1910"   --->   Operation 7164 'sext' 'sext_ln813_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1911 = add i16 %sext_ln813_389, i16 %add_ln813_1909"   --->   Operation 7165 'add' 'add_ln813_1911' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7166 [1/1] (0.78ns)   --->   "%add_ln813_1913 = add i16 %sext_ln818_986, i16 %mult_V_1965"   --->   Operation 7166 'add' 'add_ln813_1913' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7167 [1/1] (0.76ns)   --->   "%add_ln813_1915 = add i15 %sext_ln17_785, i15 %sext_ln17_795"   --->   Operation 7167 'add' 'add_ln813_1915' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7168 [1/1] (0.00ns)   --->   "%sext_ln813_390 = sext i15 %add_ln813_1915"   --->   Operation 7168 'sext' 'sext_ln813_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7169 [1/1] (0.76ns)   --->   "%add_ln813_1916 = add i15 %sext_ln17_805, i15 %sext_ln17_814"   --->   Operation 7169 'add' 'add_ln813_1916' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7170 [1/1] (0.00ns)   --->   "%sext_ln813_391 = sext i15 %add_ln813_1916"   --->   Operation 7170 'sext' 'sext_ln813_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7171 [1/1] (0.77ns)   --->   "%add_ln813_1917 = add i16 %sext_ln813_391, i16 %sext_ln813_390"   --->   Operation 7171 'add' 'add_ln813_1917' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1920 = add i16 %sext_ln818_1088, i16 %sext_ln818_1101"   --->   Operation 7172 'add' 'add_ln813_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7173 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1921 = add i16 %add_ln813_1920, i16 %mult_V_2099"   --->   Operation 7173 'add' 'add_ln813_1921' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1922 = add i16 %sext_ln818_1115, i16 %mult_V_2212"   --->   Operation 7174 'add' 'add_ln813_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7175 [1/1] (0.75ns)   --->   "%add_ln813_1923 = add i14 %sext_ln17_880, i14 %sext_ln17_894"   --->   Operation 7175 'add' 'add_ln813_1923' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7176 [1/1] (0.00ns)   --->   "%sext_ln813_392 = sext i14 %add_ln813_1923"   --->   Operation 7176 'sext' 'sext_ln813_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1924 = add i16 %sext_ln813_392, i16 %add_ln813_1922"   --->   Operation 7177 'add' 'add_ln813_1924' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7178 [1/1] (0.78ns)   --->   "%add_ln813_1926 = add i16 %mult_V_2305, i16 %sext_ln818_1190"   --->   Operation 7178 'add' 'add_ln813_1926' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7179 [1/1] (0.75ns)   --->   "%add_ln813_1927 = add i14 %sext_ln17_952, i14 %sext_ln17_978"   --->   Operation 7179 'add' 'add_ln813_1927' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7180 [1/1] (0.00ns)   --->   "%sext_ln813_393 = sext i14 %add_ln813_1927"   --->   Operation 7180 'sext' 'sext_ln813_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1928 = add i16 %sext_ln813_393, i16 %add_ln813_1926"   --->   Operation 7181 'add' 'add_ln813_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1929 = add i15 %sext_ln17_994, i15 39"   --->   Operation 7182 'add' 'add_ln813_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7183 [1/1] (0.70ns)   --->   "%add_ln813_1930 = add i7 %sext_ln17_22, i7 %sext_ln17_59"   --->   Operation 7183 'add' 'add_ln813_1930' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7184 [1/1] (0.00ns)   --->   "%sext_ln813_394 = sext i7 %add_ln813_1930"   --->   Operation 7184 'sext' 'sext_ln813_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7185 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1931 = add i15 %sext_ln813_394, i15 %add_ln813_1929"   --->   Operation 7185 'add' 'add_ln813_1931' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7186 [1/1] (0.00ns)   --->   "%sext_ln813_395 = sext i15 %add_ln813_1931"   --->   Operation 7186 'sext' 'sext_ln813_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1932 = add i16 %sext_ln813_395, i16 %add_ln813_1928"   --->   Operation 7187 'add' 'add_ln813_1932' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1936 = add i16 %sext_ln818_444, i16 %sext_ln818_452"   --->   Operation 7188 'add' 'add_ln813_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1937 = add i16 %add_ln813_1936, i16 %sext_ln818_430"   --->   Operation 7189 'add' 'add_ln813_1937' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7190 [1/1] (0.74ns)   --->   "%add_ln813_1938 = add i13 %sext_ln17_302, i13 %sext_ln17_315"   --->   Operation 7190 'add' 'add_ln813_1938' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7191 [1/1] (0.00ns)   --->   "%sext_ln813_396 = sext i13 %add_ln813_1938"   --->   Operation 7191 'sext' 'sext_ln813_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1939 = add i16 %mult_V_973, i16 %sext_ln818_501"   --->   Operation 7192 'add' 'add_ln813_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7193 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1940 = add i16 %add_ln813_1939, i16 %sext_ln813_396"   --->   Operation 7193 'add' 'add_ln813_1940' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7194 [1/1] (0.77ns)   --->   "%add_ln813_1942 = add i16 %sext_ln818_537, i16 %sext_ln818_554"   --->   Operation 7194 'add' 'add_ln813_1942' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7195 [1/1] (0.76ns)   --->   "%add_ln813_1944 = add i15 %sext_ln17_370, i15 %sext_ln17_384"   --->   Operation 7195 'add' 'add_ln813_1944' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7196 [1/1] (0.00ns)   --->   "%sext_ln813_397 = sext i15 %add_ln813_1944"   --->   Operation 7196 'sext' 'sext_ln813_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1945 = add i16 %sext_ln818_597, i16 %sext_ln818_614"   --->   Operation 7197 'add' 'add_ln813_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1946 = add i16 %add_ln813_1945, i16 %sext_ln813_397"   --->   Operation 7198 'add' 'add_ln813_1946' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1949 = add i16 %sext_ln818_640, i16 %sext_ln818_653"   --->   Operation 7199 'add' 'add_ln813_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1950 = add i16 %add_ln813_1949, i16 %sext_ln818_628"   --->   Operation 7200 'add' 'add_ln813_1950' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7201 [1/1] (0.76ns)   --->   "%add_ln813_1951 = add i15 %sext_ln17_484, i15 %sext_ln17_496"   --->   Operation 7201 'add' 'add_ln813_1951' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7202 [1/1] (0.00ns)   --->   "%sext_ln813_398 = sext i15 %add_ln813_1951"   --->   Operation 7202 'sext' 'sext_ln813_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1952 = add i16 %sext_ln818_697, i16 %sext_ln818_711"   --->   Operation 7203 'add' 'add_ln813_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7204 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1953 = add i16 %add_ln813_1952, i16 %sext_ln813_398"   --->   Operation 7204 'add' 'add_ln813_1953' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7205 [1/1] (0.76ns)   --->   "%add_ln813_1955 = add i15 %sext_ln17_535, i15 %sext_ln17_547"   --->   Operation 7205 'add' 'add_ln813_1955' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7206 [1/1] (0.76ns)   --->   "%add_ln813_1957 = add i15 %sext_ln17_563, i15 %sext_ln17_575"   --->   Operation 7206 'add' 'add_ln813_1957' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7207 [1/1] (0.00ns)   --->   "%sext_ln813_400 = sext i15 %add_ln813_1957"   --->   Operation 7207 'sext' 'sext_ln813_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1958 = add i16 %mult_V_1574, i16 %mult_V_1602"   --->   Operation 7208 'add' 'add_ln813_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1959 = add i16 %add_ln813_1958, i16 %sext_ln813_400"   --->   Operation 7209 'add' 'add_ln813_1959' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7210 [1/1] (0.78ns)   --->   "%add_ln813_1963 = add i16 %mult_V_1673, i16 %sext_ln818_856"   --->   Operation 7210 'add' 'add_ln813_1963' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7211 [1/1] (0.76ns)   --->   "%add_ln813_1965 = add i15 %sext_ln17_671, i15 %sext_ln17_681"   --->   Operation 7211 'add' 'add_ln813_1965' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7212 [1/1] (0.00ns)   --->   "%sext_ln813_401 = sext i15 %add_ln813_1965"   --->   Operation 7212 'sext' 'sext_ln813_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7213 [1/1] (0.76ns)   --->   "%add_ln813_1966 = add i15 %sext_ln17_693, i15 %sext_ln17_720"   --->   Operation 7213 'add' 'add_ln813_1966' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7214 [1/1] (0.00ns)   --->   "%sext_ln813_402 = sext i15 %add_ln813_1966"   --->   Operation 7214 'sext' 'sext_ln813_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7215 [1/1] (0.77ns)   --->   "%add_ln813_1967 = add i16 %sext_ln813_402, i16 %sext_ln813_401"   --->   Operation 7215 'add' 'add_ln813_1967' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7216 [1/1] (0.76ns)   --->   "%add_ln813_1969 = add i15 %sext_ln17_740, i15 %sext_ln17_760"   --->   Operation 7216 'add' 'add_ln813_1969' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7217 [1/1] (0.76ns)   --->   "%add_ln813_1971 = add i15 %sext_ln17_773, i15 %sext_ln17_786"   --->   Operation 7217 'add' 'add_ln813_1971' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7218 [1/1] (0.00ns)   --->   "%sext_ln813_404 = sext i15 %add_ln813_1971"   --->   Operation 7218 'sext' 'sext_ln813_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1972 = add i16 %sext_ln818_1024, i16 %sext_ln818_1056"   --->   Operation 7219 'add' 'add_ln813_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1973 = add i16 %add_ln813_1972, i16 %sext_ln813_404"   --->   Operation 7220 'add' 'add_ln813_1973' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7221 [1/1] (0.75ns)   --->   "%add_ln813_1976 = add i14 %sext_ln17_832, i14 %sext_ln17_845"   --->   Operation 7221 'add' 'add_ln813_1976' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7222 [1/1] (0.00ns)   --->   "%sext_ln813_405 = sext i14 %add_ln813_1976"   --->   Operation 7222 'sext' 'sext_ln813_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7223 [1/1] (0.77ns)   --->   "%add_ln813_1977 = add i16 %sext_ln813_405, i16 %sext_ln818_1073"   --->   Operation 7223 'add' 'add_ln813_1977' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1978 = add i16 %sext_ln818_1116, i16 %sext_ln818_1135"   --->   Operation 7224 'add' 'add_ln813_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7225 [1/1] (0.77ns)   --->   "%add_ln813_1979 = add i16 %sext_ln818_1146, i16 %sext_ln818_1180"   --->   Operation 7225 'add' 'add_ln813_1979' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1980 = add i16 %add_ln813_1979, i16 %add_ln813_1978"   --->   Operation 7226 'add' 'add_ln813_1980' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7227 [1/1] (0.76ns)   --->   "%add_ln813_1982 = add i15 %sext_ln17_921, i15 %sext_ln17_937"   --->   Operation 7227 'add' 'add_ln813_1982' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7228 [1/1] (0.00ns)   --->   "%sext_ln813_406 = sext i15 %add_ln813_1982"   --->   Operation 7228 'sext' 'sext_ln813_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7229 [1/1] (0.77ns)   --->   "%add_ln813_1983 = add i16 %sext_ln818_1215, i16 %sext_ln818_1227"   --->   Operation 7229 'add' 'add_ln813_1983' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1984 = add i16 %add_ln813_1983, i16 %sext_ln813_406"   --->   Operation 7230 'add' 'add_ln813_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1985 = add i16 %mult_V_2436, i16 %sext_ln818_1243"   --->   Operation 7231 'add' 'add_ln813_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7232 [1/1] (0.75ns)   --->   "%add_ln813_1986 = add i14 %sext_ln17_56, i14 185"   --->   Operation 7232 'add' 'add_ln813_1986' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7233 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i14 %add_ln813_1986"   --->   Operation 7233 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1987 = add i16 %sext_ln813_27, i16 %add_ln813_1985"   --->   Operation 7234 'add' 'add_ln813_1987' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1988 = add i16 %add_ln813_1987, i16 %add_ln813_1984"   --->   Operation 7235 'add' 'add_ln813_1988' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1992 = add i14 %sext_ln17_274, i14 %sext_ln17_304"   --->   Operation 7236 'add' 'add_ln813_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7237 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1993 = add i14 %add_ln813_1992, i14 %sext_ln17_258"   --->   Operation 7237 'add' 'add_ln813_1993' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1994 = add i16 %sext_ln818_487, i16 %sext_ln818_503"   --->   Operation 7238 'add' 'add_ln813_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7239 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1995 = add i16 %add_ln813_1994, i16 %sext_ln818_470"   --->   Operation 7239 'add' 'add_ln813_1995' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1997 = add i15 %sext_ln17_349, i15 %sext_ln17_359"   --->   Operation 7240 'add' 'add_ln813_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7241 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1998 = add i15 %add_ln813_1997, i15 %sext_ln17_341"   --->   Operation 7241 'add' 'add_ln813_1998' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1999 = add i15 %sext_ln17_372, i15 %sext_ln17_386"   --->   Operation 7242 'add' 'add_ln813_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7243 [1/1] (0.74ns)   --->   "%add_ln813_2000 = add i13 %sext_ln17_402, i13 %sext_ln17_417"   --->   Operation 7243 'add' 'add_ln813_2000' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7244 [1/1] (0.00ns)   --->   "%sext_ln813_409 = sext i13 %add_ln813_2000"   --->   Operation 7244 'sext' 'sext_ln813_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7245 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2001 = add i15 %sext_ln813_409, i15 %add_ln813_1999"   --->   Operation 7245 'add' 'add_ln813_2001' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2004 = add i16 %sext_ln818_629, i16 %sext_ln818_654"   --->   Operation 7246 'add' 'add_ln813_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2005 = add i16 %add_ln813_2004, i16 %sext_ln818_615"   --->   Operation 7247 'add' 'add_ln813_2005' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7248 [1/1] (0.75ns)   --->   "%add_ln813_2006 = add i14 %sext_ln17_485, i14 %sext_ln17_510"   --->   Operation 7248 'add' 'add_ln813_2006' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7249 [1/1] (0.00ns)   --->   "%sext_ln813_411 = sext i14 %add_ln813_2006"   --->   Operation 7249 'sext' 'sext_ln813_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2007 = add i16 %sext_ln818_730, i16 %sext_ln818_748"   --->   Operation 7250 'add' 'add_ln813_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2008 = add i16 %add_ln813_2007, i16 %sext_ln813_411"   --->   Operation 7251 'add' 'add_ln813_2008' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7252 [1/1] (0.77ns)   --->   "%add_ln813_2010 = add i16 %sext_ln818_777, i16 %sext_ln818_792"   --->   Operation 7252 'add' 'add_ln813_2010' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7253 [1/1] (0.76ns)   --->   "%add_ln813_2012 = add i15 %sext_ln17_588, i15 %sext_ln17_610"   --->   Operation 7253 'add' 'add_ln813_2012' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7254 [1/1] (0.00ns)   --->   "%sext_ln813_412 = sext i15 %add_ln813_2012"   --->   Operation 7254 'sext' 'sext_ln813_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2013 = add i16 %sext_ln818_838, i16 %sext_ln818_868"   --->   Operation 7255 'add' 'add_ln813_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7256 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2014 = add i16 %add_ln813_2013, i16 %sext_ln813_412"   --->   Operation 7256 'add' 'add_ln813_2014' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7257 [1/1] (0.77ns)   --->   "%add_ln813_2018 = add i16 %sext_ln818_899, i16 %sext_ln818_912"   --->   Operation 7257 'add' 'add_ln813_2018' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7258 [1/1] (0.76ns)   --->   "%add_ln813_2020 = add i15 %sext_ln17_702, i15 %sext_ln17_708"   --->   Operation 7258 'add' 'add_ln813_2020' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7259 [1/1] (0.00ns)   --->   "%sext_ln813_413 = sext i15 %add_ln813_2020"   --->   Operation 7259 'sext' 'sext_ln813_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2021 = add i16 %sext_ln818_955, i16 %sext_ln818_968"   --->   Operation 7260 'add' 'add_ln813_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7261 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2022 = add i16 %add_ln813_2021, i16 %sext_ln813_413"   --->   Operation 7261 'add' 'add_ln813_2022' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7262 [1/1] (0.76ns)   --->   "%add_ln813_2024 = add i15 %sext_ln17_761, i15 %sext_ln17_787"   --->   Operation 7262 'add' 'add_ln813_2024' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2026 = add i16 %sext_ln818_1026, i16 %sext_ln818_1074"   --->   Operation 7263 'add' 'add_ln813_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7264 [1/1] (0.77ns)   --->   "%add_ln813_2027 = add i16 %sext_ln818_1089, i16 %sext_ln818_1103"   --->   Operation 7264 'add' 'add_ln813_2027' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7265 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2028 = add i16 %add_ln813_2027, i16 %add_ln813_2026"   --->   Operation 7265 'add' 'add_ln813_2028' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7266 [1/1] (0.76ns)   --->   "%add_ln813_2031 = add i15 %sext_ln17_867, i15 %sext_ln17_875"   --->   Operation 7266 'add' 'add_ln813_2031' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7267 [1/1] (0.00ns)   --->   "%sext_ln813_415 = sext i15 %add_ln813_2031"   --->   Operation 7267 'sext' 'sext_ln813_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7268 [1/1] (0.77ns)   --->   "%add_ln813_2032 = add i16 %sext_ln813_415, i16 %sext_ln818_1118"   --->   Operation 7268 'add' 'add_ln813_2032' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7269 [1/1] (0.73ns)   --->   "%add_ln813_2033 = add i12 %sext_ln17_881, i12 %sext_ln17_895"   --->   Operation 7269 'add' 'add_ln813_2033' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7270 [1/1] (0.00ns)   --->   "%sext_ln813_416 = sext i12 %add_ln813_2033"   --->   Operation 7270 'sext' 'sext_ln813_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2034 = add i15 %sext_ln17_908, i15 %sext_ln17_939"   --->   Operation 7271 'add' 'add_ln813_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7272 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2035 = add i15 %add_ln813_2034, i15 %sext_ln813_416"   --->   Operation 7272 'add' 'add_ln813_2035' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7273 [1/1] (0.76ns)   --->   "%add_ln813_2037 = add i15 %sext_ln17_962, i15 %sext_ln17_995"   --->   Operation 7273 'add' 'add_ln813_2037' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7274 [1/1] (0.00ns)   --->   "%sext_ln813_418 = sext i15 %add_ln813_2037"   --->   Operation 7274 'sext' 'sext_ln813_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2038 = add i16 %sext_ln813_418, i16 %sext_ln818_1216"   --->   Operation 7275 'add' 'add_ln813_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7276 [1/1] (0.70ns)   --->   "%add_ln813_2039 = add i7 %sext_ln17_18, i7 %sext_ln17_29"   --->   Operation 7276 'add' 'add_ln813_2039' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7277 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i7 %add_ln813_2039"   --->   Operation 7277 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7278 [1/1] (0.70ns)   --->   "%add_ln813_2040 = add i7 %sext_ln17_37, i7 1"   --->   Operation 7278 'add' 'add_ln813_2040' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7279 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i7 %add_ln813_2040"   --->   Operation 7279 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7280 [1/1] (0.70ns)   --->   "%add_ln813_2041 = add i8 %sext_ln813_29, i8 %sext_ln813_28"   --->   Operation 7280 'add' 'add_ln813_2041' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7281 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i8 %add_ln813_2041"   --->   Operation 7281 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7282 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2042 = add i16 %sext_ln813_30, i16 %add_ln813_2038"   --->   Operation 7282 'add' 'add_ln813_2042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7283 [1/1] (0.76ns)   --->   "%add_ln813_2046 = add i15 %sext_ln17_259, i15 %sext_ln17_275"   --->   Operation 7283 'add' 'add_ln813_2046' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2047 = add i16 %sext_ln818_459, i16 %sext_ln818_471"   --->   Operation 7284 'add' 'add_ln813_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7285 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2048 = add i16 %add_ln813_2047, i16 %sext_ln818_450"   --->   Operation 7285 'add' 'add_ln813_2048' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7286 [1/1] (0.77ns)   --->   "%add_ln813_2050 = add i16 %sext_ln818_522, i16 %sext_ln818_538"   --->   Operation 7286 'add' 'add_ln813_2050' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2051 = add i16 %add_ln813_2050, i16 %sext_ln818_504"   --->   Operation 7287 'add' 'add_ln813_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2052 = add i15 %sext_ln17_376, i15 %sext_ln17_403"   --->   Operation 7288 'add' 'add_ln813_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7289 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2053 = add i15 %add_ln813_2052, i15 %sext_ln17_354"   --->   Operation 7289 'add' 'add_ln813_2053' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7290 [1/1] (0.00ns)   --->   "%sext_ln813_420 = sext i15 %add_ln813_2053"   --->   Operation 7290 'sext' 'sext_ln813_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7291 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2054 = add i16 %sext_ln813_420, i16 %add_ln813_2051"   --->   Operation 7291 'add' 'add_ln813_2054' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2056 = add i16 %sext_ln818_604, i16 %sext_ln818_616"   --->   Operation 7292 'add' 'add_ln813_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7293 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2057 = add i16 %add_ln813_2056, i16 %sext_ln818_598"   --->   Operation 7293 'add' 'add_ln813_2057' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2058 = add i16 %sext_ln818_655, i16 %sext_ln818_673"   --->   Operation 7294 'add' 'add_ln813_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7295 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2059 = add i16 %add_ln813_2058, i16 %sext_ln818_642"   --->   Operation 7295 'add' 'add_ln813_2059' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7296 [1/1] (0.77ns)   --->   "%add_ln813_2061 = add i16 %sext_ln818_698, i16 %sext_ln818_764"   --->   Operation 7296 'add' 'add_ln813_2061' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2062 = add i16 %add_ln813_2061, i16 %sext_ln818_688"   --->   Operation 7297 'add' 'add_ln813_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2063 = add i16 %sext_ln818_803, i16 %sext_ln818_827"   --->   Operation 7298 'add' 'add_ln813_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7299 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2064 = add i16 %add_ln813_2063, i16 %sext_ln818_778"   --->   Operation 7299 'add' 'add_ln813_2064' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2065 = add i16 %add_ln813_2064, i16 %add_ln813_2062"   --->   Operation 7300 'add' 'add_ln813_2065' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7301 [1/1] (0.74ns)   --->   "%add_ln813_2068 = add i13 %sext_ln17_649, i13 %sext_ln17_665"   --->   Operation 7301 'add' 'add_ln813_2068' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7302 [1/1] (0.00ns)   --->   "%sext_ln813_421 = sext i13 %add_ln813_2068"   --->   Operation 7302 'sext' 'sext_ln813_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7303 [1/1] (0.76ns)   --->   "%add_ln813_2069 = add i15 %sext_ln813_421, i15 %sext_ln17_637"   --->   Operation 7303 'add' 'add_ln813_2069' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7304 [1/1] (0.77ns)   --->   "%add_ln813_2070 = add i16 %sext_ln818_900, i16 %sext_ln818_913"   --->   Operation 7304 'add' 'add_ln813_2070' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7305 [1/1] (0.76ns)   --->   "%add_ln813_2073 = add i15 %sext_ln17_709, i15 %sext_ln17_721"   --->   Operation 7305 'add' 'add_ln813_2073' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7306 [1/1] (0.00ns)   --->   "%sext_ln813_423 = sext i15 %add_ln813_2073"   --->   Operation 7306 'sext' 'sext_ln813_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2074 = add i16 %sext_ln813_423, i16 %sext_ln818_931"   --->   Operation 7307 'add' 'add_ln813_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2075 = add i16 %sext_ln818_1011, i16 %sext_ln818_1042"   --->   Operation 7308 'add' 'add_ln813_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7309 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2076 = add i16 %add_ln813_2075, i16 %sext_ln818_989"   --->   Operation 7309 'add' 'add_ln813_2076' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7310 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2077 = add i16 %add_ln813_2076, i16 %add_ln813_2074"   --->   Operation 7310 'add' 'add_ln813_2077' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7311 [1/1] (0.75ns)   --->   "%add_ln813_2079 = add i14 %sext_ln17_823, i14 %sext_ln17_857"   --->   Operation 7311 'add' 'add_ln813_2079' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7312 [1/1] (0.00ns)   --->   "%sext_ln813_424 = sext i14 %add_ln813_2079"   --->   Operation 7312 'sext' 'sext_ln813_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7313 [1/1] (0.76ns)   --->   "%add_ln813_2080 = add i15 %sext_ln813_424, i15 %sext_ln17_814"   --->   Operation 7313 'add' 'add_ln813_2080' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2081 = add i16 %sext_ln818_1174, i16 %sext_ln818_1182"   --->   Operation 7314 'add' 'add_ln813_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2082 = add i16 %add_ln813_2081, i16 %sext_ln818_1136"   --->   Operation 7315 'add' 'add_ln813_2082' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2084 = add i14 %sext_ln17_940, i14 %sext_ln17_964"   --->   Operation 7316 'add' 'add_ln813_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7317 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2085 = add i14 %add_ln813_2084, i14 %sext_ln17_922"   --->   Operation 7317 'add' 'add_ln813_2085' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7318 [1/1] (0.00ns)   --->   "%sext_ln813_426 = sext i14 %add_ln813_2085"   --->   Operation 7318 'sext' 'sext_ln813_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7319 [1/1] (0.70ns)   --->   "%add_ln813_2086 = add i8 %sext_ln17_989, i8 7"   --->   Operation 7319 'add' 'add_ln813_2086' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7320 [1/1] (0.00ns)   --->   "%sext_ln813_427 = sext i8 %add_ln813_2086"   --->   Operation 7320 'sext' 'sext_ln813_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2087 = add i15 %sext_ln813_427, i15 %sext_ln17_980"   --->   Operation 7321 'add' 'add_ln813_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7322 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2088 = add i15 %add_ln813_2087, i15 %sext_ln813_426"   --->   Operation 7322 'add' 'add_ln813_2088' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7323 [1/1] (0.76ns)   --->   "%add_ln813_2092 = add i15 %sext_ln17_276, i15 %sext_ln17_292"   --->   Operation 7323 'add' 'add_ln813_2092' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7324 [1/1] (0.00ns)   --->   "%sext_ln813_429 = sext i15 %add_ln813_2092"   --->   Operation 7324 'sext' 'sext_ln813_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7325 [1/1] (0.77ns)   --->   "%add_ln813_2093 = add i16 %sext_ln813_429, i16 %sext_ln818_431"   --->   Operation 7325 'add' 'add_ln813_2093' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2094 = add i16 %sext_ln818_460, i16 %sext_ln818_472"   --->   Operation 7326 'add' 'add_ln813_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7327 [1/1] (0.77ns)   --->   "%add_ln813_2095 = add i16 %sext_ln818_488, i16 %sext_ln818_505"   --->   Operation 7327 'add' 'add_ln813_2095' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7328 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2096 = add i16 %add_ln813_2095, i16 %add_ln813_2094"   --->   Operation 7328 'add' 'add_ln813_2096' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7329 [1/1] (0.77ns)   --->   "%add_ln813_2098 = add i16 %sext_ln818_523, i16 %sext_ln818_539"   --->   Operation 7329 'add' 'add_ln813_2098' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7330 [1/1] (0.77ns)   --->   "%add_ln813_2099 = add i16 %sext_ln818_555, i16 %sext_ln818_568"   --->   Operation 7330 'add' 'add_ln813_2099' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2100 = add i16 %add_ln813_2099, i16 %add_ln813_2098"   --->   Operation 7331 'add' 'add_ln813_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7332 [1/1] (0.75ns)   --->   "%add_ln813_2101 = add i14 %sext_ln17_387, i14 %sext_ln17_404"   --->   Operation 7332 'add' 'add_ln813_2101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7333 [1/1] (0.00ns)   --->   "%sext_ln813_430 = sext i14 %add_ln813_2101"   --->   Operation 7333 'sext' 'sext_ln813_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2102 = add i16 %sext_ln818_599, i16 %sext_ln818_617"   --->   Operation 7334 'add' 'add_ln813_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7335 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2103 = add i16 %add_ln813_2102, i16 %sext_ln813_430"   --->   Operation 7335 'add' 'add_ln813_2103' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7336 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2104 = add i16 %add_ln813_2103, i16 %add_ln813_2100"   --->   Operation 7336 'add' 'add_ln813_2104' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2106 = add i15 %sext_ln17_486, i15 %sext_ln17_498"   --->   Operation 7337 'add' 'add_ln813_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7338 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2107 = add i15 %add_ln813_2106, i15 %sext_ln17_472"   --->   Operation 7338 'add' 'add_ln813_2107' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2108 = add i16 %sext_ln818_699, i16 %sext_ln818_712"   --->   Operation 7339 'add' 'add_ln813_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7340 [1/1] (0.77ns)   --->   "%add_ln813_2109 = add i16 %sext_ln818_731, i16 %sext_ln818_749"   --->   Operation 7340 'add' 'add_ln813_2109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7341 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2110 = add i16 %add_ln813_2109, i16 %add_ln813_2108"   --->   Operation 7341 'add' 'add_ln813_2110' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7342 [1/1] (0.73ns)   --->   "%add_ln813_2112 = add i12 %sext_ln17_548, i12 %sext_ln17_564"   --->   Operation 7342 'add' 'add_ln813_2112' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7343 [1/1] (0.00ns)   --->   "%sext_ln813_432 = sext i12 %add_ln813_2112"   --->   Operation 7343 'sext' 'sext_ln813_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2113 = add i15 %sext_ln17_578, i15 %sext_ln17_589"   --->   Operation 7344 'add' 'add_ln813_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7345 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2114 = add i15 %add_ln813_2113, i15 %sext_ln813_432"   --->   Operation 7345 'add' 'add_ln813_2114' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7346 [1/1] (0.75ns)   --->   "%add_ln813_2115 = add i14 %sext_ln17_602, i14 %sext_ln17_611"   --->   Operation 7346 'add' 'add_ln813_2115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7347 [1/1] (0.77ns)   --->   "%add_ln813_2116 = add i16 %sext_ln818_839, i16 %sext_ln818_858"   --->   Operation 7347 'add' 'add_ln813_2116' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7348 [1/1] (0.76ns)   --->   "%add_ln813_2121 = add i15 %sext_ln17_674, i15 %sext_ln17_683"   --->   Operation 7348 'add' 'add_ln813_2121' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2123 = add i16 %sext_ln818_914, i16 %sext_ln818_932"   --->   Operation 7349 'add' 'add_ln813_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7350 [1/1] (0.78ns)   --->   "%add_ln813_2124 = add i16 %sext_ln818_943, i16 %mult_V_1877"   --->   Operation 7350 'add' 'add_ln813_2124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7351 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2125 = add i16 %add_ln813_2124, i16 %add_ln813_2123"   --->   Operation 7351 'add' 'add_ln813_2125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7352 [1/1] (0.76ns)   --->   "%add_ln813_2127 = add i15 %sext_ln17_735, i15 %sext_ln17_740"   --->   Operation 7352 'add' 'add_ln813_2127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7353 [1/1] (0.76ns)   --->   "%add_ln813_2128 = add i15 %sext_ln17_762, i15 %sext_ln17_774"   --->   Operation 7353 'add' 'add_ln813_2128' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7354 [1/1] (0.76ns)   --->   "%add_ln813_2130 = add i15 %sext_ln17_778, i15 %sext_ln17_796"   --->   Operation 7354 'add' 'add_ln813_2130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7355 [1/1] (0.00ns)   --->   "%sext_ln813_438 = sext i15 %add_ln813_2130"   --->   Operation 7355 'sext' 'sext_ln813_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7356 [1/1] (0.76ns)   --->   "%add_ln813_2131 = add i15 %sext_ln17_806, i15 %sext_ln17_815"   --->   Operation 7356 'add' 'add_ln813_2131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7357 [1/1] (0.00ns)   --->   "%sext_ln813_439 = sext i15 %add_ln813_2131"   --->   Operation 7357 'sext' 'sext_ln813_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7358 [1/1] (0.77ns)   --->   "%add_ln813_2132 = add i16 %sext_ln813_439, i16 %sext_ln813_438"   --->   Operation 7358 'add' 'add_ln813_2132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7359 [1/1] (0.76ns)   --->   "%add_ln813_2135 = add i15 %sext_ln17_834, i15 %sext_ln17_846"   --->   Operation 7359 'add' 'add_ln813_2135' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7360 [1/1] (0.00ns)   --->   "%sext_ln813_440 = sext i15 %add_ln813_2135"   --->   Operation 7360 'sext' 'sext_ln813_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7361 [1/1] (0.77ns)   --->   "%add_ln813_2136 = add i16 %sext_ln813_440, i16 %sext_ln818_1075"   --->   Operation 7361 'add' 'add_ln813_2136' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7362 [1/1] (0.73ns)   --->   "%add_ln813_2137 = add i12 %sext_ln17_858, i12 %sext_ln17_868"   --->   Operation 7362 'add' 'add_ln813_2137' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7363 [1/1] (0.00ns)   --->   "%sext_ln813_441 = sext i12 %add_ln813_2137"   --->   Operation 7363 'sext' 'sext_ln813_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2138 = add i15 %sext_ln17_876, i15 %sext_ln17_882"   --->   Operation 7364 'add' 'add_ln813_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7365 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2139 = add i15 %add_ln813_2138, i15 %sext_ln813_441"   --->   Operation 7365 'add' 'add_ln813_2139' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7366 [1/1] (0.76ns)   --->   "%add_ln813_2141 = add i15 %sext_ln17_896, i15 %sext_ln17_923"   --->   Operation 7366 'add' 'add_ln813_2141' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7367 [1/1] (0.00ns)   --->   "%sext_ln813_443 = sext i15 %add_ln813_2141"   --->   Operation 7367 'sext' 'sext_ln813_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7368 [1/1] (0.76ns)   --->   "%add_ln813_2142 = add i15 %sext_ln17_941, i15 %sext_ln17_954"   --->   Operation 7368 'add' 'add_ln813_2142' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7369 [1/1] (0.00ns)   --->   "%sext_ln813_444 = sext i15 %add_ln813_2142"   --->   Operation 7369 'sext' 'sext_ln813_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2143 = add i16 %sext_ln813_444, i16 %sext_ln813_443"   --->   Operation 7370 'add' 'add_ln813_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2144 = add i15 %sext_ln17_965, i15 %sext_ln17_981"   --->   Operation 7371 'add' 'add_ln813_2144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7372 [1/1] (0.73ns)   --->   "%add_ln813_2145 = add i12 %sext_ln17_61, i12 30"   --->   Operation 7372 'add' 'add_ln813_2145' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7373 [1/1] (0.00ns)   --->   "%sext_ln813_445 = sext i12 %add_ln813_2145"   --->   Operation 7373 'sext' 'sext_ln813_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7374 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2146 = add i15 %sext_ln813_445, i15 %add_ln813_2144"   --->   Operation 7374 'add' 'add_ln813_2146' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7375 [1/1] (0.00ns)   --->   "%sext_ln813_446 = sext i15 %add_ln813_2146"   --->   Operation 7375 'sext' 'sext_ln813_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7376 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2147 = add i16 %sext_ln813_446, i16 %add_ln813_2143"   --->   Operation 7376 'add' 'add_ln813_2147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7377 [1/1] (0.76ns)   --->   "%add_ln813_2151 = add i15 %sext_ln17_277, i15 %sext_ln17_305"   --->   Operation 7377 'add' 'add_ln813_2151' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7378 [1/1] (0.00ns)   --->   "%sext_ln813_447 = sext i15 %add_ln813_2151"   --->   Operation 7378 'sext' 'sext_ln813_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7379 [1/1] (0.77ns)   --->   "%add_ln813_2152 = add i16 %sext_ln813_447, i16 %sext_ln818_432"   --->   Operation 7379 'add' 'add_ln813_2152' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7380 [1/1] (0.75ns)   --->   "%add_ln813_2153 = add i14 %sext_ln17_316, i14 %sext_ln17_332"   --->   Operation 7380 'add' 'add_ln813_2153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7381 [1/1] (0.00ns)   --->   "%sext_ln813_448 = sext i14 %add_ln813_2153"   --->   Operation 7381 'sext' 'sext_ln813_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2154 = add i16 %sext_ln818_524, i16 %sext_ln818_540"   --->   Operation 7382 'add' 'add_ln813_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7383 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2155 = add i16 %add_ln813_2154, i16 %sext_ln813_448"   --->   Operation 7383 'add' 'add_ln813_2155' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7384 [1/1] (0.72ns)   --->   "%add_ln813_2157 = add i11 %sext_ln17_360, i11 %sext_ln17_367"   --->   Operation 7384 'add' 'add_ln813_2157' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7385 [1/1] (0.00ns)   --->   "%sext_ln813_449 = sext i11 %add_ln813_2157"   --->   Operation 7385 'sext' 'sext_ln813_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2158 = add i15 %sext_ln17_388, i15 %sext_ln17_405"   --->   Operation 7386 'add' 'add_ln813_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7387 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2159 = add i15 %add_ln813_2158, i15 %sext_ln813_449"   --->   Operation 7387 'add' 'add_ln813_2159' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7388 [1/1] (0.00ns)   --->   "%sext_ln813_450 = sext i15 %add_ln813_2159"   --->   Operation 7388 'sext' 'sext_ln813_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7389 [1/1] (0.74ns)   --->   "%add_ln813_2160 = add i13 %sext_ln17_418, i13 %sext_ln17_459"   --->   Operation 7389 'add' 'add_ln813_2160' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7390 [1/1] (0.00ns)   --->   "%sext_ln813_451 = sext i13 %add_ln813_2160"   --->   Operation 7390 'sext' 'sext_ln813_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7391 [1/1] (0.78ns)   --->   "%add_ln813_2161 = add i16 %mult_V_1286, i16 %sext_ln818_656"   --->   Operation 7391 'add' 'add_ln813_2161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2162 = add i16 %add_ln813_2161, i16 %sext_ln813_451"   --->   Operation 7392 'add' 'add_ln813_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7393 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2163 = add i16 %add_ln813_2162, i16 %sext_ln813_450"   --->   Operation 7393 'add' 'add_ln813_2163' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7394 [1/1] (0.76ns)   --->   "%add_ln813_2165 = add i15 %sext_ln17_499, i15 %sext_ln17_511"   --->   Operation 7394 'add' 'add_ln813_2165' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2167 = add i13 %sext_ln17_515, i13 %sext_ln17_527"   --->   Operation 7395 'add' 'add_ln813_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7396 [1/1] (0.73ns)   --->   "%add_ln813_2168 = add i12 %sext_ln17_536, i12 %sext_ln17_549"   --->   Operation 7396 'add' 'add_ln813_2168' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7397 [1/1] (0.00ns)   --->   "%sext_ln813_452 = sext i12 %add_ln813_2168"   --->   Operation 7397 'sext' 'sext_ln813_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7398 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2169 = add i13 %sext_ln813_452, i13 %add_ln813_2167"   --->   Operation 7398 'add' 'add_ln813_2169' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2171 = add i16 %sext_ln818_779, i16 %mult_V_1551"   --->   Operation 7399 'add' 'add_ln813_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7400 [1/1] (0.78ns)   --->   "%add_ln813_2172 = add i16 %sext_ln818_804, i16 %mult_V_1605"   --->   Operation 7400 'add' 'add_ln813_2172' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7401 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2173 = add i16 %add_ln813_2172, i16 %add_ln813_2171"   --->   Operation 7401 'add' 'add_ln813_2173' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7402 [1/1] (0.75ns)   --->   "%add_ln813_2174 = add i14 %sext_ln17_612, i14 %sext_ln17_625"   --->   Operation 7402 'add' 'add_ln813_2174' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7403 [1/1] (0.00ns)   --->   "%sext_ln813_455 = sext i14 %add_ln813_2174"   --->   Operation 7403 'sext' 'sext_ln813_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2175 = add i16 %sext_ln818_848, i16 %sext_ln818_859"   --->   Operation 7404 'add' 'add_ln813_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2176 = add i16 %add_ln813_2175, i16 %sext_ln813_455"   --->   Operation 7405 'add' 'add_ln813_2176' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7406 [1/1] (0.77ns)   --->   "%add_ln813_2180 = add i16 %sext_ln818_888, i16 %sext_ln818_901"   --->   Operation 7406 'add' 'add_ln813_2180' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2181 = add i16 %add_ln813_2180, i16 %sext_ln818_869"   --->   Operation 7407 'add' 'add_ln813_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2182 = add i16 %sext_ln818_915, i16 %sext_ln818_933"   --->   Operation 7408 'add' 'add_ln813_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7409 [1/1] (0.74ns)   --->   "%add_ln813_2183 = add i13 %sext_ln17_710, i13 %sext_ln17_723"   --->   Operation 7409 'add' 'add_ln813_2183' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7410 [1/1] (0.00ns)   --->   "%sext_ln813_456 = sext i13 %add_ln813_2183"   --->   Operation 7410 'sext' 'sext_ln813_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2184 = add i16 %sext_ln813_456, i16 %add_ln813_2182"   --->   Operation 7411 'add' 'add_ln813_2184' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7412 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2185 = add i16 %add_ln813_2184, i16 %add_ln813_2181"   --->   Operation 7412 'add' 'add_ln813_2185' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7413 [1/1] (0.76ns)   --->   "%add_ln813_2186 = add i15 %sext_ln17_736, i15 %sext_ln17_763"   --->   Operation 7413 'add' 'add_ln813_2186' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7414 [1/1] (0.73ns)   --->   "%add_ln813_2187 = add i12 %sext_ln17_775, i12 %sext_ln17_788"   --->   Operation 7414 'add' 'add_ln813_2187' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7415 [1/1] (0.75ns)   --->   "%add_ln813_2189 = add i14 %sext_ln17_797, i14 %sext_ln17_807"   --->   Operation 7415 'add' 'add_ln813_2189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7416 [1/1] (0.00ns)   --->   "%sext_ln813_459 = sext i14 %add_ln813_2189"   --->   Operation 7416 'sext' 'sext_ln813_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7417 [1/1] (0.76ns)   --->   "%add_ln813_2190 = add i15 %sext_ln17_816, i15 %sext_ln17_824"   --->   Operation 7417 'add' 'add_ln813_2190' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7418 [1/1] (0.00ns)   --->   "%sext_ln813_460 = sext i15 %add_ln813_2190"   --->   Operation 7418 'sext' 'sext_ln813_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7419 [1/1] (0.77ns)   --->   "%add_ln813_2191 = add i16 %sext_ln813_460, i16 %sext_ln813_459"   --->   Operation 7419 'add' 'add_ln813_2191' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2194 = add i16 %sext_ln818_1119, i16 %sext_ln818_1147"   --->   Operation 7420 'add' 'add_ln813_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7421 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2195 = add i16 %add_ln813_2194, i16 %sext_ln818_1090"   --->   Operation 7421 'add' 'add_ln813_2195' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2196 = add i16 %sext_ln818_1163, i16 %sext_ln818_1175"   --->   Operation 7422 'add' 'add_ln813_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7423 [1/1] (0.78ns)   --->   "%add_ln813_2197 = add i16 %mult_V_2310, i16 %sext_ln818_1188"   --->   Operation 7423 'add' 'add_ln813_2197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7424 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2198 = add i16 %add_ln813_2197, i16 %add_ln813_2196"   --->   Operation 7424 'add' 'add_ln813_2198' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7425 [1/1] (0.77ns)   --->   "%add_ln813_2200 = add i16 %sext_ln818_1200, i16 %sext_ln818_1213"   --->   Operation 7425 'add' 'add_ln813_2200' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7426 [1/1] (0.76ns)   --->   "%add_ln813_2201 = add i15 %sext_ln17_966, i15 %sext_ln17_982"   --->   Operation 7426 'add' 'add_ln813_2201' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7427 [1/1] (0.00ns)   --->   "%sext_ln813_461 = sext i15 %add_ln813_2201"   --->   Operation 7427 'sext' 'sext_ln813_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2202 = add i16 %sext_ln813_461, i16 %add_ln813_2200"   --->   Operation 7428 'add' 'add_ln813_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2203 = add i16 %sext_ln818_1244, i16 65445"   --->   Operation 7429 'add' 'add_ln813_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7430 [1/1] (0.70ns)   --->   "%add_ln813_2204 = add i7 %sext_ln17_27, i7 %sext_ln17_54"   --->   Operation 7430 'add' 'add_ln813_2204' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7431 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i7 %add_ln813_2204"   --->   Operation 7431 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7432 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2205 = add i16 %sext_ln813_32, i16 %add_ln813_2203"   --->   Operation 7432 'add' 'add_ln813_2205' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7433 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2206 = add i16 %add_ln813_2205, i16 %add_ln813_2202"   --->   Operation 7433 'add' 'add_ln813_2206' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2210 = add i13 %sext_ln17_293, i13 %sext_ln17_306"   --->   Operation 7434 'add' 'add_ln813_2210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7435 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2211 = add i13 %add_ln813_2210, i13 %sext_ln17_278"   --->   Operation 7435 'add' 'add_ln813_2211' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2212 = add i16 %sext_ln818_473, i16 %mult_V_977"   --->   Operation 7436 'add' 'add_ln813_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7437 [1/1] (0.77ns)   --->   "%add_ln813_2213 = add i16 %sext_ln818_506, i16 %sext_ln818_515"   --->   Operation 7437 'add' 'add_ln813_2213' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7438 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2214 = add i16 %add_ln813_2213, i16 %add_ln813_2212"   --->   Operation 7438 'add' 'add_ln813_2214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7439 [1/1] (0.75ns)   --->   "%add_ln813_2216 = add i14 %sext_ln17_350, i14 %sext_ln17_361"   --->   Operation 7439 'add' 'add_ln813_2216' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7440 [1/1] (0.77ns)   --->   "%add_ln813_2217 = add i16 %sext_ln818_569, i16 %sext_ln818_579"   --->   Operation 7440 'add' 'add_ln813_2217' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7441 [1/1] (0.76ns)   --->   "%add_ln813_2219 = add i15 %sext_ln17_406, i15 %sext_ln17_419"   --->   Operation 7441 'add' 'add_ln813_2219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7442 [1/1] (0.00ns)   --->   "%sext_ln813_464 = sext i15 %add_ln813_2219"   --->   Operation 7442 'sext' 'sext_ln813_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7443 [1/1] (0.76ns)   --->   "%add_ln813_2220 = add i15 %sext_ln17_445, i15 %sext_ln17_461"   --->   Operation 7443 'add' 'add_ln813_2220' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7444 [1/1] (0.00ns)   --->   "%sext_ln813_465 = sext i15 %add_ln813_2220"   --->   Operation 7444 'sext' 'sext_ln813_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7445 [1/1] (0.77ns)   --->   "%add_ln813_2221 = add i16 %sext_ln813_465, i16 %sext_ln813_464"   --->   Operation 7445 'add' 'add_ln813_2221' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2224 = add i16 %mult_V_1287, i16 %sext_ln818_657"   --->   Operation 7446 'add' 'add_ln813_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7447 [1/1] (0.77ns)   --->   "%add_ln813_2225 = add i16 %sext_ln818_674, i16 %sext_ln818_700"   --->   Operation 7447 'add' 'add_ln813_2225' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2226 = add i16 %add_ln813_2225, i16 %add_ln813_2224"   --->   Operation 7448 'add' 'add_ln813_2226' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2227 = add i16 %sext_ln818_710, i16 %sext_ln818_732"   --->   Operation 7449 'add' 'add_ln813_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7450 [1/1] (0.78ns)   --->   "%add_ln813_2228 = add i16 %mult_V_1468, i16 %sext_ln818_780"   --->   Operation 7450 'add' 'add_ln813_2228' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7451 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2229 = add i16 %add_ln813_2228, i16 %add_ln813_2227"   --->   Operation 7451 'add' 'add_ln813_2229' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7452 [1/1] (0.77ns)   --->   "%add_ln813_2231 = add i16 %sext_ln818_793, i16 %sext_ln818_805"   --->   Operation 7452 'add' 'add_ln813_2231' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7453 [1/1] (0.74ns)   --->   "%add_ln813_2232 = add i13 %sext_ln17_603, i13 %sext_ln17_614"   --->   Operation 7453 'add' 'add_ln813_2232' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7454 [1/1] (0.75ns)   --->   "%add_ln813_2234 = add i14 %sext_ln17_626, i14 %sext_ln17_638"   --->   Operation 7454 'add' 'add_ln813_2234' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7455 [1/1] (0.00ns)   --->   "%sext_ln813_467 = sext i14 %add_ln813_2234"   --->   Operation 7455 'sext' 'sext_ln813_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7456 [1/1] (0.76ns)   --->   "%add_ln813_2235 = add i15 %sext_ln17_650, i15 %sext_ln17_666"   --->   Operation 7456 'add' 'add_ln813_2235' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7457 [1/1] (0.00ns)   --->   "%sext_ln813_468 = sext i15 %add_ln813_2235"   --->   Operation 7457 'sext' 'sext_ln813_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7458 [1/1] (0.77ns)   --->   "%add_ln813_2236 = add i16 %sext_ln813_468, i16 %sext_ln813_467"   --->   Operation 7458 'add' 'add_ln813_2236' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7459 [1/1] (0.77ns)   --->   "%add_ln813_2241 = add i16 %sext_ln818_944, i16 %sext_ln818_956"   --->   Operation 7459 'add' 'add_ln813_2241' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2243 = add i16 %sext_ln818_969, i16 %sext_ln818_978"   --->   Operation 7460 'add' 'add_ln813_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7461 [1/1] (0.77ns)   --->   "%add_ln813_2244 = add i16 %sext_ln818_984, i16 %sext_ln818_1012"   --->   Operation 7461 'add' 'add_ln813_2244' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7462 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2245 = add i16 %add_ln813_2244, i16 %add_ln813_2243"   --->   Operation 7462 'add' 'add_ln813_2245' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7463 [1/1] (0.77ns)   --->   "%add_ln813_2247 = add i16 %sext_ln818_1027, i16 %sext_ln818_1058"   --->   Operation 7463 'add' 'add_ln813_2247' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7464 [1/1] (0.76ns)   --->   "%add_ln813_2248 = add i15 %sext_ln17_847, i15 %sext_ln17_859"   --->   Operation 7464 'add' 'add_ln813_2248' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2250 = add i16 %mult_V_2218, i16 %sext_ln818_1148"   --->   Operation 7465 'add' 'add_ln813_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7466 [1/1] (0.75ns)   --->   "%add_ln813_2251 = add i14 %sext_ln17_880, i14 %sext_ln17_897"   --->   Operation 7466 'add' 'add_ln813_2251' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7467 [1/1] (0.00ns)   --->   "%sext_ln813_471 = sext i14 %add_ln813_2251"   --->   Operation 7467 'sext' 'sext_ln813_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7468 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2252 = add i16 %sext_ln813_471, i16 %add_ln813_2250"   --->   Operation 7468 'add' 'add_ln813_2252' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2255 = add i16 %sext_ln818_1183, i16 %sext_ln818_1192"   --->   Operation 7469 'add' 'add_ln813_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7470 [1/1] (0.77ns)   --->   "%add_ln813_2256 = add i16 %sext_ln818_1201, i16 %sext_ln818_1210"   --->   Operation 7470 'add' 'add_ln813_2256' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2257 = add i16 %add_ln813_2256, i16 %add_ln813_2255"   --->   Operation 7471 'add' 'add_ln813_2257' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2258 = add i15 %sext_ln17_967, i15 %sext_ln17_983"   --->   Operation 7472 'add' 'add_ln813_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7473 [1/1] (0.75ns)   --->   "%add_ln813_2259 = add i14 %sext_ln17_993, i14 %sext_ln17_808"   --->   Operation 7473 'add' 'add_ln813_2259' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7474 [1/1] (0.00ns)   --->   "%sext_ln813_472 = sext i14 %add_ln813_2259"   --->   Operation 7474 'sext' 'sext_ln813_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7475 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2260 = add i15 %sext_ln813_472, i15 %add_ln813_2258"   --->   Operation 7475 'add' 'add_ln813_2260' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7476 [1/1] (0.71ns)   --->   "%add_ln813_2262 = add i10 %sext_ln17_31, i10 %sext_ln17"   --->   Operation 7476 'add' 'add_ln813_2262' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7477 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i10 %add_ln813_2262"   --->   Operation 7477 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7478 [1/1] (0.70ns)   --->   "%add_ln813_2263 = add i7 %sext_ln17_39, i7 96"   --->   Operation 7478 'add' 'add_ln813_2263' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7479 [1/1] (0.00ns)   --->   "%sext_ln813_474 = sext i7 %add_ln813_2263"   --->   Operation 7479 'sext' 'sext_ln813_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7480 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i8 %sext_ln813_474"   --->   Operation 7480 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2264 = add i11 %zext_ln813_11, i11 %sext_ln813_33"   --->   Operation 7481 'add' 'add_ln813_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7482 [1/1] (0.70ns)   --->   "%add_ln813_2265 = add i7 %sext_ln17_41, i7 %sext_ln17_48"   --->   Operation 7482 'add' 'add_ln813_2265' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7483 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i7 %add_ln813_2265"   --->   Operation 7483 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7484 [1/1] (0.70ns)   --->   "%add_ln813_2266 = add i7 %sext_ln17_52, i7 %sext_ln17_53"   --->   Operation 7484 'add' 'add_ln813_2266' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7485 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i7 %add_ln813_2266"   --->   Operation 7485 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7486 [1/1] (0.70ns)   --->   "%add_ln813_2267 = add i8 %sext_ln813_36, i8 %sext_ln813_35"   --->   Operation 7486 'add' 'add_ln813_2267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7487 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i8 %add_ln813_2267"   --->   Operation 7487 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7488 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2268 = add i11 %sext_ln813_37, i11 %add_ln813_2264"   --->   Operation 7488 'add' 'add_ln813_2268' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2272 = add i15 %sext_ln17_279, i15 %sext_ln17_289"   --->   Operation 7489 'add' 'add_ln813_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7490 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2273 = add i15 %add_ln813_2272, i15 %sext_ln17_261"   --->   Operation 7490 'add' 'add_ln813_2273' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2274 = add i16 %mult_V_926, i16 %sext_ln818_474"   --->   Operation 7491 'add' 'add_ln813_2274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7492 [1/1] (0.76ns)   --->   "%add_ln813_2275 = add i15 %sext_ln17_326, i15 %sext_ln17_334"   --->   Operation 7492 'add' 'add_ln813_2275' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7493 [1/1] (0.00ns)   --->   "%sext_ln813_476 = sext i15 %add_ln813_2275"   --->   Operation 7493 'sext' 'sext_ln813_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2276 = add i16 %sext_ln813_476, i16 %add_ln813_2274"   --->   Operation 7494 'add' 'add_ln813_2276' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7495 [1/1] (0.77ns)   --->   "%add_ln813_2278 = add i16 %sext_ln818_541, i16 %sext_ln818_556"   --->   Operation 7495 'add' 'add_ln813_2278' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7496 [1/1] (0.77ns)   --->   "%add_ln813_2279 = add i16 %sext_ln818_580, i16 %sext_ln818_590"   --->   Operation 7496 'add' 'add_ln813_2279' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2281 = add i14 %sext_ln17_420, i14 %sext_ln17_433"   --->   Operation 7497 'add' 'add_ln813_2281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7498 [1/1] (0.73ns)   --->   "%add_ln813_2282 = add i12 %sext_ln17_446, i12 %sext_ln17_462"   --->   Operation 7498 'add' 'add_ln813_2282' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7499 [1/1] (0.00ns)   --->   "%sext_ln813_477 = sext i12 %add_ln813_2282"   --->   Operation 7499 'sext' 'sext_ln813_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7500 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2283 = add i14 %sext_ln813_477, i14 %add_ln813_2281"   --->   Operation 7500 'add' 'add_ln813_2283' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2286 = add i16 %mult_V_1288, i16 %sext_ln818_658"   --->   Operation 7501 'add' 'add_ln813_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7502 [1/1] (0.71ns)   --->   "%add_ln813_2287 = add i10 %sext_ln17_488, i10 %sext_ln17_500"   --->   Operation 7502 'add' 'add_ln813_2287' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7503 [1/1] (0.00ns)   --->   "%sext_ln813_479 = sext i10 %add_ln813_2287"   --->   Operation 7503 'sext' 'sext_ln813_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2288 = add i16 %sext_ln813_479, i16 %add_ln813_2286"   --->   Operation 7504 'add' 'add_ln813_2288' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7505 [1/1] (0.76ns)   --->   "%add_ln813_2289 = add i15 %sext_ln17_512, i15 %sext_ln17_521"   --->   Operation 7505 'add' 'add_ln813_2289' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7506 [1/1] (0.00ns)   --->   "%sext_ln813_480 = sext i15 %add_ln813_2289"   --->   Operation 7506 'sext' 'sext_ln813_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2290 = add i16 %sext_ln818_733, i16 %sext_ln818_751"   --->   Operation 7507 'add' 'add_ln813_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7508 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2291 = add i16 %add_ln813_2290, i16 %sext_ln813_480"   --->   Operation 7508 'add' 'add_ln813_2291' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7509 [1/1] (0.78ns)   --->   "%add_ln813_2293 = add i16 %sext_ln818_765, i16 %mult_V_1527"   --->   Operation 7509 'add' 'add_ln813_2293' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7510 [1/1] (0.77ns)   --->   "%add_ln813_2294 = add i16 %sext_ln818_794, i16 %sext_ln818_806"   --->   Operation 7510 'add' 'add_ln813_2294' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2295 = add i16 %add_ln813_2294, i16 %add_ln813_2293"   --->   Operation 7511 'add' 'add_ln813_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7512 [1/1] (0.75ns)   --->   "%add_ln813_2296 = add i14 %sext_ln17_595, i14 %sext_ln17_615"   --->   Operation 7512 'add' 'add_ln813_2296' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7513 [1/1] (0.00ns)   --->   "%sext_ln813_481 = sext i14 %add_ln813_2296"   --->   Operation 7513 'sext' 'sext_ln813_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2297 = add i16 %mult_V_1678, i16 %sext_ln818_857"   --->   Operation 7514 'add' 'add_ln813_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2298 = add i16 %add_ln813_2297, i16 %sext_ln813_481"   --->   Operation 7515 'add' 'add_ln813_2298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7516 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2299 = add i16 %add_ln813_2298, i16 %add_ln813_2295"   --->   Operation 7516 'add' 'add_ln813_2299' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7517 [1/1] (0.77ns)   --->   "%add_ln813_2302 = add i16 %sext_ln818_889, i16 %sext_ln818_902"   --->   Operation 7517 'add' 'add_ln813_2302' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2304 = add i16 %sext_ln818_916, i16 %sext_ln818_934"   --->   Operation 7518 'add' 'add_ln813_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7519 [1/1] (0.77ns)   --->   "%add_ln813_2305 = add i16 %sext_ln818_945, i16 %sext_ln818_957"   --->   Operation 7519 'add' 'add_ln813_2305' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7520 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2306 = add i16 %add_ln813_2305, i16 %add_ln813_2304"   --->   Operation 7520 'add' 'add_ln813_2306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7521 [1/1] (0.76ns)   --->   "%add_ln813_2308 = add i15 %sext_ln17_737, i15 %sext_ln17_746"   --->   Operation 7521 'add' 'add_ln813_2308' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7522 [1/1] (0.77ns)   --->   "%add_ln813_2309 = add i16 %sext_ln818_988, i16 %sext_ln818_998"   --->   Operation 7522 'add' 'add_ln813_2309' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2311 = add i16 %sext_ln818_1013, i16 %mult_V_2024"   --->   Operation 7523 'add' 'add_ln813_2311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7524 [1/1] (0.77ns)   --->   "%add_ln813_2312 = add i16 %sext_ln818_1034, i16 %sext_ln818_1076"   --->   Operation 7524 'add' 'add_ln813_2312' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7525 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2313 = add i16 %add_ln813_2312, i16 %add_ln813_2311"   --->   Operation 7525 'add' 'add_ln813_2313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2316 = add i16 %sext_ln818_1091, i16 %sext_ln818_1104"   --->   Operation 7526 'add' 'add_ln813_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7527 [1/1] (0.77ns)   --->   "%add_ln813_2317 = add i16 %sext_ln818_1120, i16 %sext_ln818_1137"   --->   Operation 7527 'add' 'add_ln813_2317' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7528 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2318 = add i16 %add_ln813_2317, i16 %add_ln813_2316"   --->   Operation 7528 'add' 'add_ln813_2318' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2319 = add i16 %sext_ln818_1149, i16 %sext_ln818_1164"   --->   Operation 7529 'add' 'add_ln813_2319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7530 [1/1] (0.76ns)   --->   "%add_ln813_2320 = add i15 %sext_ln17_898, i15 %sext_ln17_909"   --->   Operation 7530 'add' 'add_ln813_2320' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7531 [1/1] (0.00ns)   --->   "%sext_ln813_483 = sext i15 %add_ln813_2320"   --->   Operation 7531 'sext' 'sext_ln813_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2321 = add i16 %sext_ln813_483, i16 %add_ln813_2319"   --->   Operation 7532 'add' 'add_ln813_2321' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7533 [1/1] (0.77ns)   --->   "%add_ln813_2323 = add i16 %sext_ln818_1193, i16 %sext_ln818_1202"   --->   Operation 7533 'add' 'add_ln813_2323' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7534 [1/1] (0.76ns)   --->   "%add_ln813_2324 = add i15 %sext_ln17_949, i15 %sext_ln17_968"   --->   Operation 7534 'add' 'add_ln813_2324' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7535 [1/1] (0.00ns)   --->   "%sext_ln813_484 = sext i15 %add_ln813_2324"   --->   Operation 7535 'sext' 'sext_ln813_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2325 = add i16 %sext_ln813_484, i16 %add_ln813_2323"   --->   Operation 7536 'add' 'add_ln813_2325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2326 = add i14 %sext_ln17_996, i14 %sext_ln17_373"   --->   Operation 7537 'add' 'add_ln813_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7538 [1/1] (0.70ns)   --->   "%add_ln813_2327 = add i7 %sext_ln17_50, i7 43"   --->   Operation 7538 'add' 'add_ln813_2327' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7539 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i7 %add_ln813_2327"   --->   Operation 7539 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7540 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2328 = add i14 %zext_ln813_12, i14 %add_ln813_2326"   --->   Operation 7540 'add' 'add_ln813_2328' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7541 [1/1] (0.00ns)   --->   "%sext_ln813_485 = sext i14 %add_ln813_2328"   --->   Operation 7541 'sext' 'sext_ln813_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7542 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2329 = add i16 %sext_ln813_485, i16 %add_ln813_2325"   --->   Operation 7542 'add' 'add_ln813_2329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2333 = add i16 %sext_ln818_475, i16 %sext_ln818_489"   --->   Operation 7543 'add' 'add_ln813_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7544 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2334 = add i16 %add_ln813_2333, i16 %sext_ln818_456"   --->   Operation 7544 'add' 'add_ln813_2334' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2335 = add i16 %sext_ln818_525, i16 %sext_ln818_542"   --->   Operation 7545 'add' 'add_ln813_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7546 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2336 = add i16 %add_ln813_2335, i16 %sext_ln818_507"   --->   Operation 7546 'add' 'add_ln813_2336' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7547 [1/1] (0.75ns)   --->   "%add_ln813_2338 = add i14 %sext_ln17_389, i14 %sext_ln17_407"   --->   Operation 7547 'add' 'add_ln813_2338' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7548 [1/1] (0.00ns)   --->   "%sext_ln813_486 = sext i14 %add_ln813_2338"   --->   Operation 7548 'sext' 'sext_ln813_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7549 [1/1] (0.76ns)   --->   "%add_ln813_2339 = add i15 %sext_ln813_486, i15 %sext_ln17_374"   --->   Operation 7549 'add' 'add_ln813_2339' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2340 = add i15 %sext_ln17_434, i15 %sext_ln17_447"   --->   Operation 7550 'add' 'add_ln813_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7551 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2341 = add i15 %add_ln813_2340, i15 %sext_ln17_414"   --->   Operation 7551 'add' 'add_ln813_2341' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2344 = add i16 %sext_ln818_659, i16 %sext_ln818_675"   --->   Operation 7552 'add' 'add_ln813_2344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7553 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2345 = add i16 %add_ln813_2344, i16 %mult_V_1289"   --->   Operation 7553 'add' 'add_ln813_2345' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2346 = add i16 %sext_ln818_713, i16 %sext_ln818_734"   --->   Operation 7554 'add' 'add_ln813_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7555 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2347 = add i16 %add_ln813_2346, i16 %sext_ln818_689"   --->   Operation 7555 'add' 'add_ln813_2347' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7556 [1/1] (0.77ns)   --->   "%add_ln813_2349 = add i16 %sext_ln818_766, i16 %sext_ln818_781"   --->   Operation 7556 'add' 'add_ln813_2349' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2351 = add i16 %sext_ln818_795, i16 %sext_ln818_807"   --->   Operation 7557 'add' 'add_ln813_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7558 [1/1] (0.77ns)   --->   "%add_ln813_2352 = add i16 %sext_ln818_817, i16 %sext_ln818_828"   --->   Operation 7558 'add' 'add_ln813_2352' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7559 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2353 = add i16 %add_ln813_2352, i16 %add_ln813_2351"   --->   Operation 7559 'add' 'add_ln813_2353' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7560 [1/1] (0.76ns)   --->   "%add_ln813_2357 = add i15 %sext_ln17_651, i15 %sext_ln17_667"   --->   Operation 7560 'add' 'add_ln813_2357' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7561 [1/1] (0.00ns)   --->   "%sext_ln813_489 = sext i15 %add_ln813_2357"   --->   Operation 7561 'sext' 'sext_ln813_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2358 = add i16 %sext_ln813_489, i16 %sext_ln818_845"   --->   Operation 7562 'add' 'add_ln813_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2359 = add i16 %sext_ln818_917, i16 %sext_ln818_946"   --->   Operation 7563 'add' 'add_ln813_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2360 = add i16 %add_ln813_2359, i16 %sext_ln818_890"   --->   Operation 7564 'add' 'add_ln813_2360' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7565 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2361 = add i16 %add_ln813_2360, i16 %add_ln813_2358"   --->   Operation 7565 'add' 'add_ln813_2361' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7566 [1/1] (0.77ns)   --->   "%add_ln813_2362 = add i16 %sext_ln818_990, i16 %sext_ln818_999"   --->   Operation 7566 'add' 'add_ln813_2362' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7567 [1/1] (0.74ns)   --->   "%add_ln813_2364 = add i13 %sext_ln17_789, i13 %sext_ln17_798"   --->   Operation 7567 'add' 'add_ln813_2364' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7568 [1/1] (0.00ns)   --->   "%sext_ln813_490 = sext i13 %add_ln813_2364"   --->   Operation 7568 'sext' 'sext_ln813_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2365 = add i15 %sext_ln17_809, i15 %sext_ln17_817"   --->   Operation 7569 'add' 'add_ln813_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7570 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2366 = add i15 %add_ln813_2365, i15 %sext_ln813_490"   --->   Operation 7570 'add' 'add_ln813_2366' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2369 = add i16 %sext_ln818_1105, i16 %sext_ln818_1121"   --->   Operation 7571 'add' 'add_ln813_2369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7572 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2370 = add i16 %add_ln813_2369, i16 %sext_ln818_1092"   --->   Operation 7572 'add' 'add_ln813_2370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2371 = add i16 %mult_V_2241, i16 %sext_ln818_1165"   --->   Operation 7573 'add' 'add_ln813_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7574 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2372 = add i16 %add_ln813_2371, i16 %sext_ln818_1138"   --->   Operation 7574 'add' 'add_ln813_2372' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7575 [1/1] (0.76ns)   --->   "%add_ln813_2374 = add i15 %sext_ln17_942, i15 %sext_ln17_955"   --->   Operation 7575 'add' 'add_ln813_2374' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2375 = add i15 %add_ln813_2374, i15 %sext_ln17_924"   --->   Operation 7576 'add' 'add_ln813_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7577 [1/1] (0.73ns)   --->   "%add_ln813_2376 = add i12 %sext_ln17_969, i12 %sext_ln17_997"   --->   Operation 7577 'add' 'add_ln813_2376' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7578 [1/1] (0.00ns)   --->   "%sext_ln813_492 = sext i12 %add_ln813_2376"   --->   Operation 7578 'sext' 'sext_ln813_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7579 [1/1] (0.73ns)   --->   "%add_ln813_2377 = add i12 %sext_ln17_16, i12 116"   --->   Operation 7579 'add' 'add_ln813_2377' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7580 [1/1] (0.00ns)   --->   "%sext_ln813_493 = sext i12 %add_ln813_2377"   --->   Operation 7580 'sext' 'sext_ln813_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7581 [1/1] (0.74ns)   --->   "%add_ln813_2378 = add i13 %sext_ln813_493, i13 %sext_ln813_492"   --->   Operation 7581 'add' 'add_ln813_2378' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7582 [1/1] (0.00ns)   --->   "%sext_ln813_494 = sext i13 %add_ln813_2378"   --->   Operation 7582 'sext' 'sext_ln813_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7583 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2379 = add i15 %sext_ln813_494, i15 %add_ln813_2375"   --->   Operation 7583 'add' 'add_ln813_2379' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7584 [1/1] (0.70ns)   --->   "%add_ln813_2383 = add i8 %sext_ln17_266, i8 %sext_ln17_288"   --->   Operation 7584 'add' 'add_ln813_2383' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7585 [1/1] (0.00ns)   --->   "%sext_ln813_496 = sext i8 %add_ln813_2383"   --->   Operation 7585 'sext' 'sext_ln813_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7586 [1/1] (0.77ns)   --->   "%add_ln813_2384 = add i16 %sext_ln813_496, i16 %sext_ln818_433"   --->   Operation 7586 'add' 'add_ln813_2384' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2385 = add i15 %sext_ln17_317, i15 %sext_ln17_327"   --->   Operation 7587 'add' 'add_ln813_2385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7588 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2386 = add i15 %add_ln813_2385, i15 %sext_ln17_307"   --->   Operation 7588 'add' 'add_ln813_2386' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7589 [1/1] (0.77ns)   --->   "%add_ln813_2388 = add i16 %sext_ln818_526, i16 %sext_ln818_557"   --->   Operation 7589 'add' 'add_ln813_2388' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7590 [1/1] (0.76ns)   --->   "%add_ln813_2390 = add i15 %sext_ln17_375, i15 %sext_ln17_390"   --->   Operation 7590 'add' 'add_ln813_2390' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7591 [1/1] (0.00ns)   --->   "%sext_ln813_498 = sext i15 %add_ln813_2390"   --->   Operation 7591 'sext' 'sext_ln813_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7592 [1/1] (0.76ns)   --->   "%add_ln813_2391 = add i15 %sext_ln17_408, i15 %sext_ln17_435"   --->   Operation 7592 'add' 'add_ln813_2391' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7593 [1/1] (0.00ns)   --->   "%sext_ln813_499 = sext i15 %add_ln813_2391"   --->   Operation 7593 'sext' 'sext_ln813_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7594 [1/1] (0.77ns)   --->   "%add_ln813_2392 = add i16 %sext_ln813_499, i16 %sext_ln813_498"   --->   Operation 7594 'add' 'add_ln813_2392' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2395 = add i16 %mult_V_1290, i16 %sext_ln818_660"   --->   Operation 7595 'add' 'add_ln813_2395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2396 = add i16 %add_ln813_2395, i16 %sext_ln818_631"   --->   Operation 7596 'add' 'add_ln813_2396' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2397 = add i16 %sext_ln818_676, i16 %sext_ln818_690"   --->   Operation 7597 'add' 'add_ln813_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7598 [1/1] (0.77ns)   --->   "%add_ln813_2398 = add i16 %sext_ln818_735, i16 %sext_ln818_752"   --->   Operation 7598 'add' 'add_ln813_2398' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7599 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2399 = add i16 %add_ln813_2398, i16 %add_ln813_2397"   --->   Operation 7599 'add' 'add_ln813_2399' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7600 [1/1] (0.75ns)   --->   "%add_ln813_2401 = add i14 %sext_ln17_565, i14 %sext_ln17_579"   --->   Operation 7600 'add' 'add_ln813_2401' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7601 [1/1] (0.00ns)   --->   "%sext_ln813_500 = sext i14 %add_ln813_2401"   --->   Operation 7601 'sext' 'sext_ln813_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7602 [1/1] (0.76ns)   --->   "%add_ln813_2402 = add i15 %sext_ln813_500, i15 %sext_ln17_550"   --->   Operation 7602 'add' 'add_ln813_2402' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7603 [1/1] (0.00ns)   --->   "%sext_ln813_501 = sext i15 %add_ln813_2402"   --->   Operation 7603 'sext' 'sext_ln813_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7604 [1/1] (0.76ns)   --->   "%add_ln813_2403 = add i15 %sext_ln17_591, i15 %sext_ln17_596"   --->   Operation 7604 'add' 'add_ln813_2403' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7605 [1/1] (0.00ns)   --->   "%sext_ln813_502 = sext i15 %add_ln813_2403"   --->   Operation 7605 'sext' 'sext_ln813_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7606 [1/1] (0.76ns)   --->   "%add_ln813_2404 = add i15 %sext_ln17_616, i15 %sext_ln17_652"   --->   Operation 7606 'add' 'add_ln813_2404' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7607 [1/1] (0.00ns)   --->   "%sext_ln813_503 = sext i15 %add_ln813_2404"   --->   Operation 7607 'sext' 'sext_ln813_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2405 = add i16 %sext_ln813_503, i16 %sext_ln813_502"   --->   Operation 7608 'add' 'add_ln813_2405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2406 = add i16 %add_ln813_2405, i16 %sext_ln813_501"   --->   Operation 7609 'add' 'add_ln813_2406' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7610 [1/1] (0.77ns)   --->   "%add_ln813_2409 = add i16 %sext_ln818_891, i16 %sext_ln818_903"   --->   Operation 7610 'add' 'add_ln813_2409' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2410 = add i16 %add_ln813_2409, i16 %sext_ln818_871"   --->   Operation 7611 'add' 'add_ln813_2410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2411 = add i16 %sext_ln818_918, i16 %sext_ln818_947"   --->   Operation 7612 'add' 'add_ln813_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7613 [1/1] (0.73ns)   --->   "%add_ln813_2412 = add i12 %sext_ln17_724, i12 %sext_ln17_726"   --->   Operation 7613 'add' 'add_ln813_2412' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7614 [1/1] (0.00ns)   --->   "%sext_ln813_504 = sext i12 %add_ln813_2412"   --->   Operation 7614 'sext' 'sext_ln813_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7615 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2413 = add i16 %sext_ln813_504, i16 %add_ln813_2411"   --->   Operation 7615 'add' 'add_ln813_2413' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7616 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2414 = add i16 %add_ln813_2413, i16 %add_ln813_2410"   --->   Operation 7616 'add' 'add_ln813_2414' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7617 [1/1] (0.75ns)   --->   "%add_ln813_2415 = add i14 %sext_ln17_764, i14 %sext_ln17_790"   --->   Operation 7617 'add' 'add_ln813_2415' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7618 [1/1] (0.00ns)   --->   "%sext_ln813_505 = sext i14 %add_ln813_2415"   --->   Operation 7618 'sext' 'sext_ln813_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7619 [1/1] (0.76ns)   --->   "%add_ln813_2416 = add i15 %sext_ln813_505, i15 %sext_ln17_747"   --->   Operation 7619 'add' 'add_ln813_2416' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7620 [1/1] (0.77ns)   --->   "%add_ln813_2417 = add i16 %sext_ln818_1028, i16 %sext_ln818_1043"   --->   Operation 7620 'add' 'add_ln813_2417' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7621 [1/1] (0.75ns)   --->   "%add_ln813_2418 = add i14 %sext_ln17_825, i14 %sext_ln17_835"   --->   Operation 7621 'add' 'add_ln813_2418' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2422 = add i15 %sext_ln17_869, i15 %sext_ln17_870"   --->   Operation 7622 'add' 'add_ln813_2422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7623 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2423 = add i15 %add_ln813_2422, i15 %sext_ln17_860"   --->   Operation 7623 'add' 'add_ln813_2423' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7624 [1/1] (0.76ns)   --->   "%add_ln813_2424 = add i15 %sext_ln17_883, i15 %sext_ln17_899"   --->   Operation 7624 'add' 'add_ln813_2424' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7625 [1/1] (0.00ns)   --->   "%sext_ln813_509 = sext i15 %add_ln813_2424"   --->   Operation 7625 'sext' 'sext_ln813_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7626 [1/1] (0.76ns)   --->   "%add_ln813_2425 = add i15 %sext_ln17_910, i15 %sext_ln17_925"   --->   Operation 7626 'add' 'add_ln813_2425' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7627 [1/1] (0.00ns)   --->   "%sext_ln813_510 = sext i15 %add_ln813_2425"   --->   Operation 7627 'sext' 'sext_ln813_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7628 [1/1] (0.77ns)   --->   "%add_ln813_2426 = add i16 %sext_ln813_510, i16 %sext_ln813_509"   --->   Operation 7628 'add' 'add_ln813_2426' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7629 [1/1] (0.76ns)   --->   "%add_ln813_2428 = add i15 %sext_ln17_956, i15 %sext_ln17_963"   --->   Operation 7629 'add' 'add_ln813_2428' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7630 [1/1] (0.00ns)   --->   "%sext_ln813_511 = sext i15 %add_ln813_2428"   --->   Operation 7630 'sext' 'sext_ln813_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2429 = add i16 %sext_ln813_511, i16 %sext_ln818_1203"   --->   Operation 7631 'add' 'add_ln813_2429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2430 = add i13 %sext_ln17_984, i13 %sext_ln17_998"   --->   Operation 7632 'add' 'add_ln813_2430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7633 [1/1] (0.70ns)   --->   "%add_ln813_2431 = add i9 %sext_ln17_51, i9 411"   --->   Operation 7633 'add' 'add_ln813_2431' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7634 [1/1] (0.00ns)   --->   "%sext_ln813_512 = sext i9 %add_ln813_2431"   --->   Operation 7634 'sext' 'sext_ln813_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7635 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2432 = add i13 %sext_ln813_512, i13 %add_ln813_2430"   --->   Operation 7635 'add' 'add_ln813_2432' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7636 [1/1] (0.00ns)   --->   "%sext_ln813_513 = sext i13 %add_ln813_2432"   --->   Operation 7636 'sext' 'sext_ln813_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7637 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2433 = add i16 %sext_ln813_513, i16 %add_ln813_2429"   --->   Operation 7637 'add' 'add_ln813_2433' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7638 [1/1] (0.76ns)   --->   "%add_ln813_2437 = add i15 %sext_ln17_280, i15 %sext_ln17_294"   --->   Operation 7638 'add' 'add_ln813_2437' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7639 [1/1] (0.00ns)   --->   "%sext_ln813_514 = sext i15 %add_ln813_2437"   --->   Operation 7639 'sext' 'sext_ln813_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7640 [1/1] (0.78ns)   --->   "%add_ln813_2438 = add i16 %sext_ln813_514, i16 %mult_V_850"   --->   Operation 7640 'add' 'add_ln813_2438' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2439 = add i16 %mult_V_928, i16 %sext_ln818_476"   --->   Operation 7641 'add' 'add_ln813_2439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7642 [1/1] (0.78ns)   --->   "%add_ln813_2440 = add i16 %mult_V_981, i16 %mult_V_1010"   --->   Operation 7642 'add' 'add_ln813_2440' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7643 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2441 = add i16 %add_ln813_2440, i16 %add_ln813_2439"   --->   Operation 7643 'add' 'add_ln813_2441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7644 [1/1] (0.77ns)   --->   "%add_ln813_2443 = add i16 %sext_ln818_527, i16 %sext_ln818_543"   --->   Operation 7644 'add' 'add_ln813_2443' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7645 [1/1] (0.76ns)   --->   "%add_ln813_2444 = add i15 %sext_ln17_362, i15 %sext_ln17_391"   --->   Operation 7645 'add' 'add_ln813_2444' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7646 [1/1] (0.00ns)   --->   "%sext_ln813_515 = sext i15 %add_ln813_2444"   --->   Operation 7646 'sext' 'sext_ln813_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2445 = add i16 %sext_ln813_515, i16 %add_ln813_2443"   --->   Operation 7647 'add' 'add_ln813_2445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7648 [1/1] (0.73ns)   --->   "%add_ln813_2446 = add i12 %sext_ln17_393, i12 %sext_ln17_421"   --->   Operation 7648 'add' 'add_ln813_2446' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7649 [1/1] (0.00ns)   --->   "%sext_ln813_516 = sext i12 %add_ln813_2446"   --->   Operation 7649 'sext' 'sext_ln813_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2447 = add i15 %sext_ln17_436, i15 %sext_ln17_448"   --->   Operation 7650 'add' 'add_ln813_2447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7651 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2448 = add i15 %add_ln813_2447, i15 %sext_ln813_516"   --->   Operation 7651 'add' 'add_ln813_2448' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7652 [1/1] (0.00ns)   --->   "%sext_ln813_517 = sext i15 %add_ln813_2448"   --->   Operation 7652 'sext' 'sext_ln813_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7653 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2449 = add i16 %sext_ln813_517, i16 %add_ln813_2445"   --->   Operation 7653 'add' 'add_ln813_2449' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2451 = add i16 %sext_ln818_643, i16 %sext_ln818_677"   --->   Operation 7654 'add' 'add_ln813_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7655 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2452 = add i16 %add_ln813_2451, i16 %sext_ln818_630"   --->   Operation 7655 'add' 'add_ln813_2452' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7656 [1/1] (0.70ns)   --->   "%add_ln813_2453 = add i8 %sext_ln17_495, i8 %sext_ln17_502"   --->   Operation 7656 'add' 'add_ln813_2453' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7657 [1/1] (0.00ns)   --->   "%sext_ln813_518 = sext i8 %add_ln813_2453"   --->   Operation 7657 'sext' 'sext_ln813_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7658 [1/1] (0.00ns)   --->   "%sext_ln813_519 = sext i8 %add_ln813_2453"   --->   Operation 7658 'sext' 'sext_ln813_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2454 = add i16 %sext_ln818_714, i16 %sext_ln818_736"   --->   Operation 7659 'add' 'add_ln813_2454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7660 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2455 = add i16 %add_ln813_2454, i16 %sext_ln813_518"   --->   Operation 7660 'add' 'add_ln813_2455' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7661 [1/1] (0.77ns)   --->   "%add_ln813_2457 = add i16 %sext_ln818_753, i16 %sext_ln818_767"   --->   Operation 7661 'add' 'add_ln813_2457' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7662 [1/1] (0.75ns)   --->   "%add_ln813_2458 = add i14 %sext_ln17_559, i14 %sext_ln17_580"   --->   Operation 7662 'add' 'add_ln813_2458' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2460 = add i16 %sext_ln818_808, i16 %sext_ln818_812"   --->   Operation 7663 'add' 'add_ln813_2460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7664 [1/1] (0.76ns)   --->   "%add_ln813_2461 = add i15 %sext_ln17_617, i15 %sext_ln17_627"   --->   Operation 7664 'add' 'add_ln813_2461' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7665 [1/1] (0.00ns)   --->   "%sext_ln813_521 = sext i15 %add_ln813_2461"   --->   Operation 7665 'sext' 'sext_ln813_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7666 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2462 = add i16 %sext_ln813_521, i16 %add_ln813_2460"   --->   Operation 7666 'add' 'add_ln813_2462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7667 [1/1] (0.76ns)   --->   "%add_ln813_2466 = add i15 %sext_ln17_653, i15 %sext_ln17_660"   --->   Operation 7667 'add' 'add_ln813_2466' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7668 [1/1] (0.76ns)   --->   "%add_ln813_2468 = add i15 %sext_ln17_685, i15 %sext_ln17_695"   --->   Operation 7668 'add' 'add_ln813_2468' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7669 [1/1] (0.00ns)   --->   "%sext_ln813_523 = sext i15 %add_ln813_2468"   --->   Operation 7669 'sext' 'sext_ln813_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7670 [1/1] (0.75ns)   --->   "%add_ln813_2469 = add i14 %sext_ln17_700, i14 %sext_ln17_711"   --->   Operation 7670 'add' 'add_ln813_2469' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7671 [1/1] (0.00ns)   --->   "%sext_ln813_524 = sext i14 %add_ln813_2469"   --->   Operation 7671 'sext' 'sext_ln813_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7672 [1/1] (0.77ns)   --->   "%add_ln813_2470 = add i16 %sext_ln813_524, i16 %sext_ln813_523"   --->   Operation 7672 'add' 'add_ln813_2470' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7673 [1/1] (0.76ns)   --->   "%add_ln813_2472 = add i15 %sext_ln17_725, i15 %sext_ln17_727"   --->   Operation 7673 'add' 'add_ln813_2472' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7674 [1/1] (0.76ns)   --->   "%add_ln813_2473 = add i15 %sext_ln17_748, i15 %sext_ln17_762"   --->   Operation 7674 'add' 'add_ln813_2473' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7675 [1/1] (0.76ns)   --->   "%add_ln813_2475 = add i15 %sext_ln17_776, i15 %sext_ln17_781"   --->   Operation 7675 'add' 'add_ln813_2475' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7676 [1/1] (0.00ns)   --->   "%sext_ln813_527 = sext i15 %add_ln813_2475"   --->   Operation 7676 'sext' 'sext_ln813_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2476 = add i16 %sext_ln818_1029, i16 %sext_ln818_1044"   --->   Operation 7677 'add' 'add_ln813_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7678 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2477 = add i16 %add_ln813_2476, i16 %sext_ln813_527"   --->   Operation 7678 'add' 'add_ln813_2477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2480 = add i16 %sext_ln818_1059, i16 %sext_ln818_1077"   --->   Operation 7679 'add' 'add_ln813_2480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7680 [1/1] (0.77ns)   --->   "%add_ln813_2481 = add i16 %sext_ln818_1093, i16 %sext_ln818_1122"   --->   Operation 7680 'add' 'add_ln813_2481' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7681 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2482 = add i16 %add_ln813_2481, i16 %add_ln813_2480"   --->   Operation 7681 'add' 'add_ln813_2482' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2483 = add i16 %mult_V_2222, i16 %sext_ln818_1150"   --->   Operation 7682 'add' 'add_ln813_2483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7683 [1/1] (0.77ns)   --->   "%add_ln813_2484 = add i16 %sext_ln818_1166, i16 %sext_ln818_1184"   --->   Operation 7683 'add' 'add_ln813_2484' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7684 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2485 = add i16 %add_ln813_2484, i16 %add_ln813_2483"   --->   Operation 7684 'add' 'add_ln813_2485' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7685 [1/1] (0.77ns)   --->   "%add_ln813_2487 = add i16 %sext_ln818_1217, i16 %sext_ln818_1228"   --->   Operation 7685 'add' 'add_ln813_2487' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2488 = add i16 %add_ln813_2487, i16 %sext_ln813_246"   --->   Operation 7686 'add' 'add_ln813_2488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2489 = add i15 %sext_ln17_971, i15 %sext_ln17_999"   --->   Operation 7687 'add' 'add_ln813_2489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7688 [1/1] (0.71ns)   --->   "%add_ln813_2490 = add i9 %sext_ln17_55, i9 168"   --->   Operation 7688 'add' 'add_ln813_2490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7689 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i9 %add_ln813_2490"   --->   Operation 7689 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7690 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2491 = add i15 %zext_ln813_14, i15 %add_ln813_2489"   --->   Operation 7690 'add' 'add_ln813_2491' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7691 [1/1] (0.00ns)   --->   "%sext_ln813_528 = sext i15 %add_ln813_2491"   --->   Operation 7691 'sext' 'sext_ln813_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7692 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2492 = add i16 %sext_ln813_528, i16 %add_ln813_2488"   --->   Operation 7692 'add' 'add_ln813_2492' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2496 = add i16 %sext_ln818_437, i16 %sext_ln818_477"   --->   Operation 7693 'add' 'add_ln813_2496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7694 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2497 = add i16 %add_ln813_2496, i16 %sext_ln818_434"   --->   Operation 7694 'add' 'add_ln813_2497' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2498 = add i16 %sext_ln818_510, i16 %sext_ln818_529"   --->   Operation 7695 'add' 'add_ln813_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7696 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2499 = add i16 %add_ln813_2498, i16 %sext_ln818_491"   --->   Operation 7696 'add' 'add_ln813_2499' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7697 [1/1] (0.77ns)   --->   "%add_ln813_2501 = add i16 %sext_ln818_559, i16 %sext_ln818_570"   --->   Operation 7697 'add' 'add_ln813_2501' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7698 [1/1] (0.75ns)   --->   "%add_ln813_2503 = add i14 %sext_ln17_409, i14 %sext_ln17_422"   --->   Operation 7698 'add' 'add_ln813_2503' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7699 [1/1] (0.00ns)   --->   "%sext_ln813_529 = sext i14 %add_ln813_2503"   --->   Operation 7699 'sext' 'sext_ln813_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7700 [1/1] (0.76ns)   --->   "%add_ln813_2504 = add i15 %sext_ln17_449, i15 %sext_ln17_457"   --->   Operation 7700 'add' 'add_ln813_2504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7701 [1/1] (0.00ns)   --->   "%sext_ln813_530 = sext i15 %add_ln813_2504"   --->   Operation 7701 'sext' 'sext_ln813_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7702 [1/1] (0.77ns)   --->   "%add_ln813_2505 = add i16 %sext_ln813_530, i16 %sext_ln813_529"   --->   Operation 7702 'add' 'add_ln813_2505' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2508 = add i16 %sext_ln818_662, i16 %sext_ln818_679"   --->   Operation 7703 'add' 'add_ln813_2508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7704 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2509 = add i16 %add_ln813_2508, i16 %sext_ln818_644"   --->   Operation 7704 'add' 'add_ln813_2509' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7705 [1/1] (0.74ns)   --->   "%add_ln813_2510 = add i13 %sext_ln17_494, i13 %sext_ln17_513"   --->   Operation 7705 'add' 'add_ln813_2510' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7706 [1/1] (0.00ns)   --->   "%sext_ln813_531 = sext i13 %add_ln813_2510"   --->   Operation 7706 'sext' 'sext_ln813_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2511 = add i16 %sext_ln818_716, i16 %sext_ln818_737"   --->   Operation 7707 'add' 'add_ln813_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7708 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2512 = add i16 %add_ln813_2511, i16 %sext_ln813_531"   --->   Operation 7708 'add' 'add_ln813_2512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7709 [1/1] (0.76ns)   --->   "%add_ln813_2514 = add i15 %sext_ln17_552, i15 %sext_ln17_566"   --->   Operation 7709 'add' 'add_ln813_2514' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2516 = add i16 %sext_ln818_796, i16 %mult_V_1587"   --->   Operation 7710 'add' 'add_ln813_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7711 [1/1] (0.77ns)   --->   "%add_ln813_2517 = add i16 %sext_ln818_829, i16 %sext_ln818_840"   --->   Operation 7711 'add' 'add_ln813_2517' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7712 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2518 = add i16 %add_ln813_2517, i16 %add_ln813_2516"   --->   Operation 7712 'add' 'add_ln813_2518' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7713 [1/1] (0.77ns)   --->   "%add_ln813_2522 = add i16 %sext_ln818_860, i16 %sext_ln818_872"   --->   Operation 7713 'add' 'add_ln813_2522' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2523 = add i16 %add_ln813_2522, i16 %sext_ln818_850"   --->   Operation 7714 'add' 'add_ln813_2523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2524 = add i16 %mult_V_1830, i16 %sext_ln818_949"   --->   Operation 7715 'add' 'add_ln813_2524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7716 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2525 = add i16 %add_ln813_2524, i16 %sext_ln818_920"   --->   Operation 7716 'add' 'add_ln813_2525' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7717 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2526 = add i16 %add_ln813_2525, i16 %add_ln813_2523"   --->   Operation 7717 'add' 'add_ln813_2526' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7718 [1/1] (0.78ns)   --->   "%add_ln813_2527 = add i16 %sext_ln818_1000, i16 %mult_V_2029"   --->   Operation 7718 'add' 'add_ln813_2527' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2529 = add i16 %sext_ln818_1045, i16 %sext_ln818_1060"   --->   Operation 7719 'add' 'add_ln813_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7720 [1/1] (0.75ns)   --->   "%add_ln813_2530 = add i14 %sext_ln17_826, i14 %sext_ln17_836"   --->   Operation 7720 'add' 'add_ln813_2530' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7721 [1/1] (0.00ns)   --->   "%sext_ln813_533 = sext i14 %add_ln813_2530"   --->   Operation 7721 'sext' 'sext_ln813_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7722 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2531 = add i16 %sext_ln813_533, i16 %add_ln813_2529"   --->   Operation 7722 'add' 'add_ln813_2531' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2534 = add i16 %sext_ln818_1124, i16 %sext_ln818_1140"   --->   Operation 7723 'add' 'add_ln813_2534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7724 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2535 = add i16 %add_ln813_2534, i16 %sext_ln818_1106"   --->   Operation 7724 'add' 'add_ln813_2535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7725 [1/1] (0.76ns)   --->   "%add_ln813_2536 = add i15 %sext_ln17_884, i15 %sext_ln17_890"   --->   Operation 7725 'add' 'add_ln813_2536' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7726 [1/1] (0.00ns)   --->   "%sext_ln813_534 = sext i15 %add_ln813_2536"   --->   Operation 7726 'sext' 'sext_ln813_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2537 = add i16 %sext_ln818_1185, i16 %sext_ln818_1194"   --->   Operation 7727 'add' 'add_ln813_2537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7728 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2538 = add i16 %add_ln813_2537, i16 %sext_ln813_534"   --->   Operation 7728 'add' 'add_ln813_2538' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7729 [1/1] (0.77ns)   --->   "%add_ln813_2540 = add i16 %sext_ln818_1218, i16 %sext_ln818_1229"   --->   Operation 7729 'add' 'add_ln813_2540' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2541 = add i16 %add_ln813_2540, i16 %sext_ln818_1204"   --->   Operation 7730 'add' 'add_ln813_2541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7731 [1/1] (0.70ns)   --->   "%add_ln813_2542 = add i8 %sext_ln17_989, i8 %sext_ln17_684"   --->   Operation 7731 'add' 'add_ln813_2542' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7732 [1/1] (0.00ns)   --->   "%sext_ln813_535 = sext i8 %add_ln813_2542"   --->   Operation 7732 'sext' 'sext_ln813_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7733 [1/1] (0.70ns)   --->   "%add_ln813_2543 = add i7 %sext_ln17_45, i7 30"   --->   Operation 7733 'add' 'add_ln813_2543' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7734 [1/1] (0.00ns)   --->   "%sext_ln813_536 = sext i7 %add_ln813_2543"   --->   Operation 7734 'sext' 'sext_ln813_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7735 [1/1] (0.70ns)   --->   "%add_ln813_2544 = add i9 %sext_ln813_536, i9 %sext_ln813_535"   --->   Operation 7735 'add' 'add_ln813_2544' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7736 [1/1] (0.00ns)   --->   "%sext_ln813_537 = sext i9 %add_ln813_2544"   --->   Operation 7736 'sext' 'sext_ln813_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7737 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2545 = add i16 %sext_ln813_537, i16 %add_ln813_2541"   --->   Operation 7737 'add' 'add_ln813_2545' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7738 [1/1] (0.76ns)   --->   "%add_ln813_2549 = add i15 %sext_ln17_295, i15 %sext_ln17_308"   --->   Operation 7738 'add' 'add_ln813_2549' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7739 [1/1] (0.00ns)   --->   "%sext_ln813_538 = sext i15 %add_ln813_2549"   --->   Operation 7739 'sext' 'sext_ln813_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7740 [1/1] (0.77ns)   --->   "%add_ln813_2550 = add i16 %sext_ln813_538, i16 %sext_ln818_435"   --->   Operation 7740 'add' 'add_ln813_2550' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7741 [1/1] (0.76ns)   --->   "%add_ln813_2551 = add i15 %sext_ln17_320, i15 %sext_ln17_335"   --->   Operation 7741 'add' 'add_ln813_2551' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7742 [1/1] (0.00ns)   --->   "%sext_ln813_539 = sext i15 %add_ln813_2551"   --->   Operation 7742 'sext' 'sext_ln813_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7743 [1/1] (0.76ns)   --->   "%add_ln813_2552 = add i15 %sext_ln17_351, i15 %sext_ln17_363"   --->   Operation 7743 'add' 'add_ln813_2552' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7744 [1/1] (0.00ns)   --->   "%sext_ln813_540 = sext i15 %add_ln813_2552"   --->   Operation 7744 'sext' 'sext_ln813_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7745 [1/1] (0.77ns)   --->   "%add_ln813_2553 = add i16 %sext_ln813_540, i16 %sext_ln813_539"   --->   Operation 7745 'add' 'add_ln813_2553' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7746 [1/1] (0.77ns)   --->   "%add_ln813_2555 = add i16 %sext_ln818_582, i16 %sext_ln818_591"   --->   Operation 7746 'add' 'add_ln813_2555' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7747 [1/1] (0.76ns)   --->   "%add_ln813_2557 = add i15 %sext_ln17_438, i15 %sext_ln17_450"   --->   Operation 7747 'add' 'add_ln813_2557' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7748 [1/1] (0.00ns)   --->   "%sext_ln813_541 = sext i15 %add_ln813_2557"   --->   Operation 7748 'sext' 'sext_ln813_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2558 = add i16 %sext_ln818_632, i16 %sext_ln818_645"   --->   Operation 7749 'add' 'add_ln813_2558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7750 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2559 = add i16 %add_ln813_2558, i16 %sext_ln813_541"   --->   Operation 7750 'add' 'add_ln813_2559' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7751 [1/1] (0.74ns)   --->   "%add_ln813_2562 = add i13 %sext_ln813_519, i13 %sext_ln17_489"   --->   Operation 7751 'add' 'add_ln813_2562' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2563 = add i16 %sext_ln818_717, i16 %sext_ln818_738"   --->   Operation 7752 'add' 'add_ln813_2563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7753 [1/1] (0.77ns)   --->   "%add_ln813_2564 = add i16 %sext_ln818_755, i16 %sext_ln818_768"   --->   Operation 7753 'add' 'add_ln813_2564' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7754 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2565 = add i16 %add_ln813_2564, i16 %add_ln813_2563"   --->   Operation 7754 'add' 'add_ln813_2565' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7755 [1/1] (0.72ns)   --->   "%add_ln813_2567 = add i11 %sext_ln17_567, i11 %sext_ln17_574"   --->   Operation 7755 'add' 'add_ln813_2567' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7756 [1/1] (0.78ns)   --->   "%add_ln813_2568 = add i16 %mult_V_1588, i16 %sext_ln818_818"   --->   Operation 7756 'add' 'add_ln813_2568' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7757 [1/1] (0.76ns)   --->   "%add_ln813_2570 = add i15 %sext_ln17_618, i15 %sext_ln17_655"   --->   Operation 7757 'add' 'add_ln813_2570' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7758 [1/1] (0.00ns)   --->   "%sext_ln813_544 = sext i15 %add_ln813_2570"   --->   Operation 7758 'sext' 'sext_ln813_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7759 [1/1] (0.76ns)   --->   "%add_ln813_2571 = add i15 %sext_ln17_676, i15 %sext_ln17_686"   --->   Operation 7759 'add' 'add_ln813_2571' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7760 [1/1] (0.00ns)   --->   "%sext_ln813_545 = sext i15 %add_ln813_2571"   --->   Operation 7760 'sext' 'sext_ln813_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7761 [1/1] (0.77ns)   --->   "%add_ln813_2572 = add i16 %sext_ln813_545, i16 %sext_ln813_544"   --->   Operation 7761 'add' 'add_ln813_2572' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7762 [1/1] (0.76ns)   --->   "%add_ln813_2576 = add i15 %sext_ln17_699, i15 %sext_ln17_712"   --->   Operation 7762 'add' 'add_ln813_2576' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7763 [1/1] (0.00ns)   --->   "%sext_ln813_546 = sext i15 %add_ln813_2576"   --->   Operation 7763 'sext' 'sext_ln813_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2577 = add i16 %sext_ln813_546, i16 %sext_ln818_921"   --->   Operation 7764 'add' 'add_ln813_2577' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7765 [1/1] (0.70ns)   --->   "%add_ln813_2578 = add i8 %sext_ln17_722, i8 %sext_ln17_729"   --->   Operation 7765 'add' 'add_ln813_2578' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7766 [1/1] (0.00ns)   --->   "%sext_ln813_547 = sext i8 %add_ln813_2578"   --->   Operation 7766 'sext' 'sext_ln813_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2579 = add i15 %sext_ln17_749, i15 %sext_ln17_766"   --->   Operation 7767 'add' 'add_ln813_2579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7768 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2580 = add i15 %add_ln813_2579, i15 %sext_ln813_547"   --->   Operation 7768 'add' 'add_ln813_2580' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7769 [1/1] (0.00ns)   --->   "%sext_ln813_548 = sext i15 %add_ln813_2580"   --->   Operation 7769 'sext' 'sext_ln813_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7770 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2581 = add i16 %sext_ln813_548, i16 %add_ln813_2577"   --->   Operation 7770 'add' 'add_ln813_2581' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7771 [1/1] (0.77ns)   --->   "%add_ln813_2582 = add i16 %sext_ln818_1030, i16 %sext_ln818_1061"   --->   Operation 7771 'add' 'add_ln813_2582' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2584 = add i16 %sext_ln818_1079, i16 %sext_ln818_1095"   --->   Operation 7772 'add' 'add_ln813_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7773 [1/1] (0.77ns)   --->   "%add_ln813_2585 = add i16 %sext_ln818_1107, i16 %sext_ln818_1125"   --->   Operation 7773 'add' 'add_ln813_2585' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2586 = add i16 %add_ln813_2585, i16 %add_ln813_2584"   --->   Operation 7774 'add' 'add_ln813_2586' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2589 = add i16 %sext_ln818_1151, i16 %sext_ln818_1167"   --->   Operation 7775 'add' 'add_ln813_2589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7776 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2590 = add i16 %add_ln813_2589, i16 %sext_ln818_1134"   --->   Operation 7776 'add' 'add_ln813_2590' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7777 [1/1] (0.75ns)   --->   "%add_ln813_2591 = add i14 %sext_ln17_887, i14 %sext_ln17_912"   --->   Operation 7777 'add' 'add_ln813_2591' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7778 [1/1] (0.00ns)   --->   "%sext_ln813_549 = sext i14 %add_ln813_2591"   --->   Operation 7778 'sext' 'sext_ln813_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7779 [1/1] (0.75ns)   --->   "%add_ln813_2592 = add i14 %sext_ln17_927, i14 %sext_ln17_944"   --->   Operation 7779 'add' 'add_ln813_2592' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7780 [1/1] (0.00ns)   --->   "%sext_ln813_550 = sext i14 %add_ln813_2592"   --->   Operation 7780 'sext' 'sext_ln813_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7781 [1/1] (0.76ns)   --->   "%add_ln813_2593 = add i15 %sext_ln813_550, i15 %sext_ln813_549"   --->   Operation 7781 'add' 'add_ln813_2593' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7782 [1/1] (0.77ns)   --->   "%add_ln813_2595 = add i16 %sext_ln818_1219, i16 %sext_ln818_1230"   --->   Operation 7782 'add' 'add_ln813_2595' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7783 [1/1] (0.77ns)   --->   "%add_ln813_2596 = add i16 %sext_ln818_1232, i16 %sext_ln818_1245"   --->   Operation 7783 'add' 'add_ln813_2596' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2597 = add i16 %add_ln813_2596, i16 %add_ln813_2595"   --->   Operation 7784 'add' 'add_ln813_2597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2598 = add i12 %sext_ln17_16, i12 251"   --->   Operation 7785 'add' 'add_ln813_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7786 [1/1] (0.70ns)   --->   "%add_ln813_2599 = add i8 %sext_ln17_25, i8 %sext_ln17_19"   --->   Operation 7786 'add' 'add_ln813_2599' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7787 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i8 %add_ln813_2599"   --->   Operation 7787 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7788 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2600 = add i12 %sext_ln813_42, i12 %add_ln813_2598"   --->   Operation 7788 'add' 'add_ln813_2600' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7789 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i12 %add_ln813_2600"   --->   Operation 7789 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7790 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2601 = add i16 %sext_ln813_43, i16 %add_ln813_2597"   --->   Operation 7790 'add' 'add_ln813_2601' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7791 [1/1] (0.75ns)   --->   "%add_ln813_2605 = add i14 %sext_ln17_281, i14 %sext_ln17_282"   --->   Operation 7791 'add' 'add_ln813_2605' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7792 [1/1] (0.00ns)   --->   "%sext_ln813_552 = sext i14 %add_ln813_2605"   --->   Operation 7792 'sext' 'sext_ln813_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7793 [1/1] (0.76ns)   --->   "%add_ln813_2606 = add i15 %sext_ln813_552, i15 %sext_ln17_263"   --->   Operation 7793 'add' 'add_ln813_2606' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7794 [1/1] (0.76ns)   --->   "%add_ln813_2607 = add i15 %sext_ln17_303, i15 %sext_ln17_321"   --->   Operation 7794 'add' 'add_ln813_2607' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7795 [1/1] (0.00ns)   --->   "%sext_ln813_554 = sext i15 %add_ln813_2607"   --->   Operation 7795 'sext' 'sext_ln813_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2608 = add i16 %sext_ln818_481, i16 %mult_V_1014"   --->   Operation 7796 'add' 'add_ln813_2608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7797 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2609 = add i16 %add_ln813_2608, i16 %sext_ln813_554"   --->   Operation 7797 'add' 'add_ln813_2609' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7798 [1/1] (0.77ns)   --->   "%add_ln813_2611 = add i16 %sext_ln818_546, i16 %sext_ln818_560"   --->   Operation 7798 'add' 'add_ln813_2611' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7799 [1/1] (0.74ns)   --->   "%add_ln813_2612 = add i13 %sext_ln17_364, i13 %sext_ln17_392"   --->   Operation 7799 'add' 'add_ln813_2612' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7800 [1/1] (0.00ns)   --->   "%sext_ln813_555 = sext i13 %add_ln813_2612"   --->   Operation 7800 'sext' 'sext_ln813_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2613 = add i16 %sext_ln813_555, i16 %add_ln813_2611"   --->   Operation 7801 'add' 'add_ln813_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2614 = add i14 %sext_ln17_410, i14 %sext_ln17_423"   --->   Operation 7802 'add' 'add_ln813_2614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7803 [1/1] (0.73ns)   --->   "%add_ln813_2615 = add i12 %sext_ln17_439, i12 %sext_ln17_451"   --->   Operation 7803 'add' 'add_ln813_2615' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7804 [1/1] (0.00ns)   --->   "%sext_ln813_556 = sext i12 %add_ln813_2615"   --->   Operation 7804 'sext' 'sext_ln813_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7805 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2616 = add i14 %sext_ln813_556, i14 %add_ln813_2614"   --->   Operation 7805 'add' 'add_ln813_2616' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7806 [1/1] (0.00ns)   --->   "%sext_ln813_557 = sext i14 %add_ln813_2616"   --->   Operation 7806 'sext' 'sext_ln813_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7807 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2617 = add i16 %sext_ln813_557, i16 %add_ln813_2613"   --->   Operation 7807 'add' 'add_ln813_2617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7808 [1/1] (0.70ns)   --->   "%add_ln813_2619 = add i8 %sext_ln17_465, i8 %sext_ln17_476"   --->   Operation 7808 'add' 'add_ln813_2619' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7809 [1/1] (0.00ns)   --->   "%sext_ln813_558 = sext i8 %add_ln813_2619"   --->   Operation 7809 'sext' 'sext_ln813_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7810 [1/1] (0.76ns)   --->   "%add_ln813_2620 = add i15 %sext_ln813_558, i15 %sext_ln17_464"   --->   Operation 7810 'add' 'add_ln813_2620' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2621 = add i16 %sext_ln818_680, i16 %mult_V_1369"   --->   Operation 7811 'add' 'add_ln813_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7812 [1/1] (0.77ns)   --->   "%add_ln813_2622 = add i16 %sext_ln818_701, i16 %sext_ln818_718"   --->   Operation 7812 'add' 'add_ln813_2622' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7813 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2623 = add i16 %add_ln813_2622, i16 %add_ln813_2621"   --->   Operation 7813 'add' 'add_ln813_2623' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7814 [1/1] (0.78ns)   --->   "%add_ln813_2625 = add i16 %sext_ln818_739, i16 %mult_V_1475"   --->   Operation 7814 'add' 'add_ln813_2625' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7815 [1/1] (0.77ns)   --->   "%add_ln813_2626 = add i16 %sext_ln818_769, i16 %sext_ln818_782"   --->   Operation 7815 'add' 'add_ln813_2626' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2628 = add i16 %sext_ln818_797, i16 %sext_ln818_809"   --->   Operation 7816 'add' 'add_ln813_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7817 [1/1] (0.77ns)   --->   "%add_ln813_2629 = add i16 %sext_ln818_819, i16 %sext_ln818_830"   --->   Operation 7817 'add' 'add_ln813_2629' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7818 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2630 = add i16 %add_ln813_2629, i16 %add_ln813_2628"   --->   Operation 7818 'add' 'add_ln813_2630' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2634 = add i15 %sext_ln17_656, i15 %sext_ln17_660"   --->   Operation 7819 'add' 'add_ln813_2634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7820 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2635 = add i15 %add_ln813_2634, i15 %sext_ln17_628"   --->   Operation 7820 'add' 'add_ln813_2635' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7821 [1/1] (0.00ns)   --->   "%sext_ln813_560 = sext i15 %add_ln813_2635"   --->   Operation 7821 'sext' 'sext_ln813_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7822 [1/1] (0.77ns)   --->   "%add_ln813_2636 = add i16 %sext_ln818_892, i16 %sext_ln818_904"   --->   Operation 7822 'add' 'add_ln813_2636' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7823 [1/1] (0.78ns)   --->   "%add_ln813_2637 = add i16 %mult_V_1809, i16 %sext_ln818_950"   --->   Operation 7823 'add' 'add_ln813_2637' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2638 = add i16 %add_ln813_2637, i16 %add_ln813_2636"   --->   Operation 7824 'add' 'add_ln813_2638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7825 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2639 = add i16 %add_ln813_2638, i16 %sext_ln813_560"   --->   Operation 7825 'add' 'add_ln813_2639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7826 [1/1] (0.77ns)   --->   "%add_ln813_2640 = add i16 %sext_ln818_960, i16 %sext_ln818_970"   --->   Operation 7826 'add' 'add_ln813_2640' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7827 [1/1] (0.78ns)   --->   "%add_ln813_2641 = add i16 %sext_ln818_980, i16 %mult_V_1976"   --->   Operation 7827 'add' 'add_ln813_2641' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2643 = add i16 %sext_ln818_1016, i16 %sext_ln818_1031"   --->   Operation 7828 'add' 'add_ln813_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7829 [1/1] (0.77ns)   --->   "%add_ln813_2644 = add i16 %sext_ln818_1046, i16 %sext_ln818_1062"   --->   Operation 7829 'add' 'add_ln813_2644' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7830 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2645 = add i16 %add_ln813_2644, i16 %add_ln813_2643"   --->   Operation 7830 'add' 'add_ln813_2645' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2648 = add i16 %mult_V_2113, i16 %sext_ln818_1096"   --->   Operation 7831 'add' 'add_ln813_2648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7832 [1/1] (0.75ns)   --->   "%add_ln813_2649 = add i14 %sext_ln17_848, i14 %sext_ln17_861"   --->   Operation 7832 'add' 'add_ln813_2649' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7833 [1/1] (0.00ns)   --->   "%sext_ln813_561 = sext i14 %add_ln813_2649"   --->   Operation 7833 'sext' 'sext_ln813_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7834 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2650 = add i16 %sext_ln813_561, i16 %add_ln813_2648"   --->   Operation 7834 'add' 'add_ln813_2650' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7835 [1/1] (0.76ns)   --->   "%add_ln813_2651 = add i15 %sext_ln17_885, i15 %sext_ln17_901"   --->   Operation 7835 'add' 'add_ln813_2651' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7836 [1/1] (0.00ns)   --->   "%sext_ln813_562 = sext i15 %add_ln813_2651"   --->   Operation 7836 'sext' 'sext_ln813_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2652 = add i16 %mult_V_2318, i16 %sext_ln818_1195"   --->   Operation 7837 'add' 'add_ln813_2652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7838 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2653 = add i16 %add_ln813_2652, i16 %sext_ln813_562"   --->   Operation 7838 'add' 'add_ln813_2653' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7839 [1/1] (0.75ns)   --->   "%add_ln813_2655 = add i14 %sext_ln17_945, i14 %sext_ln17_950"   --->   Operation 7839 'add' 'add_ln813_2655' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7840 [1/1] (0.00ns)   --->   "%sext_ln813_563 = sext i14 %add_ln813_2655"   --->   Operation 7840 'sext' 'sext_ln813_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7841 [1/1] (0.77ns)   --->   "%add_ln813_2656 = add i16 %sext_ln818_1231, i16 %sext_ln818_1240"   --->   Operation 7841 'add' 'add_ln813_2656' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2657 = add i16 %add_ln813_2656, i16 %sext_ln813_563"   --->   Operation 7842 'add' 'add_ln813_2657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2658 = add i16 %sext_ln818_1246, i16 %sext_ln818_991"   --->   Operation 7843 'add' 'add_ln813_2658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7844 [1/1] (0.72ns)   --->   "%add_ln813_2659 = add i10 %sext_ln17_42, i10 742"   --->   Operation 7844 'add' 'add_ln813_2659' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7845 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i10 %add_ln813_2659"   --->   Operation 7845 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2660 = add i16 %sext_ln813_44, i16 %add_ln813_2658"   --->   Operation 7846 'add' 'add_ln813_2660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7847 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2661 = add i16 %add_ln813_2660, i16 %add_ln813_2657"   --->   Operation 7847 'add' 'add_ln813_2661' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2665 = add i16 %mult_V_882, i16 %sext_ln818_453"   --->   Operation 7848 'add' 'add_ln813_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7849 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2666 = add i16 %add_ln813_2665, i16 %sext_ln818_436"   --->   Operation 7849 'add' 'add_ln813_2666' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2667 = add i16 %mult_V_930, i16 %sext_ln818_492"   --->   Operation 7850 'add' 'add_ln813_2667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7851 [1/1] (0.78ns)   --->   "%add_ln813_2668 = add i16 %sext_ln818_511, i16 %mult_V_1069"   --->   Operation 7851 'add' 'add_ln813_2668' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7852 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2669 = add i16 %add_ln813_2668, i16 %add_ln813_2667"   --->   Operation 7852 'add' 'add_ln813_2669' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7853 [1/1] (0.77ns)   --->   "%add_ln813_2671 = add i16 %sext_ln818_561, i16 %sext_ln818_571"   --->   Operation 7853 'add' 'add_ln813_2671' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7854 [1/1] (0.76ns)   --->   "%add_ln813_2672 = add i15 %sext_ln17_378, i15 %sext_ln17_427"   --->   Operation 7854 'add' 'add_ln813_2672' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2674 = add i16 %sext_ln818_618, i16 %sext_ln818_633"   --->   Operation 7855 'add' 'add_ln813_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7856 [1/1] (0.77ns)   --->   "%add_ln813_2675 = add i16 %sext_ln818_646, i16 %sext_ln818_663"   --->   Operation 7856 'add' 'add_ln813_2675' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7857 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2676 = add i16 %add_ln813_2675, i16 %add_ln813_2674"   --->   Operation 7857 'add' 'add_ln813_2676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7858 [1/1] (0.76ns)   --->   "%add_ln813_2679 = add i15 %sext_ln17_501, i15 %sext_ln17_514"   --->   Operation 7858 'add' 'add_ln813_2679' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7859 [1/1] (0.00ns)   --->   "%sext_ln813_565 = sext i15 %add_ln813_2679"   --->   Operation 7859 'sext' 'sext_ln813_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7860 [1/1] (0.77ns)   --->   "%add_ln813_2680 = add i16 %sext_ln813_565, i16 %sext_ln818_681"   --->   Operation 7860 'add' 'add_ln813_2680' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2681 = add i16 %sext_ln818_719, i16 %sext_ln818_740"   --->   Operation 7861 'add' 'add_ln813_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7862 [1/1] (0.78ns)   --->   "%add_ln813_2682 = add i16 %mult_V_1476, i16 %sext_ln818_770"   --->   Operation 7862 'add' 'add_ln813_2682' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7863 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2683 = add i16 %add_ln813_2682, i16 %add_ln813_2681"   --->   Operation 7863 'add' 'add_ln813_2683' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7864 [1/1] (0.77ns)   --->   "%add_ln813_2685 = add i16 %sext_ln818_783, i16 %sext_ln818_798"   --->   Operation 7864 'add' 'add_ln813_2685' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7865 [1/1] (0.76ns)   --->   "%add_ln813_2686 = add i15 %sext_ln17_593, i15 %sext_ln17_604"   --->   Operation 7865 'add' 'add_ln813_2686' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2688 = add i16 %sext_ln818_841, i16 %mult_V_1681"   --->   Operation 7866 'add' 'add_ln813_2688' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7867 [1/1] (0.77ns)   --->   "%add_ln813_2689 = add i16 %sext_ln818_861, i16 %sext_ln818_873"   --->   Operation 7867 'add' 'add_ln813_2689' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7868 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2690 = add i16 %add_ln813_2689, i16 %add_ln813_2688"   --->   Operation 7868 'add' 'add_ln813_2690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7869 [1/1] (0.76ns)   --->   "%add_ln813_2694 = add i15 %sext_ln17_687, i15 %sext_ln17_696"   --->   Operation 7869 'add' 'add_ln813_2694' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2696 = add i16 %sext_ln818_935, i16 %sext_ln818_951"   --->   Operation 7870 'add' 'add_ln813_2696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7871 [1/1] (0.77ns)   --->   "%add_ln813_2697 = add i16 %sext_ln818_961, i16 %sext_ln818_962"   --->   Operation 7871 'add' 'add_ln813_2697' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2698 = add i16 %add_ln813_2697, i16 %add_ln813_2696"   --->   Operation 7872 'add' 'add_ln813_2698' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7873 [1/1] (0.74ns)   --->   "%add_ln813_2700 = add i13 %sext_ln17_750, i13 %sext_ln17_756"   --->   Operation 7873 'add' 'add_ln813_2700' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7874 [1/1] (0.78ns)   --->   "%add_ln813_2701 = add i16 %mult_V_1977, i16 %sext_ln818_1017"   --->   Operation 7874 'add' 'add_ln813_2701' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2703 = add i16 %sext_ln818_1032, i16 %sext_ln818_1063"   --->   Operation 7875 'add' 'add_ln813_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7876 [1/1] (0.78ns)   --->   "%add_ln813_2704 = add i16 %mult_V_2114, i16 %sext_ln818_1108"   --->   Operation 7876 'add' 'add_ln813_2704' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7877 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2705 = add i16 %add_ln813_2704, i16 %add_ln813_2703"   --->   Operation 7877 'add' 'add_ln813_2705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2708 = add i16 %sext_ln818_1126, i16 %mult_V_2225"   --->   Operation 7878 'add' 'add_ln813_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7879 [1/1] (0.76ns)   --->   "%add_ln813_2709 = add i15 %sext_ln17_877, i15 %sext_ln17_886"   --->   Operation 7879 'add' 'add_ln813_2709' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7880 [1/1] (0.00ns)   --->   "%sext_ln813_569 = sext i15 %add_ln813_2709"   --->   Operation 7880 'sext' 'sext_ln813_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7881 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2710 = add i16 %sext_ln813_569, i16 %add_ln813_2708"   --->   Operation 7881 'add' 'add_ln813_2710' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2711 = add i16 %sext_ln818_1176, i16 %mult_V_2319"   --->   Operation 7882 'add' 'add_ln813_2711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7883 [1/1] (0.78ns)   --->   "%add_ln813_2712 = add i16 %mult_V_2345, i16 %sext_ln818_1205"   --->   Operation 7883 'add' 'add_ln813_2712' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7884 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2713 = add i16 %add_ln813_2712, i16 %add_ln813_2711"   --->   Operation 7884 'add' 'add_ln813_2713' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7885 [1/1] (0.75ns)   --->   "%add_ln813_2715 = add i14 %sext_ln17_957, i14 %sext_ln17_970"   --->   Operation 7885 'add' 'add_ln813_2715' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7886 [1/1] (0.00ns)   --->   "%sext_ln813_570 = sext i14 %add_ln813_2715"   --->   Operation 7886 'sext' 'sext_ln813_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7887 [1/1] (0.75ns)   --->   "%add_ln813_2716 = add i14 %sext_ln17_985, i14 %sext_ln17_1000"   --->   Operation 7887 'add' 'add_ln813_2716' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7888 [1/1] (0.00ns)   --->   "%sext_ln813_571 = sext i14 %add_ln813_2716"   --->   Operation 7888 'sext' 'sext_ln813_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2717 = add i15 %sext_ln813_571, i15 %sext_ln813_570"   --->   Operation 7889 'add' 'add_ln813_2717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7890 [1/1] (0.70ns)   --->   "%add_ln813_2718 = add i8 %sext_ln17_25, i8 140"   --->   Operation 7890 'add' 'add_ln813_2718' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7891 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i8 %add_ln813_2718"   --->   Operation 7891 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7892 [1/1] (0.70ns)   --->   "%add_ln813_2719 = add i8 %sext_ln17_35, i8 %sext_ln17_49"   --->   Operation 7892 'add' 'add_ln813_2719' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7893 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i8 %add_ln813_2719"   --->   Operation 7893 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7894 [1/1] (0.70ns)   --->   "%add_ln813_2720 = add i10 %sext_ln813_45, i10 %zext_ln813_13"   --->   Operation 7894 'add' 'add_ln813_2720' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7895 [1/1] (0.00ns)   --->   "%sext_ln813_572 = sext i10 %add_ln813_2720"   --->   Operation 7895 'sext' 'sext_ln813_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7896 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2721 = add i15 %sext_ln813_572, i15 %add_ln813_2717"   --->   Operation 7896 'add' 'add_ln813_2721' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 7897 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7897 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7898 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2048, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7898 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7899 [1/1] (0.00ns)   --->   "%sext_ln818_508 = sext i14 %mult_V_1009"   --->   Operation 7899 'sext' 'sext_ln818_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7900 [1/1] (0.00ns)   --->   "%sext_ln818_512 = sext i14 %mult_V_1016"   --->   Operation 7900 'sext' 'sext_ln818_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7901 [1/1] (0.00ns)   --->   "%sext_ln818_518 = sext i13 %mult_V_1025"   --->   Operation 7901 'sext' 'sext_ln818_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7902 [1/1] (0.00ns)   --->   "%sext_ln818_519 = sext i13 %mult_V_1027"   --->   Operation 7902 'sext' 'sext_ln818_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7903 [1/1] (0.00ns)   --->   "%sext_ln818_545 = sext i14 %mult_V_1066"   --->   Operation 7903 'sext' 'sext_ln818_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7904 [1/1] (0.00ns)   --->   "%sext_ln17_487 = sext i12 %mult_V_1337" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 7904 'sext' 'sext_ln17_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7905 [1/1] (0.00ns)   --->   "%sext_ln818_729 = sext i13 %mult_V_1433"   --->   Operation 7905 'sext' 'sext_ln818_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7906 [1/1] (0.00ns)   --->   "%sext_ln818_747 = sext i15 %mult_V_1464"   --->   Operation 7906 'sext' 'sext_ln818_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7907 [1/1] (0.00ns)   --->   "%sext_ln818_750 = sext i11 %mult_V_1467"   --->   Operation 7907 'sext' 'sext_ln818_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7908 [1/1] (0.00ns)   --->   "%sext_ln818_754 = sext i14 %mult_V_1473"   --->   Operation 7908 'sext' 'sext_ln818_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7909 [1/1] (0.00ns)   --->   "%sext_ln818_763 = sext i14 %mult_V_1494"   --->   Operation 7909 'sext' 'sext_ln818_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7910 [1/1] (0.00ns)   --->   "%sext_ln818_824 = sext i15 %mult_V_1620"   --->   Operation 7910 'sext' 'sext_ln818_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7911 [1/1] (0.00ns)   --->   "%sext_ln818_836 = sext i14 %mult_V_1648"   --->   Operation 7911 'sext' 'sext_ln818_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7912 [1/1] (0.00ns)   --->   "%sext_ln818_844 = sext i14 %mult_V_1666"   --->   Operation 7912 'sext' 'sext_ln818_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7913 [1/1] (0.00ns)   --->   "%sext_ln818_846 = sext i15 %mult_V_1672"   --->   Operation 7913 'sext' 'sext_ln818_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7914 [1/1] (0.00ns)   --->   "%sext_ln818_847 = sext i15 %mult_V_1674"   --->   Operation 7914 'sext' 'sext_ln818_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7915 [1/1] (0.00ns)   --->   "%sext_ln818_849 = sext i14 %mult_V_1679"   --->   Operation 7915 'sext' 'sext_ln818_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7916 [1/1] (0.00ns)   --->   "%sext_ln818_851 = sext i15 %mult_V_1682"   --->   Operation 7916 'sext' 'sext_ln818_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7917 [1/1] (0.00ns)   --->   "%sext_ln818_854 = sext i15 %mult_V_1689"   --->   Operation 7917 'sext' 'sext_ln818_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7918 [1/1] (0.00ns)   --->   "%sext_ln818_864 = sext i11 %mult_V_1715"   --->   Operation 7918 'sext' 'sext_ln818_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7919 [1/1] (0.00ns)   --->   "%sext_ln818_865 = sext i7 %mult_V_1716"   --->   Operation 7919 'sext' 'sext_ln818_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7920 [1/1] (0.00ns)   --->   "%sext_ln818_870 = sext i15 %mult_V_1726"   --->   Operation 7920 'sext' 'sext_ln818_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7921 [1/1] (0.00ns)   --->   "%sext_ln818_876 = sext i15 %mult_V_1734"   --->   Operation 7921 'sext' 'sext_ln818_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7922 [1/1] (0.00ns)   --->   "%sext_ln818_879 = sext i15 %mult_V_1737"   --->   Operation 7922 'sext' 'sext_ln818_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7923 [1/1] (0.00ns)   --->   "%sext_ln818_886 = sext i14 %mult_V_1747"   --->   Operation 7923 'sext' 'sext_ln818_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7924 [1/1] (0.00ns)   --->   "%sext_ln17_673 = sext i14 %mult_V_1747" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 7924 'sext' 'sext_ln17_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7925 [1/1] (0.00ns)   --->   "%sext_ln818_887 = sext i15 %mult_V_1748"   --->   Operation 7925 'sext' 'sext_ln818_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7926 [1/1] (0.00ns)   --->   "%sext_ln818_893 = sext i15 %mult_V_1757"   --->   Operation 7926 'sext' 'sext_ln818_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7927 [1/1] (0.00ns)   --->   "%sext_ln818_897 = sext i13 %mult_V_1767"   --->   Operation 7927 'sext' 'sext_ln818_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7928 [1/1] (0.00ns)   --->   "%sext_ln17_694 = sext i7 %mult_V_1801" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 7928 'sext' 'sext_ln17_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7929 [1/1] (0.00ns)   --->   "%sext_ln818_919 = sext i13 %mult_V_1806"   --->   Operation 7929 'sext' 'sext_ln818_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7930 [1/1] (0.00ns)   --->   "%sext_ln818_929 = sext i15 %mult_V_1822"   --->   Operation 7930 'sext' 'sext_ln818_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7931 [1/1] (0.00ns)   --->   "%sext_ln818_952 = sext i15 %mult_V_1865"   --->   Operation 7931 'sext' 'sext_ln818_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7932 [1/1] (0.00ns)   --->   "%sext_ln818_958 = sext i12 %mult_V_1881"   --->   Operation 7932 'sext' 'sext_ln818_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7933 [1/1] (0.00ns)   --->   "%sext_ln818_963 = sext i15 %mult_V_1889"   --->   Operation 7933 'sext' 'sext_ln818_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7934 [1/1] (0.00ns)   --->   "%sext_ln818_967 = sext i14 %mult_V_1899"   --->   Operation 7934 'sext' 'sext_ln818_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7935 [1/1] (0.00ns)   --->   "%sext_ln818_976 = sext i13 %mult_V_1916"   --->   Operation 7935 'sext' 'sext_ln818_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7936 [1/1] (0.00ns)   --->   "%sext_ln818_979 = sext i12 %mult_V_1923"   --->   Operation 7936 'sext' 'sext_ln818_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7937 [1/1] (0.00ns)   --->   "%sext_ln818_1015 = sext i10 %mult_V_2002"   --->   Operation 7937 'sext' 'sext_ln818_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7938 [1/1] (0.00ns)   --->   "%sext_ln818_1169 = sext i7 %mult_V_2271"   --->   Operation 7938 'sext' 'sext_ln818_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7939 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i13 %add_ln813_933"   --->   Operation 7939 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7940 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i12 %add_ln813_942"   --->   Operation 7940 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7941 [1/1] (0.75ns)   --->   "%add_ln813_943 = add i14 %sext_ln813_167, i14 %sext_ln813_161"   --->   Operation 7941 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7942 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i14 %add_ln813_943"   --->   Operation 7942 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7943 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i13 %add_ln813_945"   --->   Operation 7943 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_948 = add i16 %add_ln813_947, i16 %sext_ln813_169"   --->   Operation 7944 'add' 'add_ln813_948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7945 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_955 = add i16 %add_ln813_954, i16 %add_ln813_948"   --->   Operation 7945 'add' 'add_ln813_955' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_961 = add i16 %add_ln813_960, i16 %add_ln813_957"   --->   Operation 7946 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7947 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_968 = add i16 %add_ln813_967, i16 %add_ln813_961"   --->   Operation 7947 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_969 = add i16 %add_ln813_968, i16 %add_ln813_955"   --->   Operation 7948 'add' 'add_ln813_969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7949 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i14 %add_ln813_975"   --->   Operation 7949 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_976 = add i16 %sext_ln813_177, i16 %sext_ln818_952"   --->   Operation 7950 'add' 'add_ln813_976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7951 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_980 = add i16 %add_ln813_979, i16 %add_ln813_976"   --->   Operation 7951 'add' 'add_ln813_980' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_981 = add i16 %add_ln813_980, i16 %add_ln813_974"   --->   Operation 7952 'add' 'add_ln813_981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_987 = add i16 %add_ln813_986, i16 %add_ln813_983"   --->   Operation 7953 'add' 'add_ln813_987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7954 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_994 = add i16 %add_ln813_993, i16 %add_ln813_987"   --->   Operation 7954 'add' 'add_ln813_994' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7955 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_995 = add i16 %add_ln813_994, i16 %add_ln813_981"   --->   Operation 7955 'add' 'add_ln813_995' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7956 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_996 = add i16 %add_ln813_995, i16 %add_ln813_969"   --->   Operation 7956 'add' 'add_ln813_996' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1002 = add i16 %add_ln813_1001, i16 %add_ln813_998"   --->   Operation 7957 'add' 'add_ln813_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7958 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1010 = add i16 %add_ln813_1009, i16 %add_ln813_1002"   --->   Operation 7958 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1016 = add i16 %add_ln813_1015, i16 %add_ln813_1012"   --->   Operation 7959 'add' 'add_ln813_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1019 = add i16 %add_ln813_1018, i16 %add_ln813_1017"   --->   Operation 7960 'add' 'add_ln813_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7961 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1023 = add i16 %add_ln813_1022, i16 %add_ln813_1019"   --->   Operation 7961 'add' 'add_ln813_1023' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1024 = add i16 %add_ln813_1023, i16 %add_ln813_1016"   --->   Operation 7962 'add' 'add_ln813_1024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1025 = add i16 %add_ln813_1024, i16 %add_ln813_1010"   --->   Operation 7963 'add' 'add_ln813_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7964 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i14 %add_ln813_1032"   --->   Operation 7964 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1034 = add i16 %add_ln813_1033, i16 %sext_ln813_188"   --->   Operation 7965 'add' 'add_ln813_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7966 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1038 = add i16 %add_ln813_1037, i16 %add_ln813_1034"   --->   Operation 7966 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1039 = add i16 %add_ln813_1038, i16 %add_ln813_1031"   --->   Operation 7967 'add' 'add_ln813_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1046 = add i16 %add_ln813_1045, i16 %add_ln813_1042"   --->   Operation 7968 'add' 'add_ln813_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7969 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1054 = add i16 %add_ln813_1053, i16 %add_ln813_1046"   --->   Operation 7969 'add' 'add_ln813_1054' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7970 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1055 = add i16 %add_ln813_1054, i16 %add_ln813_1039"   --->   Operation 7970 'add' 'add_ln813_1055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1056 = add i16 %add_ln813_1055, i16 %add_ln813_1025"   --->   Operation 7971 'add' 'add_ln813_1056' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1062 = add i16 %add_ln813_1061, i16 %add_ln813_1058"   --->   Operation 7972 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7973 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1069 = add i16 %add_ln813_1068, i16 %add_ln813_1062"   --->   Operation 7973 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1075 = add i16 %add_ln813_1074, i16 %add_ln813_1071"   --->   Operation 7974 'add' 'add_ln813_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1077 = add i16 %add_ln813_1076, i16 %sext_ln818_747"   --->   Operation 7975 'add' 'add_ln813_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7976 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1081 = add i16 %add_ln813_1080, i16 %add_ln813_1077"   --->   Operation 7976 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7977 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1082 = add i16 %add_ln813_1081, i16 %add_ln813_1075"   --->   Operation 7977 'add' 'add_ln813_1082' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1083 = add i16 %add_ln813_1082, i16 %add_ln813_1069"   --->   Operation 7978 'add' 'add_ln813_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7979 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i9 %add_ln813_1084"   --->   Operation 7979 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1085 = add i16 %sext_ln813_195, i16 %sext_ln818_847"   --->   Operation 7980 'add' 'add_ln813_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7981 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1089 = add i16 %add_ln813_1088, i16 %add_ln813_1085"   --->   Operation 7981 'add' 'add_ln813_1089' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1091 = add i16 %add_ln813_1090, i16 %sext_ln818_967"   --->   Operation 7982 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1095 = add i16 %add_ln813_1094, i16 %add_ln813_1091"   --->   Operation 7983 'add' 'add_ln813_1095' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1096 = add i16 %add_ln813_1095, i16 %add_ln813_1089"   --->   Operation 7984 'add' 'add_ln813_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1102 = add i16 %add_ln813_1101, i16 %add_ln813_1098"   --->   Operation 7985 'add' 'add_ln813_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1104 = add i16 %add_ln813_1103, i16 %sext_ln818_1169"   --->   Operation 7986 'add' 'add_ln813_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7987 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i15 %add_ln813_1107"   --->   Operation 7987 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7988 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1108 = add i16 %sext_ln813_200, i16 %add_ln813_1104"   --->   Operation 7988 'add' 'add_ln813_1108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7989 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1109 = add i16 %add_ln813_1108, i16 %add_ln813_1102"   --->   Operation 7989 'add' 'add_ln813_1109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7990 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1110 = add i16 %add_ln813_1109, i16 %add_ln813_1096"   --->   Operation 7990 'add' 'add_ln813_1110' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7991 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1111 = add i16 %add_ln813_1110, i16 %add_ln813_1083"   --->   Operation 7991 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7992 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i15 %add_ln813_1113"   --->   Operation 7992 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1116 = add i16 %add_ln813_1115, i16 %sext_ln813_202"   --->   Operation 7993 'add' 'add_ln813_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7994 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1122 = add i16 %add_ln813_1121, i16 %add_ln813_1116"   --->   Operation 7994 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1127 = add i16 %add_ln813_1126, i16 %add_ln813_1124"   --->   Operation 7995 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7996 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i13 %add_ln813_1132"   --->   Operation 7996 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7997 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1133 = add i16 %sext_ln813_209, i16 %add_ln813_1127"   --->   Operation 7997 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1134 = add i16 %add_ln813_1133, i16 %add_ln813_1122"   --->   Operation 7998 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 7999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1136 = add i16 %add_ln813_1135, i16 %sext_ln818_919"   --->   Operation 7999 'add' 'add_ln813_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1139 = add i16 %add_ln813_1138, i16 %add_ln813_1136"   --->   Operation 8000 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1145 = add i16 %add_ln813_1144, i16 %add_ln813_1139"   --->   Operation 8001 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1150 = add i16 %add_ln813_1149, i16 %add_ln813_1147"   --->   Operation 8002 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8003 [1/1] (0.00ns)   --->   "%sext_ln813_216 = sext i15 %add_ln813_1156"   --->   Operation 8003 'sext' 'sext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8004 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1157 = add i16 %sext_ln813_216, i16 %add_ln813_1150"   --->   Operation 8004 'add' 'add_ln813_1157' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1158 = add i16 %add_ln813_1157, i16 %add_ln813_1145"   --->   Operation 8005 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8006 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1159 = add i16 %add_ln813_1158, i16 %add_ln813_1134"   --->   Operation 8006 'add' 'add_ln813_1159' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1165 = add i16 %add_ln813_1164, i16 %add_ln813_1161"   --->   Operation 8007 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8008 [1/1] (0.00ns)   --->   "%sext_ln813_220 = sext i15 %add_ln813_1166"   --->   Operation 8008 'sext' 'sext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1167 = add i16 %sext_ln813_220, i16 %sext_ln818_512"   --->   Operation 8009 'add' 'add_ln813_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8010 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1171 = add i16 %add_ln813_1170, i16 %add_ln813_1167"   --->   Operation 8010 'add' 'add_ln813_1171' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8011 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1172 = add i16 %add_ln813_1171, i16 %add_ln813_1165"   --->   Operation 8011 'add' 'add_ln813_1172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1178 = add i16 %add_ln813_1177, i16 %add_ln813_1174"   --->   Operation 8012 'add' 'add_ln813_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8013 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1186 = add i16 %add_ln813_1185, i16 %add_ln813_1178"   --->   Operation 8013 'add' 'add_ln813_1186' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1187 = add i16 %add_ln813_1186, i16 %add_ln813_1172"   --->   Operation 8014 'add' 'add_ln813_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1189 = add i16 %add_ln813_1188, i16 %sext_ln818_851"   --->   Operation 8015 'add' 'add_ln813_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8016 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1193 = add i16 %add_ln813_1192, i16 %add_ln813_1189"   --->   Operation 8016 'add' 'add_ln813_1193' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1200 = add i16 %add_ln813_1199, i16 %add_ln813_1193"   --->   Operation 8017 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1206 = add i16 %add_ln813_1205, i16 %add_ln813_1202"   --->   Operation 8018 'add' 'add_ln813_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8019 [1/1] (0.00ns)   --->   "%sext_ln813_229 = sext i14 %add_ln813_1208"   --->   Operation 8019 'sext' 'sext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1209 = add i16 %sext_ln813_229, i16 %add_ln813_1207"   --->   Operation 8020 'add' 'add_ln813_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8021 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1213 = add i16 %add_ln813_1212, i16 %add_ln813_1209"   --->   Operation 8021 'add' 'add_ln813_1213' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8022 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1214 = add i16 %add_ln813_1213, i16 %add_ln813_1206"   --->   Operation 8022 'add' 'add_ln813_1214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8023 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1215 = add i16 %add_ln813_1214, i16 %add_ln813_1200"   --->   Operation 8023 'add' 'add_ln813_1215' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8024 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1216 = add i16 %add_ln813_1215, i16 %add_ln813_1187"   --->   Operation 8024 'add' 'add_ln813_1216' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8025 [1/1] (0.00ns)   --->   "%sext_ln813_231 = sext i15 %add_ln813_1218"   --->   Operation 8025 'sext' 'sext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1222 = add i16 %add_ln813_1221, i16 %sext_ln813_231"   --->   Operation 8026 'add' 'add_ln813_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1225 = add i16 %add_ln813_1224, i16 %add_ln813_1223"   --->   Operation 8027 'add' 'add_ln813_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8028 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1229 = add i16 %add_ln813_1228, i16 %add_ln813_1225"   --->   Operation 8028 'add' 'add_ln813_1229' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8029 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1230 = add i16 %add_ln813_1229, i16 %add_ln813_1222"   --->   Operation 8029 'add' 'add_ln813_1230' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1237 = add i16 %add_ln813_1236, i16 %add_ln813_1233"   --->   Operation 8030 'add' 'add_ln813_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8031 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1245 = add i16 %add_ln813_1244, i16 %add_ln813_1237"   --->   Operation 8031 'add' 'add_ln813_1245' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1246 = add i16 %add_ln813_1245, i16 %add_ln813_1230"   --->   Operation 8032 'add' 'add_ln813_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8033 [1/1] (0.78ns)   --->   "%add_ln813_1253 = add i16 %sext_ln818_963, i16 %mult_V_1906"   --->   Operation 8033 'add' 'add_ln813_1253' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8034 [1/1] (0.00ns)   --->   "%sext_ln813_242 = sext i15 %add_ln813_1254"   --->   Operation 8034 'sext' 'sext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1255 = add i16 %sext_ln813_242, i16 %add_ln813_1253"   --->   Operation 8035 'add' 'add_ln813_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8036 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1259 = add i16 %add_ln813_1258, i16 %add_ln813_1255"   --->   Operation 8036 'add' 'add_ln813_1259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1260 = add i16 %add_ln813_1259, i16 %add_ln813_1252"   --->   Operation 8037 'add' 'add_ln813_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1267 = add i16 %add_ln813_1266, i16 %add_ln813_1263"   --->   Operation 8038 'add' 'add_ln813_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8039 [1/1] (0.00ns)   --->   "%sext_ln813_250 = sext i15 %add_ln813_1274"   --->   Operation 8039 'sext' 'sext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8040 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1275 = add i16 %sext_ln813_250, i16 %add_ln813_1267"   --->   Operation 8040 'add' 'add_ln813_1275' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8041 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1276 = add i16 %add_ln813_1275, i16 %add_ln813_1260"   --->   Operation 8041 'add' 'add_ln813_1276' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8042 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1277 = add i16 %add_ln813_1276, i16 %add_ln813_1246"   --->   Operation 8042 'add' 'add_ln813_1277' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1284 = add i16 %add_ln813_1283, i16 %add_ln813_1280"   --->   Operation 8043 'add' 'add_ln813_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8044 [1/1] (0.00ns)   --->   "%sext_ln813_252 = sext i15 %add_ln813_1285"   --->   Operation 8044 'sext' 'sext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1287 = add i16 %add_ln813_1286, i16 %sext_ln813_252"   --->   Operation 8045 'add' 'add_ln813_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1291 = add i16 %add_ln813_1290, i16 %add_ln813_1287"   --->   Operation 8046 'add' 'add_ln813_1291' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1292 = add i16 %add_ln813_1291, i16 %add_ln813_1284"   --->   Operation 8047 'add' 'add_ln813_1292' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1299 = add i16 %add_ln813_1298, i16 %add_ln813_1295"   --->   Operation 8048 'add' 'add_ln813_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1302 = add i16 %add_ln813_1301, i16 %add_ln813_1300"   --->   Operation 8049 'add' 'add_ln813_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8050 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1306 = add i16 %add_ln813_1305, i16 %add_ln813_1302"   --->   Operation 8050 'add' 'add_ln813_1306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1307 = add i16 %add_ln813_1306, i16 %add_ln813_1299"   --->   Operation 8051 'add' 'add_ln813_1307' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1308 = add i16 %add_ln813_1307, i16 %add_ln813_1292"   --->   Operation 8052 'add' 'add_ln813_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1311 = add i16 %add_ln813_1310, i16 %add_ln813_1309"   --->   Operation 8053 'add' 'add_ln813_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8054 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1315 = add i16 %add_ln813_1314, i16 %add_ln813_1311"   --->   Operation 8054 'add' 'add_ln813_1315' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1318 = add i16 %add_ln813_1317, i16 %add_ln813_1316"   --->   Operation 8055 'add' 'add_ln813_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8056 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1322 = add i16 %add_ln813_1321, i16 %add_ln813_1318"   --->   Operation 8056 'add' 'add_ln813_1322' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1323 = add i16 %add_ln813_1322, i16 %add_ln813_1315"   --->   Operation 8057 'add' 'add_ln813_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1330 = add i16 %add_ln813_1329, i16 %add_ln813_1326"   --->   Operation 8058 'add' 'add_ln813_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8059 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1339 = add i16 %add_ln813_1338, i16 %add_ln813_1330"   --->   Operation 8059 'add' 'add_ln813_1339' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1340 = add i16 %add_ln813_1339, i16 %add_ln813_1323"   --->   Operation 8060 'add' 'add_ln813_1340' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8061 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1341 = add i16 %add_ln813_1340, i16 %add_ln813_1308"   --->   Operation 8061 'add' 'add_ln813_1341' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1348 = add i16 %add_ln813_1347, i16 %add_ln813_1344"   --->   Operation 8062 'add' 'add_ln813_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1351 = add i16 %add_ln813_1350, i16 %add_ln813_1349"   --->   Operation 8063 'add' 'add_ln813_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8064 [1/1] (0.00ns)   --->   "%sext_ln813_264 = sext i15 %add_ln813_1354"   --->   Operation 8064 'sext' 'sext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1355 = add i16 %sext_ln813_264, i16 %add_ln813_1351"   --->   Operation 8065 'add' 'add_ln813_1355' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8066 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1356 = add i16 %add_ln813_1355, i16 %add_ln813_1348"   --->   Operation 8066 'add' 'add_ln813_1356' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8067 [1/1] (0.00ns)   --->   "%sext_ln813_266 = sext i15 %add_ln813_1359"   --->   Operation 8067 'sext' 'sext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1363 = add i16 %add_ln813_1362, i16 %sext_ln813_266"   --->   Operation 8068 'add' 'add_ln813_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8069 [1/1] (0.00ns)   --->   "%sext_ln813_267 = sext i15 %add_ln813_1365"   --->   Operation 8069 'sext' 'sext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1366 = add i16 %sext_ln813_267, i16 %add_ln813_1364"   --->   Operation 8070 'add' 'add_ln813_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8071 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1370 = add i16 %add_ln813_1369, i16 %add_ln813_1366"   --->   Operation 8071 'add' 'add_ln813_1370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8072 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1371 = add i16 %add_ln813_1370, i16 %add_ln813_1363"   --->   Operation 8072 'add' 'add_ln813_1371' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1372 = add i16 %add_ln813_1371, i16 %add_ln813_1356"   --->   Operation 8073 'add' 'add_ln813_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8074 [1/1] (0.00ns)   --->   "%sext_ln813_268 = sext i14 %add_ln813_1373"   --->   Operation 8074 'sext' 'sext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1375 = add i16 %add_ln813_1374, i16 %sext_ln813_268"   --->   Operation 8075 'add' 'add_ln813_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1379 = add i16 %add_ln813_1378, i16 %add_ln813_1375"   --->   Operation 8076 'add' 'add_ln813_1379' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1387 = add i16 %add_ln813_1386, i16 %add_ln813_1379"   --->   Operation 8077 'add' 'add_ln813_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1394 = add i16 %add_ln813_1393, i16 %add_ln813_1390"   --->   Operation 8078 'add' 'add_ln813_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8079 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1403 = add i16 %add_ln813_1402, i16 %add_ln813_1394"   --->   Operation 8079 'add' 'add_ln813_1403' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8080 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1404 = add i16 %add_ln813_1403, i16 %add_ln813_1387"   --->   Operation 8080 'add' 'add_ln813_1404' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8081 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1405 = add i16 %add_ln813_1404, i16 %add_ln813_1372"   --->   Operation 8081 'add' 'add_ln813_1405' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1411 = add i16 %add_ln813_1410, i16 %add_ln813_1407"   --->   Operation 8082 'add' 'add_ln813_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8083 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1419 = add i16 %add_ln813_1418, i16 %add_ln813_1411"   --->   Operation 8083 'add' 'add_ln813_1419' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1425 = add i16 %add_ln813_1424, i16 %add_ln813_1421"   --->   Operation 8084 'add' 'add_ln813_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8085 [1/1] (0.00ns)   --->   "%sext_ln813_283 = sext i15 %add_ln813_1427"   --->   Operation 8085 'sext' 'sext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1428 = add i16 %sext_ln813_283, i16 %add_ln813_1426"   --->   Operation 8086 'add' 'add_ln813_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8087 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1432 = add i16 %add_ln813_1431, i16 %add_ln813_1428"   --->   Operation 8087 'add' 'add_ln813_1432' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8088 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1433 = add i16 %add_ln813_1432, i16 %add_ln813_1425"   --->   Operation 8088 'add' 'add_ln813_1433' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1434 = add i16 %add_ln813_1433, i16 %add_ln813_1419"   --->   Operation 8089 'add' 'add_ln813_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8090 [1/1] (0.00ns)   --->   "%sext_ln813_285 = sext i15 %add_ln813_1435"   --->   Operation 8090 'sext' 'sext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1436 = add i16 %sext_ln813_285, i16 %sext_ln818_876"   --->   Operation 8091 'add' 'add_ln813_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8092 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1440 = add i16 %add_ln813_1439, i16 %add_ln813_1436"   --->   Operation 8092 'add' 'add_ln813_1440' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8093 [1/1] (0.00ns)   --->   "%sext_ln813_287 = sext i15 %add_ln813_1441"   --->   Operation 8093 'sext' 'sext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1443 = add i16 %add_ln813_1442, i16 %sext_ln813_287"   --->   Operation 8094 'add' 'add_ln813_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8095 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1447 = add i16 %add_ln813_1446, i16 %add_ln813_1443"   --->   Operation 8095 'add' 'add_ln813_1447' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1448 = add i16 %add_ln813_1447, i16 %add_ln813_1440"   --->   Operation 8096 'add' 'add_ln813_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1455 = add i16 %add_ln813_1454, i16 %add_ln813_1451"   --->   Operation 8097 'add' 'add_ln813_1455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1463 = add i16 %add_ln813_1462, i16 %add_ln813_1455"   --->   Operation 8098 'add' 'add_ln813_1463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8099 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1464 = add i16 %add_ln813_1463, i16 %add_ln813_1448"   --->   Operation 8099 'add' 'add_ln813_1464' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8100 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1465 = add i16 %add_ln813_1464, i16 %add_ln813_1434"   --->   Operation 8100 'add' 'add_ln813_1465' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1471 = add i16 %add_ln813_1470, i16 %add_ln813_1467"   --->   Operation 8101 'add' 'add_ln813_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1478 = add i16 %add_ln813_1477, i16 %add_ln813_1471"   --->   Operation 8102 'add' 'add_ln813_1478' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1484 = add i16 %add_ln813_1483, i16 %add_ln813_1480"   --->   Operation 8103 'add' 'add_ln813_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8104 [1/1] (0.00ns)   --->   "%sext_ln813_297 = sext i15 %add_ln813_1487"   --->   Operation 8104 'sext' 'sext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8105 [1/1] (0.00ns)   --->   "%sext_ln813_298 = sext i15 %add_ln813_1488"   --->   Operation 8105 'sext' 'sext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1490 = add i16 %add_ln813_1489, i16 %sext_ln813_298"   --->   Operation 8106 'add' 'add_ln813_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8107 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1491 = add i16 %add_ln813_1490, i16 %sext_ln813_297"   --->   Operation 8107 'add' 'add_ln813_1491' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8108 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1492 = add i16 %add_ln813_1491, i16 %add_ln813_1484"   --->   Operation 8108 'add' 'add_ln813_1492' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1493 = add i16 %add_ln813_1492, i16 %add_ln813_1478"   --->   Operation 8109 'add' 'add_ln813_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1495 = add i16 %add_ln813_1494, i16 %sext_ln818_865"   --->   Operation 8110 'add' 'add_ln813_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8111 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1499 = add i16 %add_ln813_1498, i16 %add_ln813_1495"   --->   Operation 8111 'add' 'add_ln813_1499' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1502 = add i16 %add_ln813_1501, i16 %add_ln813_1500"   --->   Operation 8112 'add' 'add_ln813_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8113 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1506 = add i16 %add_ln813_1505, i16 %add_ln813_1502"   --->   Operation 8113 'add' 'add_ln813_1506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1507 = add i16 %add_ln813_1506, i16 %add_ln813_1499"   --->   Operation 8114 'add' 'add_ln813_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1513 = add i16 %add_ln813_1512, i16 %add_ln813_1509"   --->   Operation 8115 'add' 'add_ln813_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8116 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1521 = add i16 %add_ln813_1520, i16 %add_ln813_1513"   --->   Operation 8116 'add' 'add_ln813_1521' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1522 = add i16 %add_ln813_1521, i16 %add_ln813_1507"   --->   Operation 8117 'add' 'add_ln813_1522' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8118 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1523 = add i16 %add_ln813_1522, i16 %add_ln813_1493"   --->   Operation 8118 'add' 'add_ln813_1523' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1529 = add i16 %add_ln813_1528, i16 %add_ln813_1525"   --->   Operation 8119 'add' 'add_ln813_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8120 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1537 = add i16 %add_ln813_1536, i16 %add_ln813_1529"   --->   Operation 8120 'add' 'add_ln813_1537' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1543 = add i16 %add_ln813_1542, i16 %add_ln813_1539"   --->   Operation 8121 'add' 'add_ln813_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8122 [1/1] (0.00ns)   --->   "%sext_ln813_306 = sext i15 %add_ln813_1544"   --->   Operation 8122 'sext' 'sext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8123 [1/1] (0.00ns)   --->   "%sext_ln813_307 = sext i15 %add_ln813_1545"   --->   Operation 8123 'sext' 'sext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1546 = add i16 %sext_ln813_307, i16 %sext_ln813_306"   --->   Operation 8124 'add' 'add_ln813_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8125 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1550 = add i16 %add_ln813_1549, i16 %add_ln813_1546"   --->   Operation 8125 'add' 'add_ln813_1550' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1551 = add i16 %add_ln813_1550, i16 %add_ln813_1543"   --->   Operation 8126 'add' 'add_ln813_1551' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1552 = add i16 %add_ln813_1551, i16 %add_ln813_1537"   --->   Operation 8127 'add' 'add_ln813_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8128 [1/1] (0.77ns)   --->   "%add_ln813_1553 = add i16 %sext_ln818_865, i16 %sext_ln818_879"   --->   Operation 8128 'add' 'add_ln813_1553' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1554 = add i16 %add_ln813_1553, i16 %sext_ln818_854"   --->   Operation 8129 'add' 'add_ln813_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8130 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1558 = add i16 %add_ln813_1557, i16 %add_ln813_1554"   --->   Operation 8130 'add' 'add_ln813_1558' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8131 [1/1] (0.00ns)   --->   "%sext_ln813_308 = sext i15 %add_ln813_1559"   --->   Operation 8131 'sext' 'sext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1561 = add i16 %add_ln813_1560, i16 %sext_ln813_308"   --->   Operation 8132 'add' 'add_ln813_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8133 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1565 = add i16 %add_ln813_1564, i16 %add_ln813_1561"   --->   Operation 8133 'add' 'add_ln813_1565' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1566 = add i16 %add_ln813_1565, i16 %add_ln813_1558"   --->   Operation 8134 'add' 'add_ln813_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1572 = add i16 %add_ln813_1571, i16 %add_ln813_1568"   --->   Operation 8135 'add' 'add_ln813_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8136 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1580 = add i16 %add_ln813_1579, i16 %add_ln813_1572"   --->   Operation 8136 'add' 'add_ln813_1580' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8137 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1581 = add i16 %add_ln813_1580, i16 %add_ln813_1566"   --->   Operation 8137 'add' 'add_ln813_1581' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1582 = add i16 %add_ln813_1581, i16 %add_ln813_1552"   --->   Operation 8138 'add' 'add_ln813_1582' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1588 = add i16 %add_ln813_1587, i16 %add_ln813_1584"   --->   Operation 8139 'add' 'add_ln813_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8140 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i15 %add_ln813_1590"   --->   Operation 8140 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1591 = add i16 %sext_ln813_312, i16 %add_ln813_1589"   --->   Operation 8141 'add' 'add_ln813_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8142 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1595 = add i16 %add_ln813_1594, i16 %add_ln813_1591"   --->   Operation 8142 'add' 'add_ln813_1595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8143 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1596 = add i16 %add_ln813_1595, i16 %add_ln813_1588"   --->   Operation 8143 'add' 'add_ln813_1596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1602 = add i16 %add_ln813_1601, i16 %add_ln813_1598"   --->   Operation 8144 'add' 'add_ln813_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1610 = add i16 %add_ln813_1609, i16 %add_ln813_1602"   --->   Operation 8145 'add' 'add_ln813_1610' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1611 = add i16 %add_ln813_1610, i16 %add_ln813_1596"   --->   Operation 8146 'add' 'add_ln813_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1613 = add i16 %add_ln813_1612, i16 %sext_ln818_844"   --->   Operation 8147 'add' 'add_ln813_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8148 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1617 = add i16 %add_ln813_1616, i16 %add_ln813_1613"   --->   Operation 8148 'add' 'add_ln813_1617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8149 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i14 %add_ln813_1618"   --->   Operation 8149 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1620 = add i16 %add_ln813_1619, i16 %sext_ln813_318"   --->   Operation 8150 'add' 'add_ln813_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8151 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i15 %add_ln813_1623"   --->   Operation 8151 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8152 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1624 = add i16 %sext_ln813_321, i16 %add_ln813_1620"   --->   Operation 8152 'add' 'add_ln813_1624' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1625 = add i16 %add_ln813_1624, i16 %add_ln813_1617"   --->   Operation 8153 'add' 'add_ln813_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1631 = add i16 %add_ln813_1630, i16 %add_ln813_1627"   --->   Operation 8154 'add' 'add_ln813_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8155 [1/1] (0.00ns)   --->   "%sext_ln813_324 = sext i15 %add_ln813_1633"   --->   Operation 8155 'sext' 'sext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1634 = add i16 %sext_ln813_324, i16 %add_ln813_1632"   --->   Operation 8156 'add' 'add_ln813_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8157 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1638 = add i16 %add_ln813_1637, i16 %add_ln813_1634"   --->   Operation 8157 'add' 'add_ln813_1638' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8158 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1639 = add i16 %add_ln813_1638, i16 %add_ln813_1631"   --->   Operation 8158 'add' 'add_ln813_1639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8159 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1640 = add i16 %add_ln813_1639, i16 %add_ln813_1625"   --->   Operation 8159 'add' 'add_ln813_1640' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8160 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1641 = add i16 %add_ln813_1640, i16 %add_ln813_1611"   --->   Operation 8160 'add' 'add_ln813_1641' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1647 = add i16 %add_ln813_1646, i16 %add_ln813_1643"   --->   Operation 8161 'add' 'add_ln813_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8162 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1655 = add i16 %add_ln813_1654, i16 %add_ln813_1647"   --->   Operation 8162 'add' 'add_ln813_1655' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1662 = add i16 %add_ln813_1661, i16 %add_ln813_1658"   --->   Operation 8163 'add' 'add_ln813_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8164 [1/1] (0.00ns)   --->   "%sext_ln813_332 = sext i15 %add_ln813_1663"   --->   Operation 8164 'sext' 'sext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1665 = add i16 %add_ln813_1664, i16 %sext_ln813_332"   --->   Operation 8165 'add' 'add_ln813_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8166 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1669 = add i16 %add_ln813_1668, i16 %add_ln813_1665"   --->   Operation 8166 'add' 'add_ln813_1669' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8167 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1670 = add i16 %add_ln813_1669, i16 %add_ln813_1662"   --->   Operation 8167 'add' 'add_ln813_1670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1671 = add i16 %add_ln813_1670, i16 %add_ln813_1655"   --->   Operation 8168 'add' 'add_ln813_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8169 [1/1] (0.00ns)   --->   "%sext_ln813_333 = sext i15 %add_ln813_1672"   --->   Operation 8169 'sext' 'sext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8170 [1/1] (0.00ns)   --->   "%sext_ln813_334 = sext i15 %add_ln813_1673"   --->   Operation 8170 'sext' 'sext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1674 = add i16 %sext_ln813_334, i16 %sext_ln813_333"   --->   Operation 8171 'add' 'add_ln813_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8172 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1678 = add i16 %add_ln813_1677, i16 %add_ln813_1674"   --->   Operation 8172 'add' 'add_ln813_1678' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1681 = add i16 %add_ln813_1680, i16 %add_ln813_1679"   --->   Operation 8173 'add' 'add_ln813_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8174 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1685 = add i16 %add_ln813_1684, i16 %add_ln813_1681"   --->   Operation 8174 'add' 'add_ln813_1685' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1686 = add i16 %add_ln813_1685, i16 %add_ln813_1678"   --->   Operation 8175 'add' 'add_ln813_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1693 = add i16 %add_ln813_1692, i16 %add_ln813_1689"   --->   Operation 8176 'add' 'add_ln813_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1701 = add i16 %add_ln813_1700, i16 %add_ln813_1693"   --->   Operation 8177 'add' 'add_ln813_1701' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1702 = add i16 %add_ln813_1701, i16 %add_ln813_1686"   --->   Operation 8178 'add' 'add_ln813_1702' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8179 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1703 = add i16 %add_ln813_1702, i16 %add_ln813_1671"   --->   Operation 8179 'add' 'add_ln813_1703' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8180 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i15 %add_ln813_1708"   --->   Operation 8180 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1709 = add i16 %sext_ln813_344, i16 %add_ln813_1705"   --->   Operation 8181 'add' 'add_ln813_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8182 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i15 %add_ln813_1710"   --->   Operation 8182 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8183 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i15 %add_ln813_1711"   --->   Operation 8183 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1712 = add i16 %sext_ln813_346, i16 %sext_ln813_345"   --->   Operation 8184 'add' 'add_ln813_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1716 = add i16 %add_ln813_1715, i16 %add_ln813_1712"   --->   Operation 8185 'add' 'add_ln813_1716' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8186 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1717 = add i16 %add_ln813_1716, i16 %add_ln813_1709"   --->   Operation 8186 'add' 'add_ln813_1717' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1724 = add i16 %add_ln813_1723, i16 %add_ln813_1720"   --->   Operation 8187 'add' 'add_ln813_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1727 = add i16 %add_ln813_1726, i16 %add_ln813_1725"   --->   Operation 8188 'add' 'add_ln813_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8189 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1731 = add i16 %add_ln813_1730, i16 %add_ln813_1727"   --->   Operation 8189 'add' 'add_ln813_1731' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8190 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1732 = add i16 %add_ln813_1731, i16 %add_ln813_1724"   --->   Operation 8190 'add' 'add_ln813_1732' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1733 = add i16 %add_ln813_1732, i16 %add_ln813_1717"   --->   Operation 8191 'add' 'add_ln813_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1735 = add i16 %add_ln813_1734, i16 %sext_ln818_897"   --->   Operation 8192 'add' 'add_ln813_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8193 [1/1] (0.00ns)   --->   "%sext_ln813_351 = sext i15 %add_ln813_1738"   --->   Operation 8193 'sext' 'sext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1739 = add i16 %sext_ln813_351, i16 %add_ln813_1735"   --->   Operation 8194 'add' 'add_ln813_1739' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1742 = add i16 %add_ln813_1741, i16 %add_ln813_1740"   --->   Operation 8195 'add' 'add_ln813_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8196 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1746 = add i16 %add_ln813_1745, i16 %add_ln813_1742"   --->   Operation 8196 'add' 'add_ln813_1746' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1747 = add i16 %add_ln813_1746, i16 %add_ln813_1739"   --->   Operation 8197 'add' 'add_ln813_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1754 = add i16 %add_ln813_1753, i16 %add_ln813_1750"   --->   Operation 8198 'add' 'add_ln813_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1762 = add i16 %add_ln813_1761, i16 %add_ln813_1754"   --->   Operation 8199 'add' 'add_ln813_1762' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1763 = add i16 %add_ln813_1762, i16 %add_ln813_1747"   --->   Operation 8200 'add' 'add_ln813_1763' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1764 = add i16 %add_ln813_1763, i16 %add_ln813_1733"   --->   Operation 8201 'add' 'add_ln813_1764' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1770 = add i16 %add_ln813_1769, i16 %add_ln813_1766"   --->   Operation 8202 'add' 'add_ln813_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1772 = add i16 %add_ln813_1771, i16 %sext_ln818_518"   --->   Operation 8203 'add' 'add_ln813_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8204 [1/1] (0.00ns)   --->   "%sext_ln813_356 = sext i15 %add_ln813_1775"   --->   Operation 8204 'sext' 'sext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1776 = add i16 %sext_ln813_356, i16 %add_ln813_1772"   --->   Operation 8205 'add' 'add_ln813_1776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1777 = add i16 %add_ln813_1776, i16 %add_ln813_1770"   --->   Operation 8206 'add' 'add_ln813_1777' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1783 = add i16 %add_ln813_1782, i16 %add_ln813_1779"   --->   Operation 8207 'add' 'add_ln813_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8208 [1/1] (0.00ns)   --->   "%sext_ln813_357 = sext i15 %add_ln813_1785"   --->   Operation 8208 'sext' 'sext_ln813_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1786 = add i16 %sext_ln813_357, i16 %add_ln813_1784"   --->   Operation 8209 'add' 'add_ln813_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8210 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1790 = add i16 %add_ln813_1789, i16 %add_ln813_1786"   --->   Operation 8210 'add' 'add_ln813_1790' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8211 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1791 = add i16 %add_ln813_1790, i16 %add_ln813_1783"   --->   Operation 8211 'add' 'add_ln813_1791' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1792 = add i16 %add_ln813_1791, i16 %add_ln813_1777"   --->   Operation 8212 'add' 'add_ln813_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8213 [1/1] (0.00ns)   --->   "%sext_ln813_359 = sext i15 %add_ln813_1793"   --->   Operation 8213 'sext' 'sext_ln813_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1794 = add i16 %sext_ln813_359, i16 %sext_ln818_824"   --->   Operation 8214 'add' 'add_ln813_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8215 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1798 = add i16 %add_ln813_1797, i16 %add_ln813_1794"   --->   Operation 8215 'add' 'add_ln813_1798' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8216 [1/1] (0.00ns)   --->   "%sext_ln813_360 = sext i15 %add_ln813_1799"   --->   Operation 8216 'sext' 'sext_ln813_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8217 [1/1] (0.00ns)   --->   "%sext_ln813_361 = sext i15 %add_ln813_1800"   --->   Operation 8217 'sext' 'sext_ln813_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1801 = add i16 %sext_ln813_361, i16 %sext_ln813_360"   --->   Operation 8218 'add' 'add_ln813_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1805 = add i16 %add_ln813_1804, i16 %add_ln813_1801"   --->   Operation 8219 'add' 'add_ln813_1805' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1806 = add i16 %add_ln813_1805, i16 %add_ln813_1798"   --->   Operation 8220 'add' 'add_ln813_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8221 [1/1] (0.00ns)   --->   "%sext_ln813_363 = sext i15 %add_ln813_1808"   --->   Operation 8221 'sext' 'sext_ln813_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1812 = add i16 %add_ln813_1811, i16 %sext_ln813_363"   --->   Operation 8222 'add' 'add_ln813_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8223 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1819 = add i16 %add_ln813_1818, i16 %add_ln813_1812"   --->   Operation 8223 'add' 'add_ln813_1819' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8224 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1820 = add i16 %add_ln813_1819, i16 %add_ln813_1806"   --->   Operation 8224 'add' 'add_ln813_1820' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1821 = add i16 %add_ln813_1820, i16 %add_ln813_1792"   --->   Operation 8225 'add' 'add_ln813_1821' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1827 = add i16 %add_ln813_1826, i16 %add_ln813_1823"   --->   Operation 8226 'add' 'add_ln813_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1829 = add i16 %add_ln813_1828, i16 %sext_ln818_519"   --->   Operation 8227 'add' 'add_ln813_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1833 = add i16 %add_ln813_1832, i16 %add_ln813_1829"   --->   Operation 8228 'add' 'add_ln813_1833' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1834 = add i16 %add_ln813_1833, i16 %add_ln813_1827"   --->   Operation 8229 'add' 'add_ln813_1834' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8230 [1/1] (0.00ns)   --->   "%sext_ln813_370 = sext i15 %add_ln813_1839"   --->   Operation 8230 'sext' 'sext_ln813_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1840 = add i16 %sext_ln813_370, i16 %add_ln813_1836"   --->   Operation 8231 'add' 'add_ln813_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8232 [1/1] (0.00ns)   --->   "%sext_ln813_371 = sext i15 %add_ln813_1841"   --->   Operation 8232 'sext' 'sext_ln813_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1843 = add i16 %add_ln813_1842, i16 %sext_ln813_371"   --->   Operation 8233 'add' 'add_ln813_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8234 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1847 = add i16 %add_ln813_1846, i16 %add_ln813_1843"   --->   Operation 8234 'add' 'add_ln813_1847' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1848 = add i16 %add_ln813_1847, i16 %add_ln813_1840"   --->   Operation 8235 'add' 'add_ln813_1848' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1849 = add i16 %add_ln813_1848, i16 %add_ln813_1834"   --->   Operation 8236 'add' 'add_ln813_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8237 [1/1] (0.00ns)   --->   "%sext_ln813_376 = sext i15 %add_ln813_1856"   --->   Operation 8237 'sext' 'sext_ln813_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1857 = add i16 %sext_ln813_376, i16 %sext_ln818_929"   --->   Operation 8238 'add' 'add_ln813_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8239 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1861 = add i16 %add_ln813_1860, i16 %add_ln813_1857"   --->   Operation 8239 'add' 'add_ln813_1861' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1862 = add i16 %add_ln813_1861, i16 %add_ln813_1855"   --->   Operation 8240 'add' 'add_ln813_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1868 = add i16 %add_ln813_1867, i16 %add_ln813_1864"   --->   Operation 8241 'add' 'add_ln813_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8242 [1/1] (0.00ns)   --->   "%sext_ln813_379 = sext i15 %add_ln813_1870"   --->   Operation 8242 'sext' 'sext_ln813_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1871 = add i16 %sext_ln813_379, i16 %add_ln813_1869"   --->   Operation 8243 'add' 'add_ln813_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8244 [1/1] (0.00ns)   --->   "%sext_ln813_382 = sext i15 %add_ln813_1874"   --->   Operation 8244 'sext' 'sext_ln813_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1875 = add i16 %sext_ln813_382, i16 %add_ln813_1871"   --->   Operation 8245 'add' 'add_ln813_1875' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8246 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1876 = add i16 %add_ln813_1875, i16 %add_ln813_1868"   --->   Operation 8246 'add' 'add_ln813_1876' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1877 = add i16 %add_ln813_1876, i16 %add_ln813_1862"   --->   Operation 8247 'add' 'add_ln813_1877' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8248 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1878 = add i16 %add_ln813_1877, i16 %add_ln813_1849"   --->   Operation 8248 'add' 'add_ln813_1878' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1884 = add i16 %add_ln813_1883, i16 %add_ln813_1880"   --->   Operation 8249 'add' 'add_ln813_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1886 = add i16 %add_ln813_1885, i16 %mult_V_1054"   --->   Operation 8250 'add' 'add_ln813_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1890 = add i16 %add_ln813_1889, i16 %add_ln813_1886"   --->   Operation 8251 'add' 'add_ln813_1890' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8252 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1891 = add i16 %add_ln813_1890, i16 %add_ln813_1884"   --->   Operation 8252 'add' 'add_ln813_1891' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1897 = add i16 %add_ln813_1896, i16 %add_ln813_1893"   --->   Operation 8253 'add' 'add_ln813_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1900 = add i16 %add_ln813_1899, i16 %add_ln813_1898"   --->   Operation 8254 'add' 'add_ln813_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8255 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1904 = add i16 %add_ln813_1903, i16 %add_ln813_1900"   --->   Operation 8255 'add' 'add_ln813_1904' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8256 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1905 = add i16 %add_ln813_1904, i16 %add_ln813_1897"   --->   Operation 8256 'add' 'add_ln813_1905' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1906 = add i16 %add_ln813_1905, i16 %add_ln813_1891"   --->   Operation 8257 'add' 'add_ln813_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8258 [1/1] (0.00ns)   --->   "%sext_ln813_388 = sext i15 %add_ln813_1907"   --->   Operation 8258 'sext' 'sext_ln813_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1908 = add i16 %sext_ln813_388, i16 %sext_ln818_846"   --->   Operation 8259 'add' 'add_ln813_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1912 = add i16 %add_ln813_1911, i16 %add_ln813_1908"   --->   Operation 8260 'add' 'add_ln813_1912' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1914 = add i16 %add_ln813_1913, i16 %sext_ln818_976"   --->   Operation 8261 'add' 'add_ln813_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8262 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1918 = add i16 %add_ln813_1917, i16 %add_ln813_1914"   --->   Operation 8262 'add' 'add_ln813_1918' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1919 = add i16 %add_ln813_1918, i16 %add_ln813_1912"   --->   Operation 8263 'add' 'add_ln813_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1925 = add i16 %add_ln813_1924, i16 %add_ln813_1921"   --->   Operation 8264 'add' 'add_ln813_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8265 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1933 = add i16 %add_ln813_1932, i16 %add_ln813_1925"   --->   Operation 8265 'add' 'add_ln813_1933' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1934 = add i16 %add_ln813_1933, i16 %add_ln813_1919"   --->   Operation 8266 'add' 'add_ln813_1934' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1935 = add i16 %add_ln813_1934, i16 %add_ln813_1906"   --->   Operation 8267 'add' 'add_ln813_1935' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1941 = add i16 %add_ln813_1940, i16 %add_ln813_1937"   --->   Operation 8268 'add' 'add_ln813_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1943 = add i16 %add_ln813_1942, i16 %sext_ln818_515"   --->   Operation 8269 'add' 'add_ln813_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8270 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1947 = add i16 %add_ln813_1946, i16 %add_ln813_1943"   --->   Operation 8270 'add' 'add_ln813_1947' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8271 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1948 = add i16 %add_ln813_1947, i16 %add_ln813_1941"   --->   Operation 8271 'add' 'add_ln813_1948' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1954 = add i16 %add_ln813_1953, i16 %add_ln813_1950"   --->   Operation 8272 'add' 'add_ln813_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8273 [1/1] (0.00ns)   --->   "%sext_ln813_399 = sext i15 %add_ln813_1955"   --->   Operation 8273 'sext' 'sext_ln813_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1956 = add i16 %sext_ln813_399, i16 %sext_ln818_729"   --->   Operation 8274 'add' 'add_ln813_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8275 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1960 = add i16 %add_ln813_1959, i16 %add_ln813_1956"   --->   Operation 8275 'add' 'add_ln813_1960' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8276 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1961 = add i16 %add_ln813_1960, i16 %add_ln813_1954"   --->   Operation 8276 'add' 'add_ln813_1961' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1962 = add i16 %add_ln813_1961, i16 %add_ln813_1948"   --->   Operation 8277 'add' 'add_ln813_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1964 = add i16 %add_ln813_1963, i16 %sext_ln818_836"   --->   Operation 8278 'add' 'add_ln813_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8279 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1968 = add i16 %add_ln813_1967, i16 %add_ln813_1964"   --->   Operation 8279 'add' 'add_ln813_1968' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8280 [1/1] (0.00ns)   --->   "%sext_ln813_403 = sext i15 %add_ln813_1969"   --->   Operation 8280 'sext' 'sext_ln813_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1970 = add i16 %sext_ln813_403, i16 %sext_ln818_963"   --->   Operation 8281 'add' 'add_ln813_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8282 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1974 = add i16 %add_ln813_1973, i16 %add_ln813_1970"   --->   Operation 8282 'add' 'add_ln813_1974' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1975 = add i16 %add_ln813_1974, i16 %add_ln813_1968"   --->   Operation 8283 'add' 'add_ln813_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1981 = add i16 %add_ln813_1980, i16 %add_ln813_1977"   --->   Operation 8284 'add' 'add_ln813_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8285 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1989 = add i16 %add_ln813_1988, i16 %add_ln813_1981"   --->   Operation 8285 'add' 'add_ln813_1989' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8286 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1990 = add i16 %add_ln813_1989, i16 %add_ln813_1975"   --->   Operation 8286 'add' 'add_ln813_1990' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8287 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1991 = add i16 %add_ln813_1990, i16 %add_ln813_1962"   --->   Operation 8287 'add' 'add_ln813_1991' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8288 [1/1] (0.00ns)   --->   "%sext_ln813_407 = sext i14 %add_ln813_1993"   --->   Operation 8288 'sext' 'sext_ln813_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1996 = add i16 %add_ln813_1995, i16 %sext_ln813_407"   --->   Operation 8289 'add' 'add_ln813_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8290 [1/1] (0.00ns)   --->   "%sext_ln813_408 = sext i15 %add_ln813_1998"   --->   Operation 8290 'sext' 'sext_ln813_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8291 [1/1] (0.00ns)   --->   "%sext_ln813_410 = sext i15 %add_ln813_2001"   --->   Operation 8291 'sext' 'sext_ln813_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8292 [1/1] (0.77ns)   --->   "%add_ln813_2002 = add i16 %sext_ln813_410, i16 %sext_ln813_408"   --->   Operation 8292 'add' 'add_ln813_2002' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8293 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2003 = add i16 %add_ln813_2002, i16 %add_ln813_1996"   --->   Operation 8293 'add' 'add_ln813_2003' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2009 = add i16 %add_ln813_2008, i16 %add_ln813_2005"   --->   Operation 8294 'add' 'add_ln813_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2011 = add i16 %add_ln813_2010, i16 %sext_ln818_763"   --->   Operation 8295 'add' 'add_ln813_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2015 = add i16 %add_ln813_2014, i16 %add_ln813_2011"   --->   Operation 8296 'add' 'add_ln813_2015' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2016 = add i16 %add_ln813_2015, i16 %add_ln813_2009"   --->   Operation 8297 'add' 'add_ln813_2016' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2017 = add i16 %add_ln813_2016, i16 %add_ln813_2003"   --->   Operation 8298 'add' 'add_ln813_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2019 = add i16 %add_ln813_2018, i16 %sext_ln818_886"   --->   Operation 8299 'add' 'add_ln813_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2023 = add i16 %add_ln813_2022, i16 %add_ln813_2019"   --->   Operation 8300 'add' 'add_ln813_2023' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8301 [1/1] (0.00ns)   --->   "%sext_ln813_414 = sext i15 %add_ln813_2024"   --->   Operation 8301 'sext' 'sext_ln813_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2025 = add i16 %sext_ln813_414, i16 %mult_V_1918"   --->   Operation 8302 'add' 'add_ln813_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2029 = add i16 %add_ln813_2028, i16 %add_ln813_2025"   --->   Operation 8303 'add' 'add_ln813_2029' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2030 = add i16 %add_ln813_2029, i16 %add_ln813_2023"   --->   Operation 8304 'add' 'add_ln813_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8305 [1/1] (0.00ns)   --->   "%sext_ln813_417 = sext i15 %add_ln813_2035"   --->   Operation 8305 'sext' 'sext_ln813_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2036 = add i16 %sext_ln813_417, i16 %add_ln813_2032"   --->   Operation 8306 'add' 'add_ln813_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2043 = add i16 %add_ln813_2042, i16 %add_ln813_2036"   --->   Operation 8307 'add' 'add_ln813_2043' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8308 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2044 = add i16 %add_ln813_2043, i16 %add_ln813_2030"   --->   Operation 8308 'add' 'add_ln813_2044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8309 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2045 = add i16 %add_ln813_2044, i16 %add_ln813_2017"   --->   Operation 8309 'add' 'add_ln813_2045' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8310 [1/1] (0.00ns)   --->   "%sext_ln813_419 = sext i15 %add_ln813_2046"   --->   Operation 8310 'sext' 'sext_ln813_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2049 = add i16 %add_ln813_2048, i16 %sext_ln813_419"   --->   Operation 8311 'add' 'add_ln813_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8312 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2055 = add i16 %add_ln813_2054, i16 %add_ln813_2049"   --->   Operation 8312 'add' 'add_ln813_2055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2060 = add i16 %add_ln813_2059, i16 %add_ln813_2057"   --->   Operation 8313 'add' 'add_ln813_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8314 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2066 = add i16 %add_ln813_2065, i16 %add_ln813_2060"   --->   Operation 8314 'add' 'add_ln813_2066' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2067 = add i16 %add_ln813_2066, i16 %add_ln813_2055"   --->   Operation 8315 'add' 'add_ln813_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8316 [1/1] (0.00ns)   --->   "%sext_ln813_422 = sext i15 %add_ln813_2069"   --->   Operation 8316 'sext' 'sext_ln813_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2071 = add i16 %add_ln813_2070, i16 %sext_ln818_887"   --->   Operation 8317 'add' 'add_ln813_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8318 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2072 = add i16 %add_ln813_2071, i16 %sext_ln813_422"   --->   Operation 8318 'add' 'add_ln813_2072' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2078 = add i16 %add_ln813_2077, i16 %add_ln813_2072"   --->   Operation 8319 'add' 'add_ln813_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8320 [1/1] (0.00ns)   --->   "%sext_ln813_425 = sext i15 %add_ln813_2080"   --->   Operation 8320 'sext' 'sext_ln813_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2083 = add i16 %add_ln813_2082, i16 %sext_ln813_425"   --->   Operation 8321 'add' 'add_ln813_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8322 [1/1] (0.00ns)   --->   "%sext_ln813_428 = sext i15 %add_ln813_2088"   --->   Operation 8322 'sext' 'sext_ln813_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8323 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2089 = add i16 %sext_ln813_428, i16 %add_ln813_2083"   --->   Operation 8323 'add' 'add_ln813_2089' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2090 = add i16 %add_ln813_2089, i16 %add_ln813_2078"   --->   Operation 8324 'add' 'add_ln813_2090' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8325 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2091 = add i16 %add_ln813_2090, i16 %add_ln813_2067"   --->   Operation 8325 'add' 'add_ln813_2091' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2097 = add i16 %add_ln813_2096, i16 %add_ln813_2093"   --->   Operation 8326 'add' 'add_ln813_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8327 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2105 = add i16 %add_ln813_2104, i16 %add_ln813_2097"   --->   Operation 8327 'add' 'add_ln813_2105' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8328 [1/1] (0.00ns)   --->   "%sext_ln813_431 = sext i15 %add_ln813_2107"   --->   Operation 8328 'sext' 'sext_ln813_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2111 = add i16 %add_ln813_2110, i16 %sext_ln813_431"   --->   Operation 8329 'add' 'add_ln813_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8330 [1/1] (0.00ns)   --->   "%sext_ln813_433 = sext i15 %add_ln813_2114"   --->   Operation 8330 'sext' 'sext_ln813_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8331 [1/1] (0.00ns)   --->   "%sext_ln813_434 = sext i14 %add_ln813_2115"   --->   Operation 8331 'sext' 'sext_ln813_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2117 = add i16 %add_ln813_2116, i16 %sext_ln813_434"   --->   Operation 8332 'add' 'add_ln813_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8333 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2118 = add i16 %add_ln813_2117, i16 %sext_ln813_433"   --->   Operation 8333 'add' 'add_ln813_2118' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8334 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2119 = add i16 %add_ln813_2118, i16 %add_ln813_2111"   --->   Operation 8334 'add' 'add_ln813_2119' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2120 = add i16 %add_ln813_2119, i16 %add_ln813_2105"   --->   Operation 8335 'add' 'add_ln813_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8336 [1/1] (0.00ns)   --->   "%sext_ln813_435 = sext i15 %add_ln813_2121"   --->   Operation 8336 'sext' 'sext_ln813_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2122 = add i16 %sext_ln813_435, i16 %sext_ln818_864"   --->   Operation 8337 'add' 'add_ln813_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8338 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2126 = add i16 %add_ln813_2125, i16 %add_ln813_2122"   --->   Operation 8338 'add' 'add_ln813_2126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8339 [1/1] (0.00ns)   --->   "%sext_ln813_436 = sext i15 %add_ln813_2127"   --->   Operation 8339 'sext' 'sext_ln813_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8340 [1/1] (0.00ns)   --->   "%sext_ln813_437 = sext i15 %add_ln813_2128"   --->   Operation 8340 'sext' 'sext_ln813_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2129 = add i16 %sext_ln813_437, i16 %sext_ln813_436"   --->   Operation 8341 'add' 'add_ln813_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8342 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2133 = add i16 %add_ln813_2132, i16 %add_ln813_2129"   --->   Operation 8342 'add' 'add_ln813_2133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2134 = add i16 %add_ln813_2133, i16 %add_ln813_2126"   --->   Operation 8343 'add' 'add_ln813_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8344 [1/1] (0.00ns)   --->   "%sext_ln813_442 = sext i15 %add_ln813_2139"   --->   Operation 8344 'sext' 'sext_ln813_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2140 = add i16 %sext_ln813_442, i16 %add_ln813_2136"   --->   Operation 8345 'add' 'add_ln813_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8346 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2148 = add i16 %add_ln813_2147, i16 %add_ln813_2140"   --->   Operation 8346 'add' 'add_ln813_2148' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8347 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2149 = add i16 %add_ln813_2148, i16 %add_ln813_2134"   --->   Operation 8347 'add' 'add_ln813_2149' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8348 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2150 = add i16 %add_ln813_2149, i16 %add_ln813_2120"   --->   Operation 8348 'add' 'add_ln813_2150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2156 = add i16 %add_ln813_2155, i16 %add_ln813_2152"   --->   Operation 8349 'add' 'add_ln813_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2164 = add i16 %add_ln813_2163, i16 %add_ln813_2156"   --->   Operation 8350 'add' 'add_ln813_2164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2166 = add i15 %add_ln813_2165, i15 %sext_ln17_487"   --->   Operation 8351 'add' 'add_ln813_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8352 [1/1] (0.00ns)   --->   "%sext_ln813_453 = sext i13 %add_ln813_2169"   --->   Operation 8352 'sext' 'sext_ln813_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8353 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2170 = add i15 %sext_ln813_453, i15 %add_ln813_2166"   --->   Operation 8353 'add' 'add_ln813_2170' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8354 [1/1] (0.00ns)   --->   "%sext_ln813_454 = sext i15 %add_ln813_2170"   --->   Operation 8354 'sext' 'sext_ln813_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2177 = add i16 %add_ln813_2176, i16 %add_ln813_2173"   --->   Operation 8355 'add' 'add_ln813_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8356 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2178 = add i16 %add_ln813_2177, i16 %sext_ln813_454"   --->   Operation 8356 'add' 'add_ln813_2178' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2179 = add i16 %add_ln813_2178, i16 %add_ln813_2164"   --->   Operation 8357 'add' 'add_ln813_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8358 [1/1] (0.00ns)   --->   "%sext_ln813_457 = sext i15 %add_ln813_2186"   --->   Operation 8358 'sext' 'sext_ln813_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8359 [1/1] (0.00ns)   --->   "%sext_ln813_458 = sext i12 %add_ln813_2187"   --->   Operation 8359 'sext' 'sext_ln813_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2188 = add i16 %sext_ln813_458, i16 %sext_ln813_457"   --->   Operation 8360 'add' 'add_ln813_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8361 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2192 = add i16 %add_ln813_2191, i16 %add_ln813_2188"   --->   Operation 8361 'add' 'add_ln813_2192' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2193 = add i16 %add_ln813_2192, i16 %add_ln813_2185"   --->   Operation 8362 'add' 'add_ln813_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2199 = add i16 %add_ln813_2198, i16 %add_ln813_2195"   --->   Operation 8363 'add' 'add_ln813_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8364 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2207 = add i16 %add_ln813_2206, i16 %add_ln813_2199"   --->   Operation 8364 'add' 'add_ln813_2207' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2208 = add i16 %add_ln813_2207, i16 %add_ln813_2193"   --->   Operation 8365 'add' 'add_ln813_2208' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2209 = add i16 %add_ln813_2208, i16 %add_ln813_2179"   --->   Operation 8366 'add' 'add_ln813_2209' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8367 [1/1] (0.00ns)   --->   "%sext_ln813_462 = sext i13 %add_ln813_2211"   --->   Operation 8367 'sext' 'sext_ln813_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2215 = add i16 %add_ln813_2214, i16 %sext_ln813_462"   --->   Operation 8368 'add' 'add_ln813_2215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8369 [1/1] (0.00ns)   --->   "%sext_ln813_463 = sext i14 %add_ln813_2216"   --->   Operation 8369 'sext' 'sext_ln813_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2218 = add i16 %add_ln813_2217, i16 %sext_ln813_463"   --->   Operation 8370 'add' 'add_ln813_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8371 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2222 = add i16 %add_ln813_2221, i16 %add_ln813_2218"   --->   Operation 8371 'add' 'add_ln813_2222' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8372 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2223 = add i16 %add_ln813_2222, i16 %add_ln813_2215"   --->   Operation 8372 'add' 'add_ln813_2223' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2230 = add i16 %add_ln813_2229, i16 %add_ln813_2226"   --->   Operation 8373 'add' 'add_ln813_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8374 [1/1] (0.00ns)   --->   "%sext_ln813_466 = sext i13 %add_ln813_2232"   --->   Operation 8374 'sext' 'sext_ln813_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2233 = add i16 %sext_ln813_466, i16 %add_ln813_2231"   --->   Operation 8375 'add' 'add_ln813_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8376 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2237 = add i16 %add_ln813_2236, i16 %add_ln813_2233"   --->   Operation 8376 'add' 'add_ln813_2237' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2238 = add i16 %add_ln813_2237, i16 %add_ln813_2230"   --->   Operation 8377 'add' 'add_ln813_2238' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2239 = add i16 %add_ln813_2238, i16 %add_ln813_2223"   --->   Operation 8378 'add' 'add_ln813_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8379 [1/1] (0.76ns)   --->   "%add_ln813_2240 = add i15 %sext_ln17_673, i15 %sext_ln17_694"   --->   Operation 8379 'add' 'add_ln813_2240' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8380 [1/1] (0.00ns)   --->   "%sext_ln813_469 = sext i15 %add_ln813_2240"   --->   Operation 8380 'sext' 'sext_ln813_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2242 = add i16 %add_ln813_2241, i16 %sext_ln813_469"   --->   Operation 8381 'add' 'add_ln813_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8382 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2246 = add i16 %add_ln813_2245, i16 %add_ln813_2242"   --->   Operation 8382 'add' 'add_ln813_2246' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8383 [1/1] (0.00ns)   --->   "%sext_ln813_470 = sext i15 %add_ln813_2248"   --->   Operation 8383 'sext' 'sext_ln813_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2249 = add i16 %sext_ln813_470, i16 %add_ln813_2247"   --->   Operation 8384 'add' 'add_ln813_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8385 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2253 = add i16 %add_ln813_2252, i16 %add_ln813_2249"   --->   Operation 8385 'add' 'add_ln813_2253' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2254 = add i16 %add_ln813_2253, i16 %add_ln813_2246"   --->   Operation 8386 'add' 'add_ln813_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8387 [1/1] (0.00ns)   --->   "%sext_ln813_473 = sext i15 %add_ln813_2260"   --->   Operation 8387 'sext' 'sext_ln813_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2261 = add i16 %sext_ln813_473, i16 %add_ln813_2257"   --->   Operation 8388 'add' 'add_ln813_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8389 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i11 %add_ln813_2268"   --->   Operation 8389 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8390 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2269 = add i16 %sext_ln813_38, i16 %add_ln813_2261"   --->   Operation 8390 'add' 'add_ln813_2269' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8391 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2270 = add i16 %add_ln813_2269, i16 %add_ln813_2254"   --->   Operation 8391 'add' 'add_ln813_2270' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2271 = add i16 %add_ln813_2270, i16 %add_ln813_2239"   --->   Operation 8392 'add' 'add_ln813_2271' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8393 [1/1] (0.00ns)   --->   "%sext_ln813_475 = sext i15 %add_ln813_2273"   --->   Operation 8393 'sext' 'sext_ln813_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2277 = add i16 %add_ln813_2276, i16 %sext_ln813_475"   --->   Operation 8394 'add' 'add_ln813_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2280 = add i16 %add_ln813_2279, i16 %add_ln813_2278"   --->   Operation 8395 'add' 'add_ln813_2280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8396 [1/1] (0.00ns)   --->   "%sext_ln813_478 = sext i14 %add_ln813_2283"   --->   Operation 8396 'sext' 'sext_ln813_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8397 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2284 = add i16 %sext_ln813_478, i16 %add_ln813_2280"   --->   Operation 8397 'add' 'add_ln813_2284' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2285 = add i16 %add_ln813_2284, i16 %add_ln813_2277"   --->   Operation 8398 'add' 'add_ln813_2285' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2292 = add i16 %add_ln813_2291, i16 %add_ln813_2288"   --->   Operation 8399 'add' 'add_ln813_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8400 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2300 = add i16 %add_ln813_2299, i16 %add_ln813_2292"   --->   Operation 8400 'add' 'add_ln813_2300' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2301 = add i16 %add_ln813_2300, i16 %add_ln813_2285"   --->   Operation 8401 'add' 'add_ln813_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2303 = add i16 %add_ln813_2302, i16 %sext_ln818_870"   --->   Operation 8402 'add' 'add_ln813_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8403 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2307 = add i16 %add_ln813_2306, i16 %add_ln813_2303"   --->   Operation 8403 'add' 'add_ln813_2307' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8404 [1/1] (0.00ns)   --->   "%sext_ln813_482 = sext i15 %add_ln813_2308"   --->   Operation 8404 'sext' 'sext_ln813_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2310 = add i16 %add_ln813_2309, i16 %sext_ln813_482"   --->   Operation 8405 'add' 'add_ln813_2310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2314 = add i16 %add_ln813_2313, i16 %add_ln813_2310"   --->   Operation 8406 'add' 'add_ln813_2314' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2315 = add i16 %add_ln813_2314, i16 %add_ln813_2307"   --->   Operation 8407 'add' 'add_ln813_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2322 = add i16 %add_ln813_2321, i16 %add_ln813_2318"   --->   Operation 8408 'add' 'add_ln813_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8409 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2330 = add i16 %add_ln813_2329, i16 %add_ln813_2322"   --->   Operation 8409 'add' 'add_ln813_2330' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8410 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2331 = add i16 %add_ln813_2330, i16 %add_ln813_2315"   --->   Operation 8410 'add' 'add_ln813_2331' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2332 = add i16 %add_ln813_2331, i16 %add_ln813_2301"   --->   Operation 8411 'add' 'add_ln813_2332' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2337 = add i16 %add_ln813_2336, i16 %add_ln813_2334"   --->   Operation 8412 'add' 'add_ln813_2337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8413 [1/1] (0.00ns)   --->   "%sext_ln813_487 = sext i15 %add_ln813_2339"   --->   Operation 8413 'sext' 'sext_ln813_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8414 [1/1] (0.00ns)   --->   "%sext_ln813_488 = sext i15 %add_ln813_2341"   --->   Operation 8414 'sext' 'sext_ln813_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8415 [1/1] (0.77ns)   --->   "%add_ln813_2342 = add i16 %sext_ln813_488, i16 %sext_ln813_487"   --->   Operation 8415 'add' 'add_ln813_2342' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2343 = add i16 %add_ln813_2342, i16 %add_ln813_2337"   --->   Operation 8416 'add' 'add_ln813_2343' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2348 = add i16 %add_ln813_2347, i16 %add_ln813_2345"   --->   Operation 8417 'add' 'add_ln813_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2350 = add i16 %add_ln813_2349, i16 %sext_ln818_750"   --->   Operation 8418 'add' 'add_ln813_2350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2354 = add i16 %add_ln813_2353, i16 %add_ln813_2350"   --->   Operation 8419 'add' 'add_ln813_2354' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8420 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2355 = add i16 %add_ln813_2354, i16 %add_ln813_2348"   --->   Operation 8420 'add' 'add_ln813_2355' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2356 = add i16 %add_ln813_2355, i16 %add_ln813_2343"   --->   Operation 8421 'add' 'add_ln813_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2363 = add i16 %add_ln813_2362, i16 %sext_ln818_958"   --->   Operation 8422 'add' 'add_ln813_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8423 [1/1] (0.00ns)   --->   "%sext_ln813_491 = sext i15 %add_ln813_2366"   --->   Operation 8423 'sext' 'sext_ln813_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8424 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2367 = add i16 %sext_ln813_491, i16 %add_ln813_2363"   --->   Operation 8424 'add' 'add_ln813_2367' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2368 = add i16 %add_ln813_2367, i16 %add_ln813_2361"   --->   Operation 8425 'add' 'add_ln813_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2373 = add i16 %add_ln813_2372, i16 %add_ln813_2370"   --->   Operation 8426 'add' 'add_ln813_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8427 [1/1] (0.00ns)   --->   "%sext_ln813_495 = sext i15 %add_ln813_2379"   --->   Operation 8427 'sext' 'sext_ln813_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8428 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2380 = add i16 %sext_ln813_495, i16 %add_ln813_2373"   --->   Operation 8428 'add' 'add_ln813_2380' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8429 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2381 = add i16 %add_ln813_2380, i16 %add_ln813_2368"   --->   Operation 8429 'add' 'add_ln813_2381' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8430 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2382 = add i16 %add_ln813_2381, i16 %add_ln813_2356"   --->   Operation 8430 'add' 'add_ln813_2382' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8431 [1/1] (0.00ns)   --->   "%sext_ln813_497 = sext i15 %add_ln813_2386"   --->   Operation 8431 'sext' 'sext_ln813_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2387 = add i16 %sext_ln813_497, i16 %add_ln813_2384"   --->   Operation 8432 'add' 'add_ln813_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2389 = add i16 %add_ln813_2388, i16 %sext_ln818_508"   --->   Operation 8433 'add' 'add_ln813_2389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8434 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2393 = add i16 %add_ln813_2392, i16 %add_ln813_2389"   --->   Operation 8434 'add' 'add_ln813_2393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8435 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2394 = add i16 %add_ln813_2393, i16 %add_ln813_2387"   --->   Operation 8435 'add' 'add_ln813_2394' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2400 = add i16 %add_ln813_2399, i16 %add_ln813_2396"   --->   Operation 8436 'add' 'add_ln813_2400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8437 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2407 = add i16 %add_ln813_2406, i16 %add_ln813_2400"   --->   Operation 8437 'add' 'add_ln813_2407' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2408 = add i16 %add_ln813_2407, i16 %add_ln813_2394"   --->   Operation 8438 'add' 'add_ln813_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8439 [1/1] (0.00ns)   --->   "%sext_ln813_506 = sext i15 %add_ln813_2416"   --->   Operation 8439 'sext' 'sext_ln813_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8440 [1/1] (0.00ns)   --->   "%sext_ln813_507 = sext i14 %add_ln813_2418"   --->   Operation 8440 'sext' 'sext_ln813_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2419 = add i16 %sext_ln813_507, i16 %add_ln813_2417"   --->   Operation 8441 'add' 'add_ln813_2419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8442 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2420 = add i16 %add_ln813_2419, i16 %sext_ln813_506"   --->   Operation 8442 'add' 'add_ln813_2420' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2421 = add i16 %add_ln813_2420, i16 %add_ln813_2414"   --->   Operation 8443 'add' 'add_ln813_2421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8444 [1/1] (0.00ns)   --->   "%sext_ln813_508 = sext i15 %add_ln813_2423"   --->   Operation 8444 'sext' 'sext_ln813_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2427 = add i16 %add_ln813_2426, i16 %sext_ln813_508"   --->   Operation 8445 'add' 'add_ln813_2427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8446 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2434 = add i16 %add_ln813_2433, i16 %add_ln813_2427"   --->   Operation 8446 'add' 'add_ln813_2434' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8447 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2435 = add i16 %add_ln813_2434, i16 %add_ln813_2421"   --->   Operation 8447 'add' 'add_ln813_2435' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2436 = add i16 %add_ln813_2435, i16 %add_ln813_2408"   --->   Operation 8448 'add' 'add_ln813_2436' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2442 = add i16 %add_ln813_2441, i16 %add_ln813_2438"   --->   Operation 8449 'add' 'add_ln813_2442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8450 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2450 = add i16 %add_ln813_2449, i16 %add_ln813_2442"   --->   Operation 8450 'add' 'add_ln813_2450' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2456 = add i16 %add_ln813_2455, i16 %add_ln813_2452"   --->   Operation 8451 'add' 'add_ln813_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8452 [1/1] (0.00ns)   --->   "%sext_ln813_520 = sext i14 %add_ln813_2458"   --->   Operation 8452 'sext' 'sext_ln813_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2459 = add i16 %sext_ln813_520, i16 %add_ln813_2457"   --->   Operation 8453 'add' 'add_ln813_2459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8454 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2463 = add i16 %add_ln813_2462, i16 %add_ln813_2459"   --->   Operation 8454 'add' 'add_ln813_2463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8455 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2464 = add i16 %add_ln813_2463, i16 %add_ln813_2456"   --->   Operation 8455 'add' 'add_ln813_2464' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2465 = add i16 %add_ln813_2464, i16 %add_ln813_2450"   --->   Operation 8456 'add' 'add_ln813_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8457 [1/1] (0.00ns)   --->   "%sext_ln813_522 = sext i15 %add_ln813_2466"   --->   Operation 8457 'sext' 'sext_ln813_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2467 = add i16 %sext_ln813_522, i16 %sext_ln818_849"   --->   Operation 8458 'add' 'add_ln813_2467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8459 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2471 = add i16 %add_ln813_2470, i16 %add_ln813_2467"   --->   Operation 8459 'add' 'add_ln813_2471' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8460 [1/1] (0.00ns)   --->   "%sext_ln813_525 = sext i15 %add_ln813_2472"   --->   Operation 8460 'sext' 'sext_ln813_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8461 [1/1] (0.00ns)   --->   "%sext_ln813_526 = sext i15 %add_ln813_2473"   --->   Operation 8461 'sext' 'sext_ln813_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2474 = add i16 %sext_ln813_526, i16 %sext_ln813_525"   --->   Operation 8462 'add' 'add_ln813_2474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2478 = add i16 %add_ln813_2477, i16 %add_ln813_2474"   --->   Operation 8463 'add' 'add_ln813_2478' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2479 = add i16 %add_ln813_2478, i16 %add_ln813_2471"   --->   Operation 8464 'add' 'add_ln813_2479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2486 = add i16 %add_ln813_2485, i16 %add_ln813_2482"   --->   Operation 8465 'add' 'add_ln813_2486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8466 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2493 = add i16 %add_ln813_2492, i16 %add_ln813_2486"   --->   Operation 8466 'add' 'add_ln813_2493' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8467 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2494 = add i16 %add_ln813_2493, i16 %add_ln813_2479"   --->   Operation 8467 'add' 'add_ln813_2494' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8468 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2495 = add i16 %add_ln813_2494, i16 %add_ln813_2465"   --->   Operation 8468 'add' 'add_ln813_2495' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2500 = add i16 %add_ln813_2499, i16 %add_ln813_2497"   --->   Operation 8469 'add' 'add_ln813_2500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2502 = add i16 %add_ln813_2501, i16 %sext_ln818_545"   --->   Operation 8470 'add' 'add_ln813_2502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2506 = add i16 %add_ln813_2505, i16 %add_ln813_2502"   --->   Operation 8471 'add' 'add_ln813_2506' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8472 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2507 = add i16 %add_ln813_2506, i16 %add_ln813_2500"   --->   Operation 8472 'add' 'add_ln813_2507' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2513 = add i16 %add_ln813_2512, i16 %add_ln813_2509"   --->   Operation 8473 'add' 'add_ln813_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8474 [1/1] (0.00ns)   --->   "%sext_ln813_532 = sext i15 %add_ln813_2514"   --->   Operation 8474 'sext' 'sext_ln813_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2515 = add i16 %sext_ln813_532, i16 %sext_ln818_754"   --->   Operation 8475 'add' 'add_ln813_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8476 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2519 = add i16 %add_ln813_2518, i16 %add_ln813_2515"   --->   Operation 8476 'add' 'add_ln813_2519' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8477 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2520 = add i16 %add_ln813_2519, i16 %add_ln813_2513"   --->   Operation 8477 'add' 'add_ln813_2520' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2521 = add i16 %add_ln813_2520, i16 %add_ln813_2507"   --->   Operation 8478 'add' 'add_ln813_2521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2528 = add i16 %add_ln813_2527, i16 %sext_ln818_979"   --->   Operation 8479 'add' 'add_ln813_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8480 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2532 = add i16 %add_ln813_2531, i16 %add_ln813_2528"   --->   Operation 8480 'add' 'add_ln813_2532' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2533 = add i16 %add_ln813_2532, i16 %add_ln813_2526"   --->   Operation 8481 'add' 'add_ln813_2533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2539 = add i16 %add_ln813_2538, i16 %add_ln813_2535"   --->   Operation 8482 'add' 'add_ln813_2539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8483 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2546 = add i16 %add_ln813_2545, i16 %add_ln813_2539"   --->   Operation 8483 'add' 'add_ln813_2546' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8484 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2547 = add i16 %add_ln813_2546, i16 %add_ln813_2533"   --->   Operation 8484 'add' 'add_ln813_2547' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2548 = add i16 %add_ln813_2547, i16 %add_ln813_2521"   --->   Operation 8485 'add' 'add_ln813_2548' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2554 = add i16 %add_ln813_2553, i16 %add_ln813_2550"   --->   Operation 8486 'add' 'add_ln813_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2556 = add i16 %add_ln813_2555, i16 %sext_ln818_562"   --->   Operation 8487 'add' 'add_ln813_2556' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8488 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2560 = add i16 %add_ln813_2559, i16 %add_ln813_2556"   --->   Operation 8488 'add' 'add_ln813_2560' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8489 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2561 = add i16 %add_ln813_2560, i16 %add_ln813_2554"   --->   Operation 8489 'add' 'add_ln813_2561' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8490 [1/1] (0.00ns)   --->   "%sext_ln813_542 = sext i13 %add_ln813_2562"   --->   Operation 8490 'sext' 'sext_ln813_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2566 = add i16 %add_ln813_2565, i16 %sext_ln813_542"   --->   Operation 8491 'add' 'add_ln813_2566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8492 [1/1] (0.00ns)   --->   "%sext_ln813_543 = sext i11 %add_ln813_2567"   --->   Operation 8492 'sext' 'sext_ln813_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2569 = add i16 %add_ln813_2568, i16 %sext_ln813_543"   --->   Operation 8493 'add' 'add_ln813_2569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2573 = add i16 %add_ln813_2572, i16 %add_ln813_2569"   --->   Operation 8494 'add' 'add_ln813_2573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8495 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2574 = add i16 %add_ln813_2573, i16 %add_ln813_2566"   --->   Operation 8495 'add' 'add_ln813_2574' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2575 = add i16 %add_ln813_2574, i16 %add_ln813_2561"   --->   Operation 8496 'add' 'add_ln813_2575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2583 = add i16 %add_ln813_2582, i16 %sext_ln818_1015"   --->   Operation 8497 'add' 'add_ln813_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8498 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2587 = add i16 %add_ln813_2586, i16 %add_ln813_2583"   --->   Operation 8498 'add' 'add_ln813_2587' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2588 = add i16 %add_ln813_2587, i16 %add_ln813_2581"   --->   Operation 8499 'add' 'add_ln813_2588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8500 [1/1] (0.00ns)   --->   "%sext_ln813_551 = sext i15 %add_ln813_2593"   --->   Operation 8500 'sext' 'sext_ln813_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2594 = add i16 %sext_ln813_551, i16 %add_ln813_2590"   --->   Operation 8501 'add' 'add_ln813_2594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8502 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2602 = add i16 %add_ln813_2601, i16 %add_ln813_2594"   --->   Operation 8502 'add' 'add_ln813_2602' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8503 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2603 = add i16 %add_ln813_2602, i16 %add_ln813_2588"   --->   Operation 8503 'add' 'add_ln813_2603' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2604 = add i16 %add_ln813_2603, i16 %add_ln813_2575"   --->   Operation 8504 'add' 'add_ln813_2604' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8505 [1/1] (0.00ns)   --->   "%sext_ln813_553 = sext i15 %add_ln813_2606"   --->   Operation 8505 'sext' 'sext_ln813_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2610 = add i16 %add_ln813_2609, i16 %sext_ln813_553"   --->   Operation 8506 'add' 'add_ln813_2610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8507 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2618 = add i16 %add_ln813_2617, i16 %add_ln813_2610"   --->   Operation 8507 'add' 'add_ln813_2618' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8508 [1/1] (0.00ns)   --->   "%sext_ln813_559 = sext i15 %add_ln813_2620"   --->   Operation 8508 'sext' 'sext_ln813_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2624 = add i16 %add_ln813_2623, i16 %sext_ln813_559"   --->   Operation 8509 'add' 'add_ln813_2624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2627 = add i16 %add_ln813_2626, i16 %add_ln813_2625"   --->   Operation 8510 'add' 'add_ln813_2627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8511 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2631 = add i16 %add_ln813_2630, i16 %add_ln813_2627"   --->   Operation 8511 'add' 'add_ln813_2631' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2632 = add i16 %add_ln813_2631, i16 %add_ln813_2624"   --->   Operation 8512 'add' 'add_ln813_2632' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2633 = add i16 %add_ln813_2632, i16 %add_ln813_2618"   --->   Operation 8513 'add' 'add_ln813_2633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2642 = add i16 %add_ln813_2641, i16 %add_ln813_2640"   --->   Operation 8514 'add' 'add_ln813_2642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2646 = add i16 %add_ln813_2645, i16 %add_ln813_2642"   --->   Operation 8515 'add' 'add_ln813_2646' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2647 = add i16 %add_ln813_2646, i16 %add_ln813_2639"   --->   Operation 8516 'add' 'add_ln813_2647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2654 = add i16 %add_ln813_2653, i16 %add_ln813_2650"   --->   Operation 8517 'add' 'add_ln813_2654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8518 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2662 = add i16 %add_ln813_2661, i16 %add_ln813_2654"   --->   Operation 8518 'add' 'add_ln813_2662' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8519 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2663 = add i16 %add_ln813_2662, i16 %add_ln813_2647"   --->   Operation 8519 'add' 'add_ln813_2663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8520 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2664 = add i16 %add_ln813_2663, i16 %add_ln813_2633"   --->   Operation 8520 'add' 'add_ln813_2664' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2670 = add i16 %add_ln813_2669, i16 %add_ln813_2666"   --->   Operation 8521 'add' 'add_ln813_2670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8522 [1/1] (0.00ns)   --->   "%sext_ln813_564 = sext i15 %add_ln813_2672"   --->   Operation 8522 'sext' 'sext_ln813_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2673 = add i16 %sext_ln813_564, i16 %add_ln813_2671"   --->   Operation 8523 'add' 'add_ln813_2673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8524 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2677 = add i16 %add_ln813_2676, i16 %add_ln813_2673"   --->   Operation 8524 'add' 'add_ln813_2677' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8525 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2678 = add i16 %add_ln813_2677, i16 %add_ln813_2670"   --->   Operation 8525 'add' 'add_ln813_2678' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2684 = add i16 %add_ln813_2683, i16 %add_ln813_2680"   --->   Operation 8526 'add' 'add_ln813_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8527 [1/1] (0.00ns)   --->   "%sext_ln813_566 = sext i15 %add_ln813_2686"   --->   Operation 8527 'sext' 'sext_ln813_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2687 = add i16 %sext_ln813_566, i16 %add_ln813_2685"   --->   Operation 8528 'add' 'add_ln813_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8529 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2691 = add i16 %add_ln813_2690, i16 %add_ln813_2687"   --->   Operation 8529 'add' 'add_ln813_2691' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8530 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2692 = add i16 %add_ln813_2691, i16 %add_ln813_2684"   --->   Operation 8530 'add' 'add_ln813_2692' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2693 = add i16 %add_ln813_2692, i16 %add_ln813_2678"   --->   Operation 8531 'add' 'add_ln813_2693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8532 [1/1] (0.00ns)   --->   "%sext_ln813_567 = sext i15 %add_ln813_2694"   --->   Operation 8532 'sext' 'sext_ln813_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2695 = add i16 %sext_ln813_567, i16 %sext_ln818_893"   --->   Operation 8533 'add' 'add_ln813_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8534 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2699 = add i16 %add_ln813_2698, i16 %add_ln813_2695"   --->   Operation 8534 'add' 'add_ln813_2699' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8535 [1/1] (0.00ns)   --->   "%sext_ln813_568 = sext i13 %add_ln813_2700"   --->   Operation 8535 'sext' 'sext_ln813_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2702 = add i16 %add_ln813_2701, i16 %sext_ln813_568"   --->   Operation 8536 'add' 'add_ln813_2702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8537 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2706 = add i16 %add_ln813_2705, i16 %add_ln813_2702"   --->   Operation 8537 'add' 'add_ln813_2706' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2707 = add i16 %add_ln813_2706, i16 %add_ln813_2699"   --->   Operation 8538 'add' 'add_ln813_2707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2714 = add i16 %add_ln813_2713, i16 %add_ln813_2710"   --->   Operation 8539 'add' 'add_ln813_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8540 [1/1] (0.00ns)   --->   "%sext_ln813_573 = sext i15 %add_ln813_2721"   --->   Operation 8540 'sext' 'sext_ln813_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8541 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2722 = add i16 %sext_ln813_573, i16 %add_ln813_2714"   --->   Operation 8541 'add' 'add_ln813_2722' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8542 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2723 = add i16 %add_ln813_2722, i16 %add_ln813_2707"   --->   Operation 8542 'add' 'add_ln813_2723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8543 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2724 = add i16 %add_ln813_2723, i16 %add_ln813_2693"   --->   Operation 8543 'add' 'add_ln813_2724' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 8544 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i16 %add_ln813_1216" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8544 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8545 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i16 %add_ln813_1277" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8545 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8546 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i16 %add_ln813_1341" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8546 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8547 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i16 %add_ln813_1405" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8547 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8548 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i16 %add_ln813_1465" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8548 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8549 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i16 %add_ln813_996" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8549 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8550 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i16 %add_ln813_1523" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8550 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8551 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i16 %add_ln813_1582" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8551 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8552 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i16 %add_ln813_1641" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8552 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8553 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i16 %add_ln813_1703" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8553 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8554 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i16 %add_ln813_1764" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8554 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8555 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i16 %add_ln813_1821" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8555 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8556 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i16 %add_ln813_1056" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8556 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8557 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i16 %add_ln813_1878" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8557 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8558 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i16 %add_ln813_1935" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8558 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8559 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i16 %add_ln813_1991" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8559 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8560 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i512 %mrv_15, i16 %add_ln813_1111" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8560 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8561 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i512 %mrv_16, i16 %add_ln813_2045" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8561 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8562 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i512 %mrv_17, i16 %add_ln813_2091" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8562 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8563 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i512 %mrv_18, i16 %add_ln813_2150" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8563 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8564 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i512 %mrv_19, i16 %add_ln813_2209" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8564 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8565 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i512 %mrv_20, i16 %sext_ln813_168" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8565 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8566 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i512 %mrv_21, i16 %add_ln813_2271" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8566 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8567 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i512 %mrv_22, i16 %add_ln813_2332" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8567 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8568 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i512 %mrv_23, i16 %add_ln813_2382" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8568 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8569 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i512 %mrv_24, i16 %add_ln813_2436" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8569 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8570 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i512 %mrv_25, i16 %add_ln813_2495" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8570 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8571 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i512 %mrv_26, i16 %add_ln813_1159" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8571 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8572 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i512 %mrv_27, i16 %add_ln813_2548" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8572 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8573 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i512 %mrv_28, i16 %add_ln813_2604" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8573 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8574 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i512 %mrv_29, i16 %add_ln813_2664" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8574 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8575 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i512 %mrv_30, i16 %add_ln813_2724" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8575 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8576 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i512 %mrv_31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 8576 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.49ns
The critical path consists of the following:
	wire read operation ('p_read_198', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read3' (firmware/nnet_utils/nnet_mult.h:70) [127]  (0 ns)
	'mul' operation ('r.V') [462]  (1.94 ns)
	'add' operation ('add_ln813_1704') [7329]  (0.765 ns)
	'add' operation ('add_ln813_1705') [7331]  (0.785 ns)

 <State 2>: 2.81ns
The critical path consists of the following:
	'add' operation ('add_ln813_1253') [6773]  (0.785 ns)
	'add' operation ('add_ln813_1255') [6776]  (0 ns)
	'add' operation ('add_ln813_1259') [6781]  (0.675 ns)
	'add' operation ('add_ln813_1260') [6782]  (0 ns)
	'add' operation ('add_ln813_1276') [6806]  (0.675 ns)
	'add' operation ('add_ln813_1277') [6807]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
