<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition</li><li class="info_message">Info: Processing started: Sat Dec 24 00:44:06 2022</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clocked_cnt -c clocked_cnt</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected</li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhdl<ul><li class="info_message">Info (12022): Found design unit 1: CLOCK_DIVIDER-BHV File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clock_divider.vhdl Line: 16</li><li class="info_message">Info (12023): Found entity 1: CLOCK_DIVIDER File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clock_divider.vhdl Line: 9</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file cnt.vhdl<ul><li class="info_message">Info (12022): Found design unit 1: CNT-BHV File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/cnt.vhdl Line: 18</li><li class="info_message">Info (12023): Found entity 1: CNT File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/cnt.vhdl Line: 9</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file hex_driver.vhdl<ul><li class="info_message">Info (12022): Found design unit 1: HEX_DRIVER-BHV File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/hex_driver.vhdl Line: 18</li><li class="info_message">Info (12023): Found entity 1: HEX_DRIVER File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/hex_driver.vhdl Line: 11</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file clocked_cnt.vhdl<ul><li class="info_message">Info (12022): Found design unit 1: CLOCKED_CNT-BHV File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 19</li><li class="info_message">Info (12023): Found entity 1: CLOCKED_CNT File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 10</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;clocked_cnt&quot; for the top level hierarchy</li><li class="info_message">Info (12128): Elaborating entity &quot;CLOCK_DIVIDER&quot; for hierarchy &quot;CLOCK_DIVIDER:clk_div&quot; File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 47</li><li class="warning_message">Warning (10540): VHDL Signal Declaration warning at clock_divider.vhdl(17): used explicit default value for signal &quot;div&quot; because signal was never assigned a value File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clock_divider.vhdl Line: 17</li><li class="info_message">Info (12128): Elaborating entity &quot;CNT&quot; for hierarchy &quot;CNT:cnt_0&quot; File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 48</li><li class="info_message">Info (12128): Elaborating entity &quot;HEX_DRIVER&quot; for hierarchy &quot;HEX_DRIVER:hex&quot; File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 49</li><li class="warning_message">Warning (13024): Output pins are stuck at VCC or GND<ul><li class="warning_message">Warning (13410): Pin &quot;out_hex[0]&quot; is stuck at VCC File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 14</li></ul></li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="info_message">Info (21057): Implemented 133 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 3 input pins</li><li class="info_message">Info (21059): Implemented 8 output pins</li><li class="info_message">Info (21061): Implemented 122 logic cells</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 4 warnings<ul><li class="info_message">Info: Peak virtual memory: 424 megabytes</li><li class="info_message">Info: Processing ended: Sat Dec 24 00:44:15 2022</li><li class="info_message">Info: Elapsed time: 00:00:09</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:21</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
