vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 18:29:02 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
run
run
run
run
run
run
run
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:43:09 on Apr 16,2024, Elapsed time: 0:14:07
# Errors: 0, Warnings: 1
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage(fetch_stage)
# vsim -gui work.fetch_stage(fetch_stage) 
# Start time: 18:43:50 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ps ###############
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:82)
#       Signal: /fetch_stage/out_mux41 @ sub-iteration 0 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:82)
#   Active process: /fetch_stage/MUX3_exception/line__26 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:92
#   Active process: /fetch_stage/PC/line__37 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:96
#       Signal: /fetch_stage/PC_plus_one @ sub-iteration 2 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:82)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:82)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 19:10:16 on Apr 16,2024, Elapsed time: 0:26:26
# Errors: 0, Warnings: 1
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 1 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 3 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 3 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 3 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 3 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 4 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 4 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 2 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 1 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 1 error.
# Load canceled
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 22:42:13 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
# Loading work.instructioncache(rtl)
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (32) for port "/fetch_stage/instruction_cache/datain".
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache File: D:/Senior-1/Computer-architecture/projetc-arch/instructioncache.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 22:42:13 on Apr 16,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd failed with 1 errors.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 1 failed with 1 error.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 22:43:38 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ps ###############
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux41 @ sub-iteration 0 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#   Active process: /fetch_stage/MUX3_exception/line__26 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:84
#   Active process: /fetch_stage/PC/line__35 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:88
#       Signal: /fetch_stage/PC_plus_one @ sub-iteration 2 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#   Active process: /fetch_stage/PC/line__35 @ sub-iteration 3
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:88
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
quit -sim
# End time: 22:48:05 on Apr 16,2024, Elapsed time: 0:04:27
# Errors: 4, Warnings: 4
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 22:48:39 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ps ###############
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 0 at Value Z (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux41 @ sub-iteration 0 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#   Active process: /fetch_stage/MUX3_exception/line__26 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:84
#   Active process: /fetch_stage/PC/line__35 @ sub-iteration 1
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:88
#       Signal: /fetch_stage/PC_plus_one @ sub-iteration 2 at Value unknown (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#       Signal: /fetch_stage/out_mux42 @ sub-iteration 2 at Value 0 (D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:73)
#   Active process: /fetch_stage/PC/line__35 @ sub-iteration 3
#     Source: D:/Senior-1/Computer-architecture/projetc-arch/FETCH_STAGE.vhd:88
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
force -freeze sim:/fetch_stage/datain 1111111111111111 0
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
quit -sim
# End time: 22:50:45 on Apr 16,2024, Elapsed time: 0:02:06
# Errors: 2, Warnings: 4
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 22:50:57 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/rst 0 0
run
run
run
run
run
run
force -freeze sim:/pc_unit/enable 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/pc_unit/current_pc 16'h0000F000 0
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 22:54:03 on Apr 16,2024, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 22:54:27 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.pc_unit(behavioral)
# Loading work.instructioncache(rtl)
quit -sim
# End time: 22:54:34 on Apr 16,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 22:54:50 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/rst 0 0
run
run
run
run
run
run
quit -sim
# End time: 22:56:30 on Apr 16,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 22:56:38 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/rst 0 0
force -freeze sim:/pc_unit/enable 1 0
run
force -freeze sim:/pc_unit/current_pc 16'h00000001 0
run
force -freeze sim:/pc_unit/current_pc 16'h0000F000 0
run
quit -sim
# End time: 22:59:19 on Apr 16,2024, Elapsed time: 0:02:41
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 22:59:57 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/current_pc 16'h00000003 0
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/rst 0 0
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:02:06 on Apr 16,2024, Elapsed time: 0:02:09
# Errors: 0, Warnings: 3
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 23:02:15 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/rst 0 0
run
run
run
run
force -freeze sim:/pc_unit/current_pc 16'h000f0000 0
run
run
run
run
run
run
quit -sim
# End time: 23:05:09 on Apr 16,2024, Elapsed time: 0:02:54
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 23:05:18 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
quit -sim
# End time: 23:08:35 on Apr 16,2024, Elapsed time: 0:03:17
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 23:08:45 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/current_pc 16'h0000FF00 0
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/rst 0 0
force -freeze sim:/pc_unit/enable 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:10:04 on Apr 16,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd failed with 1 errors.
# 10 compiles, 1 failed with 1 error.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd failed with 1 errors.
# 10 compiles, 1 failed with 1 error.
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 23:12:11 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/kj
add wave -position end  sim:/pc_unit/O_PC
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/current_pc 16'h00F00000 0
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/rst 0 0
run
run
run
run
run
run
quit -sim
# End time: 23:16:09 on Apr 16,2024, Elapsed time: 0:03:58
# Errors: 0, Warnings: 4
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.pc_unit
# vsim -gui work.pc_unit 
# Start time: 23:16:20 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pc_unit(behavioral)
add wave -position end  sim:/pc_unit/allones
add wave -position end  sim:/pc_unit/bits
add wave -position end  sim:/pc_unit/clk
add wave -position end  sim:/pc_unit/current_pc
add wave -position end  sim:/pc_unit/current_pc_out
add wave -position end  sim:/pc_unit/enable
add wave -position end  sim:/pc_unit/kj
add wave -position end  sim:/pc_unit/O_PC_OLD
add wave -position end  sim:/pc_unit/Reset_PC_value
add wave -position end  sim:/pc_unit/rst
force -freeze sim:/pc_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/pc_unit/enable 1 0
force -freeze sim:/pc_unit/rst 0 0
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 23:17:03 on Apr 16,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.fetch_stage
# vsim -gui work.fetch_stage 
# Start time: 23:19:39 on Apr 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch_stage(fetch_stage)
# Loading work.mynor(mynordesign)
# Loading work.myor(myordesign)
# Loading work.pc_unit(behavioral)
# Loading work.mux2x1(dataflow)
# Loading work.mux4(with_select_mux)
# Loading work.instructioncache(rtl)
add wave -position end  sim:/fetch_stage/addres_2
add wave -position end  sim:/fetch_stage/ADDRESS_EXP_HANDLER
add wave -position end  sim:/fetch_stage/branch_predict
add wave -position end  sim:/fetch_stage/clk
add wave -position end  sim:/fetch_stage/datain
add wave -position end  sim:/fetch_stage/enable
add wave -position end  sim:/fetch_stage/exception_out
add wave -position end  sim:/fetch_stage/excution_predict
add wave -position end  sim:/fetch_stage/I_PC
add wave -position end  sim:/fetch_stage/instruction
add wave -position end  sim:/fetch_stage/interuppt_signal
add wave -position end  sim:/fetch_stage/JMP_LABEL
add wave -position end  sim:/fetch_stage/out_current_address
add wave -position end  sim:/fetch_stage/out_mux2
add wave -position end  sim:/fetch_stage/out_mux41
add wave -position end  sim:/fetch_stage/out_mux42
add wave -position end  sim:/fetch_stage/out_nor
add wave -position end  sim:/fetch_stage/out_or
add wave -position end  sim:/fetch_stage/overflow_signal
add wave -position end  sim:/fetch_stage/PC_old
add wave -position end  sim:/fetch_stage/PC_plus
add wave -position end  sim:/fetch_stage/PC_plus_one
add wave -position end  sim:/fetch_stage/PC_RESET_VALUE
add wave -position end  sim:/fetch_stage/PCold
add wave -position end  sim:/fetch_stage/Protected_signal
add wave -position end  sim:/fetch_stage/reset
add wave -position end  sim:/fetch_stage/return_selection
add wave -position end  sim:/fetch_stage/return_signal
add wave -position end  sim:/fetch_stage/select_mux41
add wave -position end  sim:/fetch_stage/select_mux42
add wave -position end  sim:/fetch_stage/selection
add wave -position end  sim:/fetch_stage/WRITE_REG_1
force -freeze sim:/fetch_stage/Protected_signal 0 0
force -freeze sim:/fetch_stage/overflow_signal 0 0
force -freeze sim:/fetch_stage/reset 0 0
force -freeze sim:/fetch_stage/return_selection 0 0
force -freeze sim:/fetch_stage/return_signal 0 0
force -freeze sim:/fetch_stage/selection 0 0
force -freeze sim:/fetch_stage/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch_stage/branch_predict 0 0
force -freeze sim:/fetch_stage/enable 1 0
force -freeze sim:/fetch_stage/exception_out 0 0
force -freeze sim:/fetch_stage/excution_predict 0 0
force -freeze sim:/fetch_stage/I_PC 0 0
force -freeze sim:/fetch_stage/interuppt_signal 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 300 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 400 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 600 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 700 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 800 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 900 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
force -freeze sim:/fetch_stage/selection 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 0  Instance: /fetch_stage/instruction_cache
add wave -position end sim:/fetch_stage/PC/*
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1100 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
force -freeze sim:/fetch_stage/selection 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1200 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1300 ps  Iteration: 0  Instance: /fetch_stage/instruction_cache
quit -sim
# End time: 23:25:38 on Apr 16,2024, Elapsed time: 0:05:59
# Errors: 0, Warnings: 16
# Compile of Fetch_piplined.vhd was successful.
# Compile of FETCH_STAGE.vhd was successful.
# Compile of instructioncache.vhd was successful.
# Compile of MUX2x1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of mynor.vhd was successful.
# Compile of myor.vhd was successful.
# Compile of PC.vhd was successful.
# 10 compiles, 0 failed with no errors.
