.model step1_level1test_step5
.inputs net3_1 net2_1 vcc gnd
.outputs net1_1
  
#aaa
.subckt ota in[0]=net11_1_aaa_4 in[1]=net1_1 out[0]=net1_1 #ota_bias =1.000000e-09
  
.subckt fgota in[0]=net9_1_aaa_4 in[1]=net10_1_aaa_4 out[0]=net11_1_aaa_4 #ota_bias =2.000000e-09&ota_p_bias =3.000000e-09&ota_n_bias =4.000000e-09
  
.subckt nfet in[0]=net3_1 in[1]=gnd out[0]=net10_1_aaa_4
  
.subckt pfet in[0]=net3_1 in[1]=vcc out=net9_1_aaa_4
  
.subckt tgate in[0]=vcc in[1]=net2_1 out=net3_1_aaa_4
  
.subckt nmirror in[0]=net3_1_aaa_4 out=net2_1_aaa_4
  
.subckt cap in[0]=net2_1_aaa_4 out[0]=net1_1_aaa_4#cap_3x =0&cap_1x =0
  
.subckt vdd_out in[0]=fb_vddout_aaa_4 in[1]=net1_1_aaa_4 out[0]=fb_vddout_aaa_4 #vdd_out_c =0
  

.end
