// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package cheshire_regs_pkg;

    localparam CHESHIRE_REGS_DATA_WIDTH = 32;
    localparam CHESHIRE_REGS_MIN_ADDR_WIDTH = 7;
    localparam CHESHIRE_REGS_SIZE = 'h5c;

    localparam BASE_ADDR = 'h0;

    typedef struct packed {
        logic [29:0] _reserved_31_2;
        logic [1:0] boot_mode;
    } cheshire_regs__boot_mode__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__boot_mode__external__fields__in_t rd_data;
    } cheshire_regs__boot_mode__external__in_t;

    typedef struct packed {
        logic [31:0] ref_freq;
    } cheshire_regs__rtc_freq__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__rtc_freq__external__fields__in_t rd_data;
    } cheshire_regs__rtc_freq__external__in_t;

    typedef struct packed {
        logic [31:0] platform_rom;
    } cheshire_regs__platform_rom__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__platform_rom__external__fields__in_t rd_data;
    } cheshire_regs__platform_rom__external__in_t;

    typedef struct packed {
        logic [31:0] num_harts;
    } cheshire_regs__num_int_harts__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__num_int_harts__external__fields__in_t rd_data;
    } cheshire_regs__num_int_harts__external__in_t;

    typedef struct packed {
        logic [17:0] _reserved_31_14;
        logic bus_err;
        logic irq_router;
        logic clic;
        logic axirt;
        logic usb;
        logic vga;
        logic serial_link;
        logic dma;
        logic gpio;
        logic i2c;
        logic spi_host;
        logic uart;
        logic llc;
        logic bootrom;
    } cheshire_regs__hw_features__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__hw_features__external__fields__in_t rd_data;
    } cheshire_regs__hw_features__external__in_t;

    typedef struct packed {
        logic [31:0] llc_size;
    } cheshire_regs__llc_size__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__llc_size__external__fields__in_t rd_data;
    } cheshire_regs__llc_size__external__in_t;

    typedef struct packed {
        logic [7:0] _reserved_31_24;
        logic [7:0] blue_width;
        logic [7:0] green_width;
        logic [7:0] red_width;
    } cheshire_regs__vga_params__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        cheshire_regs__vga_params__external__fields__in_t rd_data;
    } cheshire_regs__vga_params__external__in_t;

    typedef struct {
        cheshire_regs__boot_mode__external__in_t boot_mode;
        cheshire_regs__rtc_freq__external__in_t rtc_freq;
        cheshire_regs__platform_rom__external__in_t platform_rom;
        cheshire_regs__num_int_harts__external__in_t num_int_harts;
        cheshire_regs__hw_features__external__in_t hw_features;
        cheshire_regs__llc_size__external__in_t llc_size;
        cheshire_regs__vga_params__external__in_t vga_params;
    } cheshire_regs__in_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__boot_mode__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__rtc_freq__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__platform_rom__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__num_int_harts__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__hw_features__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__llc_size__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } cheshire_regs__vga_params__external__out_t;

    typedef struct {
        cheshire_regs__boot_mode__external__out_t boot_mode;
        cheshire_regs__rtc_freq__external__out_t rtc_freq;
        cheshire_regs__platform_rom__external__out_t platform_rom;
        cheshire_regs__num_int_harts__external__out_t num_int_harts;
        cheshire_regs__hw_features__external__out_t hw_features;
        cheshire_regs__llc_size__external__out_t llc_size;
        cheshire_regs__vga_params__external__out_t vga_params;
    } cheshire_regs__out_t;
endpackage
