// Seed: 4172847130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_7;
  wire id_8;
  wor  id_9;
  assign id_9 = 1'b0;
  assign id_7 = 1;
  id_10(
      .id_0(id_1), .id_1((1) - 1'b0), .id_2(1'b0)
  );
endmodule
module module_1 ();
  wand id_1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
  `define pp_2 0
  assign id_1 = id_1;
  initial
    @(posedge 1) begin
      `pp_2 <= 1;
      `pp_2 = 1;
    end
endmodule
