{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 09:36:37 2003 " "Info: Processing started: Fri Jan 10 09:36:37 2003" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRS80_MC10 -c TRS80_MC10 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRS80_MC10 -c TRS80_MC10" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Info: Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_vdg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench_vdg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_VDG " "Info: Found entity 1: testbench_VDG" {  } { { "testbench_VDG.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/testbench_VDG.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Info: Found entity 1: Testbench" {  } { { "Testbench.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/Testbench.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_keyboard " "Info: Found entity 1: PS2_keyboard" {  } { { "PS2_keyboard.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PS2_keyboard.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_host_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_host_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_host_rx " "Info: Found entity 1: ps2_host_rx" {  } { { "ps2_host_rx.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host_rx.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_host_clk_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_host_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_host_clk_ctrl " "Info: Found entity 1: ps2_host_clk_ctrl" {  } { { "ps2_host_clk_ctrl.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host_clk_ctrl.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_host.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_host " "Info: Found entity 1: ps2_host" {  } { { "ps2_host.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host.v" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexed_hex_driver.sv 3 3 " "Info: Found 3 design units, including 3 entities, in source file multiplexed_hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXED_HEX_DRIVER " "Info: Found entity 1: MULTIPLEXED_HEX_DRIVER" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 hexdriver " "Info: Found entity 2: hexdriver" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 frame_clk " "Info: Found entity 3: frame_clk" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_IN data_in MC6803_gen2.sv(10) " "Info (10281): Verilog HDL Declaration information at MC6803_gen2.sv(10): object \"DATA_IN\" differs only in case from object \"data_in\" in the same scope" {  } { { "MC6803_gen2.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc6803_gen2.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mc6803_gen2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MC6803_gen2 " "Info: Found entity 1: MC6803_gen2" {  } { { "MC6803_gen2.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MEM_128_8 " "Info: Found entity 2: MEM_128_8" {  } { { "MC6803_gen2.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 262 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc10.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mc10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MC10 " "Info: Found entity 1: MC10" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file keymapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keymapper " "Info: Found entity 1: keymapper" {  } { { "keymapper.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/keymapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_matrix.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_MATRIX " "Info: Found entity 1: KEY_MATRIX" {  } { { "KEY_MATRIX.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/KEY_MATRIX.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_indicators.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file kb_indicators.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kb_indicators " "Info: Found entity 1: kb_indicators" {  } { { "kb_indicators.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/kb_indicators.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_core.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu01 " "Info: Found entity 1: cpu01" {  } { { "6801_core.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ram " "Info: Found entity 1: test_ram" {  } { { "test_ram.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_rom " "Info: Found entity 1: test_rom" {  } { { "test_rom.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/test_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc6847_gen3.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mc6847_gen3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MC6847_gen3 " "Info: Found entity 1: MC6847_gen3" {  } { { "MC6847_gen3.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6847_gen3.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file chr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHR_ROM " "Info: Found entity 1: CHR_ROM" {  } { { "CHR_ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_controller " "Info: Found entity 1: SDRAM_controller" {  } { { "SDRAM_controller.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/SDRAM_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_types.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file 6801_types.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_address_bus_multiplexer.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_address_bus_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_bus_multiplexer " "Info: Found entity 1: address_bus_multiplexer" {  } { { "6801_address_bus_multiplexer.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_address_bus_multiplexer.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_data_bus_output.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_data_bus_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_bus_output " "Info: Found entity 1: data_bus_output" {  } { { "6801_data_bus_output.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_data_bus_output.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_alu.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file 6801_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU6801 " "Info: Found entity 1: ALU6801" {  } { { "6801_ALU.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_ALU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CC_6801 " "Info: Found entity 2: CC_6801" {  } { { "6801_ALU.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_ALU.sv" 270 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_state_sequencer.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_state_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_sequencer_6801 " "Info: Found entity 1: state_sequencer_6801" {  } { { "6801_state_sequencer.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_state_sequencer.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_program_counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_6801 " "Info: Found entity 1: program_counter_6801" {  } { { "6801_program_counter.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_program_counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_effective_address.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6801_effective_address.sv" { { "Info" "ISGN_ENTITY_NAME" "1 effective_address_6801 " "Info: Found entity 1: effective_address_6801" {  } { { "6801_effective_address.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_effective_address.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_accumulators.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file 6801_accumulators.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator_a_6801 " "Info: Found entity 1: accumulator_a_6801" {  } { { "6801_accumulators.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_accumulators.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 accumulator_b_6801 " "Info: Found entity 2: accumulator_b_6801" {  } { { "6801_accumulators.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_accumulators.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_multiplexers.sv 3 3 " "Info: Found 3 design units, including 3 entities, in source file 6801_multiplexers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_mux_6801 " "Info: Found entity 1: left_mux_6801" {  } { { "6801_multiplexers.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_multiplexers.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 right_mux_6801 " "Info: Found entity 2: right_mux_6801" {  } { { "6801_multiplexers.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_multiplexers.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NMI_mux_6801 " "Info: Found entity 3: NMI_mux_6801" {  } { { "6801_multiplexers.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_multiplexers.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6801_mem_ctrl.sv 5 5 " "Info: Found 5 design units, including 5 entities, in source file 6801_mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_fetch_6801 " "Info: Found entity 1: opcode_fetch_6801" {  } { { "6801_mem_ctrl.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 IV_control_6801 " "Info: Found entity 2: IV_control_6801" {  } { { "6801_mem_ctrl.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 data_fetch_6801 " "Info: Found entity 3: data_fetch_6801" {  } { { "6801_mem_ctrl.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 SP_6801 " "Info: Found entity 4: SP_6801" {  } { { "6801_mem_ctrl.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 XREG_6801 " "Info: Found entity 5: XREG_6801" {  } { { "6801_mem_ctrl.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_mem_ctrl.sv" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC10 " "Info: Elaborating entity \"MC10\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:PLL_inst " "Info: Elaborating entity \"PLL0\" for hierarchy \"PLL0:PLL_inst\"" {  } { { "MC10.sv" "PLL_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL0:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL0:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.v" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL0:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 56 " "Info: Parameter \"clk0_divide_by\" = \"56\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL0.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PLL0.v" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Info: Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/pll0_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Info: Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_inst " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_inst\"" {  } { { "MC10.sv" "ROM_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ROM:ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MC10.hex " "Info: Parameter \"init_file\" = \"./MC10.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ROM.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fq91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fq91 " "Info: Found entity 1: altsyncram_fq91" {  } { { "db/altsyncram_fq91.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_fq91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fq91 ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fq91:auto_generated " "Info: Elaborating entity \"altsyncram_fq91\" for hierarchy \"ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_fq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_controller SDRAM_controller:SDRAM_inst " "Info: Elaborating entity \"SDRAM_controller\" for hierarchy \"SDRAM_controller:SDRAM_inst\"" {  } { { "MC10.sv" "SDRAM_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SDRAM_controller.v(90) " "Info (10264): Verilog HDL Case Statement information at SDRAM_controller.v(90): all case item expressions in this case statement are onehot" {  } { { "SDRAM_controller.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/SDRAM_controller.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXED_HEX_DRIVER MULTIPLEXED_HEX_DRIVER:multiHEX " "Info: Elaborating entity \"MULTIPLEXED_HEX_DRIVER\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multiHEX\"" {  } { { "MC10.sv" "multiHEX" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver MULTIPLEXED_HEX_DRIVER:multiHEX\|hexdriver:hex_inst_0 " "Info: Elaborating entity \"hexdriver\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multiHEX\|hexdriver:hex_inst_0\"" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "hex_inst_0" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_clk MULTIPLEXED_HEX_DRIVER:multiHEX\|frame_clk:frame_clk_inst " "Info: Elaborating entity \"frame_clk\" for hierarchy \"MULTIPLEXED_HEX_DRIVER:multiHEX\|frame_clk:frame_clk_inst\"" {  } { { "MULTIPLEXED_HEX_DRIVER.sv" "frame_clk_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MULTIPLEXED_HEX_DRIVER.sv" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_keyboard PS2_keyboard:keyboard " "Info: Elaborating entity \"PS2_keyboard\" for hierarchy \"PS2_keyboard:keyboard\"" {  } { { "MC10.sv" "keyboard" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2_keyboard.sv(110) " "Info (10264): Verilog HDL Case Statement information at PS2_keyboard.sv(110): all case item expressions in this case statement are onehot" {  } { { "PS2_keyboard.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PS2_keyboard.sv" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host PS2_keyboard:keyboard\|ps2_host:ps2_host_inst " "Info: Elaborating entity \"ps2_host\" for hierarchy \"PS2_keyboard:keyboard\|ps2_host:ps2_host_inst\"" {  } { { "PS2_keyboard.sv" "ps2_host_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PS2_keyboard.sv" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host_clk_ctrl PS2_keyboard:keyboard\|ps2_host:ps2_host_inst\|ps2_host_clk_ctrl:ps2_host_clk_ctrl " "Info: Elaborating entity \"ps2_host_clk_ctrl\" for hierarchy \"PS2_keyboard:keyboard\|ps2_host:ps2_host_inst\|ps2_host_clk_ctrl:ps2_host_clk_ctrl\"" {  } { { "ps2_host.v" "ps2_host_clk_ctrl" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host_rx PS2_keyboard:keyboard\|ps2_host:ps2_host_inst\|ps2_host_rx:ps2_host_rx " "Info: Elaborating entity \"ps2_host_rx\" for hierarchy \"PS2_keyboard:keyboard\|ps2_host:ps2_host_inst\|ps2_host_rx:ps2_host_rx\"" {  } { { "ps2_host.v" "ps2_host_rx" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/ps2_host.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymapper PS2_keyboard:keyboard\|keymapper:keymapper_inst " "Info: Elaborating entity \"keymapper\" for hierarchy \"PS2_keyboard:keyboard\|keymapper:keymapper_inst\"" {  } { { "PS2_keyboard.sv" "keymapper_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/PS2_keyboard.sv" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_MATRIX KEY_MATRIX:MATRIX " "Info: Elaborating entity \"KEY_MATRIX\" for hierarchy \"KEY_MATRIX:MATRIX\"" {  } { { "MC10.sv" "MATRIX" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC6803_gen2 MC6803_gen2:CPU0 " "Info: Elaborating entity \"MC6803_gen2\" for hierarchy \"MC6803_gen2:CPU0\"" {  } { { "MC10.sv" "CPU0" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu01 MC6803_gen2:CPU0\|cpu01:cpu01_inst " "Info: Elaborating entity \"cpu01\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\"" {  } { { "MC6803_gen2.sv" "cpu01_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_bus_multiplexer MC6803_gen2:CPU0\|cpu01:cpu01_inst\|address_bus_multiplexer:abm " "Info: Elaborating entity \"address_bus_multiplexer\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|address_bus_multiplexer:abm\"" {  } { { "6801_core.sv" "abm" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus_output MC6803_gen2:CPU0\|cpu01:cpu01_inst\|data_bus_output:dbo " "Info: Elaborating entity \"data_bus_output\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|data_bus_output:dbo\"" {  } { { "6801_core.sv" "dbo" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|program_counter_6801:PC01 " "Info: Elaborating entity \"program_counter_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|program_counter_6801:PC01\"" {  } { { "6801_core.sv" "PC01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "effective_address_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|effective_address_6801:EA01 " "Info: Elaborating entity \"effective_address_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|effective_address_6801:EA01\"" {  } { { "6801_core.sv" "EA01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "6801_effective_address.sv(13) " "Info (10264): Verilog HDL Case Statement information at 6801_effective_address.sv(13): all case item expressions in this case statement are onehot" {  } { { "6801_effective_address.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_effective_address.sv" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator_a_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|accumulator_a_6801:acca_inst " "Info: Elaborating entity \"accumulator_a_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|accumulator_a_6801:acca_inst\"" {  } { { "6801_core.sv" "acca_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator_b_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|accumulator_b_6801:accb_inst " "Info: Elaborating entity \"accumulator_b_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|accumulator_b_6801:accb_inst\"" {  } { { "6801_core.sv" "accb_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREG_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|XREG_6801:XREG_inst " "Info: Elaborating entity \"XREG_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|XREG_6801:XREG_inst\"" {  } { { "6801_core.sv" "XREG_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|SP_6801:SP_inst " "Info: Elaborating entity \"SP_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|SP_6801:SP_inst\"" {  } { { "6801_core.sv" "SP_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fetch_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|data_fetch_6801:data_fetch_01 " "Info: Elaborating entity \"data_fetch_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|data_fetch_6801:data_fetch_01\"" {  } { { "6801_core.sv" "data_fetch_01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|CC_6801:CC01 " "Info: Elaborating entity \"CC_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|CC_6801:CC01\"" {  } { { "6801_core.sv" "CC01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IV_control_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|IV_control_6801:IV_inst " "Info: Elaborating entity \"IV_control_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|IV_control_6801:IV_inst\"" {  } { { "6801_core.sv" "IV_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_fetch_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|opcode_fetch_6801:opcode_fetch_01 " "Info: Elaborating entity \"opcode_fetch_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|opcode_fetch_6801:opcode_fetch_01\"" {  } { { "6801_core.sv" "opcode_fetch_01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_mux_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|left_mux_6801:left_mux01 " "Info: Elaborating entity \"left_mux_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|left_mux_6801:left_mux01\"" {  } { { "6801_core.sv" "left_mux01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_mux_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|right_mux_6801:right_mux01 " "Info: Elaborating entity \"right_mux_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|right_mux_6801:right_mux01\"" {  } { { "6801_core.sv" "right_mux01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|ALU6801:ALU01 " "Info: Elaborating entity \"ALU6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|ALU6801:ALU01\"" {  } { { "6801_core.sv" "ALU01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMI_mux_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|NMI_mux_6801:NMI_mux_inst " "Info: Elaborating entity \"NMI_mux_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|NMI_mux_6801:NMI_mux_inst\"" {  } { { "6801_core.sv" "NMI_mux_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_sequencer_6801 MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01 " "Info: Elaborating entity \"state_sequencer_6801\" for hierarchy \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\"" {  } { { "6801_core.sv" "state_sequencer01" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_core.sv" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "6801_state_sequencer.sv(38) " "Info (10264): Verilog HDL Case Statement information at 6801_state_sequencer.sv(38): all case item expressions in this case statement are onehot" {  } { { "6801_state_sequencer.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/6801_state_sequencer.sv" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_128_8 MC6803_gen2:CPU0\|MEM_128_8:iMEM " "Info: Elaborating entity \"MEM_128_8\" for hierarchy \"MC6803_gen2:CPU0\|MEM_128_8:iMEM\"" {  } { { "MC6803_gen2.sv" "iMEM" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC6847_gen3 MC6847_gen3:VDG " "Info: Elaborating entity \"MC6847_gen3\" for hierarchy \"MC6847_gen3:VDG\"" {  } { { "MC10.sv" "VDG" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHR_ROM MC6847_gen3:VDG\|CHR_ROM:CHR_inst " "Info: Elaborating entity \"CHR_ROM\" for hierarchy \"MC6847_gen3:VDG\|CHR_ROM:CHR_inst\"" {  } { { "MC6847_gen3.sv" "CHR_inst" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6847_gen3.sv" 322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\"" {  } { { "CHR_ROM.v" "altsyncram_component" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\"" {  } { { "CHR_ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MC10_CHR16.hex " "Info: Parameter \"init_file\" = \"../MC10_CHR16.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CHR_ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/CHR_ROM.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gba1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gba1 " "Info: Found entity 1: altsyncram_gba1" {  } { { "db/altsyncram_gba1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_gba1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gba1 MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\|altsyncram_gba1:auto_generated " "Info: Elaborating entity \"altsyncram_gba1\" for hierarchy \"MC6847_gen3:VDG\|CHR_ROM:CHR_inst\|altsyncram:altsyncram_component\|altsyncram_gba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "MC6803_gen2:CPU0\|MEM_128_8:iMEM\|REGS~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"MC6803_gen2:CPU0\|MEM_128_8:iMEM\|REGS~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Info: Parameter WIDTHAD_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Info: Parameter NUMWORDS_A set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Info: Parameter WIDTHAD_B set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Info: Parameter NUMWORDS_B set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "MC6803_gen2.sv" "REGS~0" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC6803_gen2.sv" 263 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MC6803_gen2:CPU0\|MEM_128_8:iMEM\|altsyncram:REGS_rtl_0 " "Info: Elaborated megafunction instantiation \"MC6803_gen2:CPU0\|MEM_128_8:iMEM\|altsyncram:REGS_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MC6803_gen2:CPU0\|MEM_128_8:iMEM\|altsyncram:REGS_rtl_0 " "Info: Instantiated megafunction \"MC6803_gen2:CPU0\|MEM_128_8:iMEM\|altsyncram:REGS_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Info: Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Info: Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Info: Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/db/altsyncram_4tg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[0\] VCC " "Warning (13410): Pin \"LED\[0\]\" is stuck at VCC" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] VCC " "Warning (13410): Pin \"LED\[1\]\" is stuck at VCC" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] VCC " "Warning (13410): Pin \"LED\[2\]\" is stuck at VCC" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "beep VCC " "Warning (13410): Pin \"beep\" is stuck at VCC" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Warning (13410): Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_CSn GND " "Warning (13410): Pin \"SDRAM_CSn\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Warning (13410): Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_A\[9\] GND " "Warning (13410): Pin \"SDRAM_A\[9\]\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Warning (13410): Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Warning (13410): Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Warning (13410): Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "MC10.sv" "" { Text "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/MC10.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|BA_hold\[1\] " "Info: Register \"SDRAM_controller:SDRAM_inst\|BA_hold\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~3 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~4 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~5 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~6 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~7 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~8 " "Info: Register \"MC6803_gen2:CPU0\|cpu01:cpu01_inst\|state_sequencer_6801:state_sequencer01\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_keyboard:keyboard\|state~2 " "Info: Register \"PS2_keyboard:keyboard\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_keyboard:keyboard\|state~3 " "Info: Register \"PS2_keyboard:keyboard\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_keyboard:keyboard\|state~4 " "Info: Register \"PS2_keyboard:keyboard\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_keyboard:keyboard\|state~5 " "Info: Register \"PS2_keyboard:keyboard\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|state~2 " "Info: Register \"SDRAM_controller:SDRAM_inst\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|state~3 " "Info: Register \"SDRAM_controller:SDRAM_inst\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|state~4 " "Info: Register \"SDRAM_controller:SDRAM_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|state~5 " "Info: Register \"SDRAM_controller:SDRAM_inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_controller:SDRAM_inst\|state~6 " "Info: Register \"SDRAM_controller:SDRAM_inst\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "TRS80_MC10.sdc " "Info: Reading SDC File: 'TRS80_MC10.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Info: Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "Info:   20.000          Clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1120.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: 1120.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Admin/My Documents/TRS80_MC10/output_files/TRS80_MC10.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Admin/My Documents/TRS80_MC10/output_files/TRS80_MC10.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 " "Info: Adding node \"PLL0:PLL_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2055 " "Info: Implemented 2055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Info: Implemented 45 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1960 " "Info: Implemented 1960 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 09:38:28 2003 " "Info: Processing ended: Fri Jan 10 09:38:28 2003" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Info: Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Info: Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
