

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Mon May 10 09:39:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 5.790 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |       96|       96|        12|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |        9|        9|         3|          1|          1|     8|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      15|      15|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|     102|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|     117|     228|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_15cud_U1  |dct_mac_muladd_15cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_1d2_dct_coeffbkb  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln60_fu_218_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln61_fu_228_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln63_1_fu_192_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_248_p2       |     +    |      0|  0|  36|          13|          29|
    |k_fu_170_p2              |     +    |      0|  0|  13|           4|           1|
    |n_fu_208_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln55_fu_164_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln57_fu_202_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 141|          56|          68|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |k_0_reg_106              |   9|          2|    4|          8|
    |n_0_reg_117              |   9|          2|    4|          8|
    |tmp_0_reg_128            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   43|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |dct_coeff_table_load_reg_321     |  15|   0|   15|          0|
    |dst_addr_reg_297                 |   6|   0|    6|          0|
    |icmp_ln57_reg_302                |   1|   0|    1|          0|
    |icmp_ln57_reg_302_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_0_reg_106                      |   4|   0|    4|          0|
    |k_reg_287                        |   4|   0|    4|          0|
    |n_0_reg_117                      |   4|   0|    4|          0|
    |src_load_reg_326                 |  16|   0|   16|          0|
    |tmp_0_reg_128                    |  32|   0|   32|          0|
    |zext_ln48_reg_278                |   4|   0|    8|          4|
    |zext_ln61_reg_273                |   4|   0|    8|          4|
    |zext_ln63_reg_292                |   4|   0|    8|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 102|   0|  114|         12|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_offset    |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|dst_offset    |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

