#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006D3DA0 .scope module, "Exemplo0046" "Exemplo0046" 2 17;
 .timescale 0 0;
v006D4678_0 .net "clock", 0 0, v006D4620_0; 1 drivers
v006D9918_0 .net "p1", 0 0, v006DA418_0; 1 drivers
S_006D4598 .scope module, "clk" "clock" 2 19, 3 7, S_006D3DA0;
 .timescale 0 0;
v006D4620_0 .var "clk", 0 0;
S_006DA338 .scope module, "pls1" "pulse1" 2 21, 2 7, S_006D3DA0;
 .timescale 0 0;
v006DA3C0_0 .alias "clock", 0 0, v006D4678_0;
v006DA418_0 .var "signal", 0 0;
E_006D9330 .event posedge, v006DA3C0_0;
    .scope S_006D4598;
T_0 ;
    %set/v v006D4620_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_006D4598;
T_1 ;
    %delay 12, 0;
    %load/v 8, v006D4620_0, 1;
    %inv 8, 1;
    %set/v v006D4620_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006DA338;
T_2 ;
    %wait E_006D9330;
    %set/v v006DA418_0, 1, 1;
    %delay 5, 0;
    %set/v v006DA418_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_006D3DA0;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "Exemplo0046.vcd";
    %vpi_call 2 24 "$dumpvars", 2'sb01, v006D4678_0, v006D9918_0;
    %delay 1, 0;
    %vpi_call 2 25 "$display", "Exemplo0046";
    %delay 1, 0;
    %vpi_call 2 26 "$display", "Nome: Tiago Matta Machado Zaidan -- 451620";
    %delay 480, 0;
    %vpi_call 2 27 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\USUARIO\Desktop\Puc_2_periodo\Arquitetura_1\Exercicios_Resolvidos\Guia06\Exemplo0046.v";
    "./clock.v";
