0.6
2019.1
May 24 2019
15:06:07
D:/vivado/projects/Final-CPU/Final-CPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sim_1/new/MUL_testbentch.v,1651836492,verilog,,,,MUL_testbentch,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sim_1/new/float_testbentch.v,1651715329,verilog,,,,float_testbentch,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/FADD/sim/FADD.vhd,1651712557,vhdl,,,,fadd,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/data_mem/sim/data_mem.v,1652079498,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/interrupt/sim/interrupt.v,,data_mem,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1651803821,vhdl,,,,div_gen_0,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/div_unsigned/sim/div_unsigned.vhd,1652074223,vhdl,,,,div_unsigned,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/interrupt/sim/interrupt.v,1652086479,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/is_mem/sim/is_mem.v,,interrupt,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/is_mem/sim/is_mem.v,1652079464,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/ALU.v,,is_mem,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1651044107,vhdl,,,,mult_gen_0,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/user_stack/sim/user_stack.v,1652078343,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/ip/data_mem/sim/data_mem.v,,user_stack,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/ALU.v,1651823637,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/BALU.v,,ALU,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/BALU.v,1651806603,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Branch_CRTL.v,,BALU,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Branch_CRTL.v,1651821702,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/CalculateUnit.v,,Branch_CTRL,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/CalculateUnit.v,1651823605,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Control.v,,CalculateUnit,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Control.v,1651851546,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/DEBUG.v,,Control,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/DEBUG.v,1651893620,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/DM_UNIT.v,,DEBUG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/DM_UNIT.v,1651838619,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Data_MEM.v,,DM_UNIT,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Data_MEM.v,1651646373,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/EX_MEM_REG.v,,Data_MEM,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/EX_MEM_REG.v,1651820567,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/FAST_DIV.v,,EX_MEM_REG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/FAST_DIV.v,1651806638,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/FAST_MUL.v,,FAST_DIV,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/FAST_MUL.v,1651804096,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Forwarding_Hazard.v,,FAST_MUL,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Forwarding_Hazard.v,1651851474,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/ID_EX_REG.v,,Forwarding_Hazard,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/ID_EX_REG.v,1651906439,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/IF_ID_REG.v,,ID_EX_REG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/IF_ID_REG.v,1651641419,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/IM_UNIT.v,,IF_ID_REG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/IM_UNIT.v,1651889655,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Instruction_MEM.v,,IM_UNIT,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Instruction_MEM.v,1651646387,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MEM_WB_REG.v,,Instruction_MEM,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MEM_WB_REG.v,1651641432,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX2.v,,MEM_WB_REG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX2.v,1650451128,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX4.v,,MUX2,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX4.v,1649829559,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX8.v,,MUX4,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MUX8.v,1650441443,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MulDiv_Unit.v,,MUX8,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/MulDiv_Unit.v,1651840624,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/PC.v,,MulDiv_Unit,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/PC.v,1651889191,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Pipeline_CPU.v,,PC,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Pipeline_CPU.v,1651906725,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Pipline_CTRL.v,,Pipeline_CPU,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Pipline_CTRL.v,1651836180,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/REG.v,,Pipline_CTRL,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/REG.v,1650446503,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/REG_FILE_I.v,,REG,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/REG_FILE_I.v,1651639816,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/SR_MUX_CTRL.v,,REG_FILE_I,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/SR_MUX_CTRL.v,1650610411,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Signextend.v,,SR_MUX_CTRL,,,,,,,,
D:/vivado/projects/Final-CPU/Final-CPU.srcs/sources_1/new/Signextend.v,1650976782,verilog,,D:/vivado/projects/Final-CPU/Final-CPU.srcs/sim_1/new/MUL_testbentch.v,,Signextend,,,,,,,,
