<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.2/dist/css/bootstrap.min.css"
        integrity="sha384-xOolHFLEh07PJGoPkLv1IbcEPTNtaed2xpHsD9ESMhqIYd0nLMwNLD69Npy4HI+N" crossorigin="anonymous">
    <link rel="stylesheet" href="/styles/info.css">
    <title>EE2026</title>
</head>

<body>
    <script id="navbar" src="/templates/navbar.js"></script>

    <div class="container">
        <h1 class="text-dark m-2 p-2 text-center">EE2026 Digital Design</h1>
        <blockquote class="blockquote bg-light m-2 p-3">
            <p>This is a first course that introduces fundamental digital logic, digital circuits, and programmable
                devices. This course provides students with an understanding of the building blocks of modern digital
                systems and methods of designing, simulating and realizing such systems. The emphasis of this module is
                on understanding the fundamentals of digital design across different levels of abstraction using
                hardware description languages, and developing a solid design perspective towards complex digital
                systems.</p>
            <footer class="blockquote-footer">Module description at <cite title="Source Title">NUSMods</cite></footer>
        </blockquote>
    </div>

    <div class="container">
        <h2 class="border-bottom border-dark py-2">Abstract</h2>
        <p>This module focuses on digital design using HDL. Using Verilog on the Vivado IDE, we did FPGA programming. In
            the project (pair-work) later on, we added an OLED display and a Microphone to the FPGA to perform some
            features assigned to us, along with other features that we were free to decide on ourselves.</p>

        <h2 class="border-bottom border-dark py-2">Topics</h2>
        <ul>
            <li>Vivado HDL</li>
            <li>FPGA Programming</li>
            <li>Design and Simulation for digital design</li>
            <li>Synchronous Counters</li>
            <li>Sequential Circuits</li>
            <li>Finite State Machines (FSM)</li>
        </ul>

        <h2 class="border-bottom border-dark py-2">Relevant Links</h2>
        <ul>
            <li><a href="https://github.com/Roycius/EE2026-Project">Github Repository for the FPGA pair-work project</a>
            </li>
        </ul>

    </div>

    <script src="https://cdn.jsdelivr.net/npm/jquery@3.5.1/dist/jquery.slim.min.js"
        integrity="sha384-DfXdz2htPH0lsSSs5nCTpuj/zy4C+OGpamoFVy38MVBnE+IbbVYUew+OrCXaRkfj"
        crossorigin="anonymous"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-Fy6S3B9q64WdZWQUiU+q4/2Lc9npb8tCaSX9FK7E8HnRr0Jz8D6OP9dO5Vg3Q9ct"
        crossorigin="anonymous"></script>

</body>

</html>