
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012794  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60012c04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  60012c0c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001d8  200005b0  600131b4  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000182f  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d79d  00000000  00000000  000222ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001729  00000000  00000000  0002fa57  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000034bf  00000000  00000000  00031180  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002ef8  00000000  00000000  00034640  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004747  00000000  00000000  00037538  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003153  00000000  00000000  0003bc7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005743f  00000000  00000000  0003edd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00096211  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  00096236  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
     4a0:	b580      	push	{r7, lr}
     4a2:	b088      	sub	sp, #32
     4a4:	af00      	add	r7, sp, #0
     4a6:	60f8      	str	r0, [r7, #12]
     4a8:	60b9      	str	r1, [r7, #8]
     4aa:	607a      	str	r2, [r7, #4]
     4ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
     4ae:	68fb      	ldr	r3, [r7, #12]
     4b0:	68ba      	ldr	r2, [r7, #8]
     4b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
     4b4:	68fb      	ldr	r3, [r7, #12]
     4b6:	681b      	ldr	r3, [r3, #0]
     4b8:	f103 0308 	add.w	r3, r3, #8
     4bc:	4618      	mov	r0, r3
     4be:	f04f 0100 	mov.w	r1, #0
     4c2:	f001 fead 	bl	2220 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
     4c6:	68fb      	ldr	r3, [r7, #12]
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	f103 030c 	add.w	r3, r3, #12
     4ce:	4618      	mov	r0, r3
     4d0:	f04f 0100 	mov.w	r1, #0
     4d4:	f001 fea4 	bl	2220 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
     4d8:	68fb      	ldr	r3, [r7, #12]
     4da:	681b      	ldr	r3, [r3, #0]
     4dc:	4618      	mov	r0, r3
     4de:	6879      	ldr	r1, [r7, #4]
     4e0:	f001 fe6e 	bl	21c0 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
     4e4:	683b      	ldr	r3, [r7, #0]
     4e6:	2b00      	cmp	r3, #0
     4e8:	d111      	bne.n	50e <PWM_init+0x6e>
     4ea:	f242 435c 	movw	r3, #9308	; 0x245c
     4ee:	f2c0 0301 	movt	r3, #1
     4f2:	f107 0c10 	add.w	ip, r7, #16
     4f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     4f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     4fc:	f8ac 3000 	strh.w	r3, [ip]
     500:	f107 0310 	add.w	r3, r7, #16
     504:	4618      	mov	r0, r3
     506:	f04f 01ae 	mov.w	r1, #174	; 0xae
     50a:	f001 fe45 	bl	2198 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
     50e:	68fb      	ldr	r3, [r7, #12]
     510:	681b      	ldr	r3, [r3, #0]
     512:	f103 0304 	add.w	r3, r3, #4
     516:	4618      	mov	r0, r3
     518:	6839      	ldr	r1, [r7, #0]
     51a:	f001 fe51 	bl	21c0 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
     51e:	68fb      	ldr	r3, [r7, #12]
     520:	681b      	ldr	r3, [r3, #0]
     522:	f103 0310 	add.w	r3, r3, #16
     526:	4618      	mov	r0, r3
     528:	f04f 0100 	mov.w	r1, #0
     52c:	f001 fe48 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
     530:	68fb      	ldr	r3, [r7, #12]
     532:	681b      	ldr	r3, [r3, #0]
     534:	f103 0318 	add.w	r3, r3, #24
     538:	4618      	mov	r0, r3
     53a:	f04f 0100 	mov.w	r1, #0
     53e:	f001 fe3f 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
     542:	68fb      	ldr	r3, [r7, #12]
     544:	681b      	ldr	r3, [r3, #0]
     546:	f103 0320 	add.w	r3, r3, #32
     54a:	4618      	mov	r0, r3
     54c:	f04f 0100 	mov.w	r1, #0
     550:	f001 fe36 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
     554:	68fb      	ldr	r3, [r7, #12]
     556:	681b      	ldr	r3, [r3, #0]
     558:	f103 0328 	add.w	r3, r3, #40	; 0x28
     55c:	4618      	mov	r0, r3
     55e:	f04f 0100 	mov.w	r1, #0
     562:	f001 fe2d 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
     566:	68fb      	ldr	r3, [r7, #12]
     568:	681b      	ldr	r3, [r3, #0]
     56a:	f103 0330 	add.w	r3, r3, #48	; 0x30
     56e:	4618      	mov	r0, r3
     570:	f04f 0100 	mov.w	r1, #0
     574:	f001 fe24 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
     578:	68fb      	ldr	r3, [r7, #12]
     57a:	681b      	ldr	r3, [r3, #0]
     57c:	f103 0338 	add.w	r3, r3, #56	; 0x38
     580:	4618      	mov	r0, r3
     582:	f04f 0100 	mov.w	r1, #0
     586:	f001 fe1b 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
     58a:	68fb      	ldr	r3, [r7, #12]
     58c:	681b      	ldr	r3, [r3, #0]
     58e:	f103 0340 	add.w	r3, r3, #64	; 0x40
     592:	4618      	mov	r0, r3
     594:	f04f 0100 	mov.w	r1, #0
     598:	f001 fe12 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
     59c:	68fb      	ldr	r3, [r7, #12]
     59e:	681b      	ldr	r3, [r3, #0]
     5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
     5a4:	4618      	mov	r0, r3
     5a6:	f04f 0100 	mov.w	r1, #0
     5aa:	f001 fe09 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
     5ae:	68fb      	ldr	r3, [r7, #12]
     5b0:	681b      	ldr	r3, [r3, #0]
     5b2:	f103 0350 	add.w	r3, r3, #80	; 0x50
     5b6:	4618      	mov	r0, r3
     5b8:	f04f 0100 	mov.w	r1, #0
     5bc:	f001 fe00 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
     5c0:	68fb      	ldr	r3, [r7, #12]
     5c2:	681b      	ldr	r3, [r3, #0]
     5c4:	f103 0358 	add.w	r3, r3, #88	; 0x58
     5c8:	4618      	mov	r0, r3
     5ca:	f04f 0100 	mov.w	r1, #0
     5ce:	f001 fdf7 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
     5d2:	68fb      	ldr	r3, [r7, #12]
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	f103 0360 	add.w	r3, r3, #96	; 0x60
     5da:	4618      	mov	r0, r3
     5dc:	f04f 0100 	mov.w	r1, #0
     5e0:	f001 fdee 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
     5e4:	68fb      	ldr	r3, [r7, #12]
     5e6:	681b      	ldr	r3, [r3, #0]
     5e8:	f103 0368 	add.w	r3, r3, #104	; 0x68
     5ec:	4618      	mov	r0, r3
     5ee:	f04f 0100 	mov.w	r1, #0
     5f2:	f001 fde5 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
     5f6:	68fb      	ldr	r3, [r7, #12]
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	f103 0370 	add.w	r3, r3, #112	; 0x70
     5fe:	4618      	mov	r0, r3
     600:	f04f 0100 	mov.w	r1, #0
     604:	f001 fddc 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
     608:	68fb      	ldr	r3, [r7, #12]
     60a:	681b      	ldr	r3, [r3, #0]
     60c:	f103 0378 	add.w	r3, r3, #120	; 0x78
     610:	4618      	mov	r0, r3
     612:	f04f 0100 	mov.w	r1, #0
     616:	f001 fdd3 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
     61a:	68fb      	ldr	r3, [r7, #12]
     61c:	681b      	ldr	r3, [r3, #0]
     61e:	f103 0380 	add.w	r3, r3, #128	; 0x80
     622:	4618      	mov	r0, r3
     624:	f04f 0100 	mov.w	r1, #0
     628:	f001 fdca 	bl	21c0 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
     62c:	68fb      	ldr	r3, [r7, #12]
     62e:	681b      	ldr	r3, [r3, #0]
     630:	f103 0388 	add.w	r3, r3, #136	; 0x88
     634:	4618      	mov	r0, r3
     636:	f04f 0100 	mov.w	r1, #0
     63a:	f001 fdc1 	bl	21c0 <HW_set_32bit_reg>
}
     63e:	f107 0720 	add.w	r7, r7, #32
     642:	46bd      	mov	sp, r7
     644:	bd80      	pop	{r7, pc}
     646:	bf00      	nop

00000648 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     648:	b580      	push	{r7, lr}
     64a:	b08a      	sub	sp, #40	; 0x28
     64c:	af00      	add	r7, sp, #0
     64e:	6078      	str	r0, [r7, #4]
     650:	460b      	mov	r3, r1
     652:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     654:	78fb      	ldrb	r3, [r7, #3]
     656:	2b00      	cmp	r3, #0
     658:	d111      	bne.n	67e <PWM_enable+0x36>
     65a:	f242 435c 	movw	r3, #9308	; 0x245c
     65e:	f2c0 0301 	movt	r3, #1
     662:	f107 0c18 	add.w	ip, r7, #24
     666:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     668:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     66c:	f8ac 3000 	strh.w	r3, [ip]
     670:	f107 0318 	add.w	r3, r7, #24
     674:	4618      	mov	r0, r3
     676:	f04f 01d3 	mov.w	r1, #211	; 0xd3
     67a:	f001 fd8d 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     67e:	78fb      	ldrb	r3, [r7, #3]
     680:	2b10      	cmp	r3, #16
     682:	d911      	bls.n	6a8 <PWM_enable+0x60>
     684:	f242 435c 	movw	r3, #9308	; 0x245c
     688:	f2c0 0301 	movt	r3, #1
     68c:	f107 0c08 	add.w	ip, r7, #8
     690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     692:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     696:	f8ac 3000 	strh.w	r3, [ip]
     69a:	f107 0308 	add.w	r3, r7, #8
     69e:	4618      	mov	r0, r3
     6a0:	f04f 01d4 	mov.w	r1, #212	; 0xd4
     6a4:	f001 fd78 	bl	2198 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     6a8:	78fb      	ldrb	r3, [r7, #3]
     6aa:	2b00      	cmp	r3, #0
     6ac:	d046      	beq.n	73c <PWM_enable+0xf4>
     6ae:	78fb      	ldrb	r3, [r7, #3]
     6b0:	2b10      	cmp	r3, #16
     6b2:	d843      	bhi.n	73c <PWM_enable+0xf4>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     6b4:	78fa      	ldrb	r2, [r7, #3]
     6b6:	f242 3358 	movw	r3, #9048	; 0x2358
     6ba:	f2c0 0301 	movt	r3, #1
     6be:	5c9b      	ldrb	r3, [r3, r2]
     6c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     6c4:	78fb      	ldrb	r3, [r7, #3]
     6c6:	2b08      	cmp	r3, #8
     6c8:	d81c      	bhi.n	704 <PWM_enable+0xbc>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     6ca:	687b      	ldr	r3, [r7, #4]
     6cc:	681b      	ldr	r3, [r3, #0]
     6ce:	f103 0308 	add.w	r3, r3, #8
     6d2:	4618      	mov	r0, r3
     6d4:	f001 fda6 	bl	2224 <HW_get_8bit_reg>
     6d8:	4603      	mov	r3, r0
     6da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     6de:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     6e6:	ea42 0303 	orr.w	r3, r2, r3
     6ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	f103 0208 	add.w	r2, r3, #8
     6f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     6fa:	4610      	mov	r0, r2
     6fc:	4619      	mov	r1, r3
     6fe:	f001 fd8f 	bl	2220 <HW_set_8bit_reg>
     702:	e01b      	b.n	73c <PWM_enable+0xf4>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     704:	687b      	ldr	r3, [r7, #4]
     706:	681b      	ldr	r3, [r3, #0]
     708:	f103 030c 	add.w	r3, r3, #12
     70c:	4618      	mov	r0, r3
     70e:	f001 fd89 	bl	2224 <HW_get_8bit_reg>
     712:	4603      	mov	r3, r0
     714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     718:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     720:	ea42 0303 	orr.w	r3, r2, r3
     724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     728:	687b      	ldr	r3, [r7, #4]
     72a:	681b      	ldr	r3, [r3, #0]
     72c:	f103 020c 	add.w	r2, r3, #12
     730:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     734:	4610      	mov	r0, r2
     736:	4619      	mov	r1, r3
     738:	f001 fd72 	bl	2220 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     73c:	f107 0728 	add.w	r7, r7, #40	; 0x28
     740:	46bd      	mov	sp, r7
     742:	bd80      	pop	{r7, pc}

00000744 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     744:	b580      	push	{r7, lr}
     746:	b08a      	sub	sp, #40	; 0x28
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
     74c:	460b      	mov	r3, r1
     74e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     750:	78fb      	ldrb	r3, [r7, #3]
     752:	2b00      	cmp	r3, #0
     754:	d111      	bne.n	77a <PWM_disable+0x36>
     756:	f242 435c 	movw	r3, #9308	; 0x245c
     75a:	f2c0 0301 	movt	r3, #1
     75e:	f107 0c18 	add.w	ip, r7, #24
     762:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     768:	f8ac 3000 	strh.w	r3, [ip]
     76c:	f107 0318 	add.w	r3, r7, #24
     770:	4618      	mov	r0, r3
     772:	f240 1101 	movw	r1, #257	; 0x101
     776:	f001 fd0f 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     77a:	78fb      	ldrb	r3, [r7, #3]
     77c:	2b10      	cmp	r3, #16
     77e:	d911      	bls.n	7a4 <PWM_disable+0x60>
     780:	f242 435c 	movw	r3, #9308	; 0x245c
     784:	f2c0 0301 	movt	r3, #1
     788:	f107 0c08 	add.w	ip, r7, #8
     78c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     78e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     792:	f8ac 3000 	strh.w	r3, [ip]
     796:	f107 0308 	add.w	r3, r7, #8
     79a:	4618      	mov	r0, r3
     79c:	f44f 7181 	mov.w	r1, #258	; 0x102
     7a0:	f001 fcfa 	bl	2198 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     7a4:	78fb      	ldrb	r3, [r7, #3]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d04c      	beq.n	844 <PWM_disable+0x100>
     7aa:	78fb      	ldrb	r3, [r7, #3]
     7ac:	2b10      	cmp	r3, #16
     7ae:	d849      	bhi.n	844 <PWM_disable+0x100>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     7b0:	78fa      	ldrb	r2, [r7, #3]
     7b2:	f242 3358 	movw	r3, #9048	; 0x2358
     7b6:	f2c0 0301 	movt	r3, #1
     7ba:	5c9b      	ldrb	r3, [r3, r2]
     7bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     7c0:	78fb      	ldrb	r3, [r7, #3]
     7c2:	2b08      	cmp	r3, #8
     7c4:	d81f      	bhi.n	806 <PWM_disable+0xc2>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     7c6:	687b      	ldr	r3, [r7, #4]
     7c8:	681b      	ldr	r3, [r3, #0]
     7ca:	f103 0308 	add.w	r3, r3, #8
     7ce:	4618      	mov	r0, r3
     7d0:	f001 fd28 	bl	2224 <HW_get_8bit_reg>
     7d4:	4603      	mov	r3, r0
     7d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     7da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     7de:	ea6f 0303 	mvn.w	r3, r3
     7e2:	b2da      	uxtb	r2, r3
     7e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7e8:	ea02 0303 	and.w	r3, r2, r3
     7ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     7f0:	687b      	ldr	r3, [r7, #4]
     7f2:	681b      	ldr	r3, [r3, #0]
     7f4:	f103 0208 	add.w	r2, r3, #8
     7f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7fc:	4610      	mov	r0, r2
     7fe:	4619      	mov	r1, r3
     800:	f001 fd0e 	bl	2220 <HW_set_8bit_reg>
     804:	e01e      	b.n	844 <PWM_disable+0x100>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     806:	687b      	ldr	r3, [r7, #4]
     808:	681b      	ldr	r3, [r3, #0]
     80a:	f103 030c 	add.w	r3, r3, #12
     80e:	4618      	mov	r0, r3
     810:	f001 fd08 	bl	2224 <HW_get_8bit_reg>
     814:	4603      	mov	r3, r0
     816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     81a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     81e:	ea6f 0303 	mvn.w	r3, r3
     822:	b2da      	uxtb	r2, r3
     824:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     828:	ea02 0303 	and.w	r3, r2, r3
     82c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     830:	687b      	ldr	r3, [r7, #4]
     832:	681b      	ldr	r3, [r3, #0]
     834:	f103 020c 	add.w	r2, r3, #12
     838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     83c:	4610      	mov	r0, r2
     83e:	4619      	mov	r1, r3
     840:	f001 fcee 	bl	2220 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     844:	f107 0728 	add.w	r7, r7, #40	; 0x28
     848:	46bd      	mov	sp, r7
     84a:	bd80      	pop	{r7, pc}

0000084c <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
     84c:	b580      	push	{r7, lr}
     84e:	b086      	sub	sp, #24
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
     854:	687b      	ldr	r3, [r7, #4]
     856:	681b      	ldr	r3, [r3, #0]
     858:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     85c:	4618      	mov	r0, r3
     85e:	f04f 0101 	mov.w	r1, #1
     862:	f001 fcc5 	bl	21f0 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
     866:	687b      	ldr	r3, [r7, #4]
     868:	681b      	ldr	r3, [r3, #0]
     86a:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     86e:	4618      	mov	r0, r3
     870:	f001 fcc0 	bl	21f4 <HW_get_16bit_reg>
     874:	4603      	mov	r3, r0
     876:	2b01      	cmp	r3, #1
     878:	d011      	beq.n	89e <PWM_enable_synch_update+0x52>
     87a:	f242 435c 	movw	r3, #9308	; 0x245c
     87e:	f2c0 0301 	movt	r3, #1
     882:	f107 0c08 	add.w	ip, r7, #8
     886:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     888:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     88c:	f8ac 3000 	strh.w	r3, [ip]
     890:	f107 0308 	add.w	r3, r7, #8
     894:	4618      	mov	r0, r3
     896:	f44f 7198 	mov.w	r1, #304	; 0x130
     89a:	f001 fc7d 	bl	2198 <HAL_assert_fail>
}
     89e:	f107 0718 	add.w	r7, r7, #24
     8a2:	46bd      	mov	sp, r7
     8a4:	bd80      	pop	{r7, pc}
     8a6:	bf00      	nop

000008a8 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
     8a8:	b580      	push	{r7, lr}
     8aa:	b086      	sub	sp, #24
     8ac:	af00      	add	r7, sp, #0
     8ae:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
     8b0:	687b      	ldr	r3, [r7, #4]
     8b2:	681b      	ldr	r3, [r3, #0]
     8b4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8b8:	4618      	mov	r0, r3
     8ba:	f04f 0100 	mov.w	r1, #0
     8be:	f001 fc97 	bl	21f0 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	681b      	ldr	r3, [r3, #0]
     8c6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8ca:	4618      	mov	r0, r3
     8cc:	f001 fc92 	bl	21f4 <HW_get_16bit_reg>
     8d0:	4603      	mov	r3, r0
     8d2:	2b00      	cmp	r3, #0
     8d4:	d011      	beq.n	8fa <PWM_disable_synch_update+0x52>
     8d6:	f242 435c 	movw	r3, #9308	; 0x245c
     8da:	f2c0 0301 	movt	r3, #1
     8de:	f107 0c08 	add.w	ip, r7, #8
     8e2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     8e4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     8e8:	f8ac 3000 	strh.w	r3, [ip]
     8ec:	f107 0308 	add.w	r3, r7, #8
     8f0:	4618      	mov	r0, r3
     8f2:	f44f 71a1 	mov.w	r1, #322	; 0x142
     8f6:	f001 fc4f 	bl	2198 <HAL_assert_fail>
}
     8fa:	f107 0718 	add.w	r7, r7, #24
     8fe:	46bd      	mov	sp, r7
     900:	bd80      	pop	{r7, pc}
     902:	bf00      	nop

00000904 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
     904:	b580      	push	{r7, lr}
     906:	b098      	sub	sp, #96	; 0x60
     908:	af00      	add	r7, sp, #0
     90a:	60f8      	str	r0, [r7, #12]
     90c:	460b      	mov	r3, r1
     90e:	607a      	str	r2, [r7, #4]
     910:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     912:	7afb      	ldrb	r3, [r7, #11]
     914:	2b00      	cmp	r3, #0
     916:	d111      	bne.n	93c <PWM_set_duty_cycle+0x38>
     918:	f242 435c 	movw	r3, #9308	; 0x245c
     91c:	f2c0 0301 	movt	r3, #1
     920:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     924:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     926:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     92a:	f8ac 3000 	strh.w	r3, [ip]
     92e:	f107 0344 	add.w	r3, r7, #68	; 0x44
     932:	4618      	mov	r0, r3
     934:	f44f 71a9 	mov.w	r1, #338	; 0x152
     938:	f001 fc2e 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     93c:	7afb      	ldrb	r3, [r7, #11]
     93e:	2b10      	cmp	r3, #16
     940:	d911      	bls.n	966 <PWM_set_duty_cycle+0x62>
     942:	f242 435c 	movw	r3, #9308	; 0x245c
     946:	f2c0 0301 	movt	r3, #1
     94a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     94e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     954:	f8ac 3000 	strh.w	r3, [ip]
     958:	f107 0334 	add.w	r3, r7, #52	; 0x34
     95c:	4618      	mov	r0, r3
     95e:	f240 1153 	movw	r1, #339	; 0x153
     962:	f001 fc19 	bl	2198 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     966:	68fb      	ldr	r3, [r7, #12]
     968:	681b      	ldr	r3, [r3, #0]
     96a:	f103 0304 	add.w	r3, r3, #4
     96e:	4618      	mov	r0, r3
     970:	f001 fc28 	bl	21c4 <HW_get_32bit_reg>
     974:	4603      	mov	r3, r0
     976:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_ASSERT( duty_cycle <= period );
     978:	687a      	ldr	r2, [r7, #4]
     97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     97c:	429a      	cmp	r2, r3
     97e:	d911      	bls.n	9a4 <PWM_set_duty_cycle+0xa0>
     980:	f242 435c 	movw	r3, #9308	; 0x245c
     984:	f2c0 0301 	movt	r3, #1
     988:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     98c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     98e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     992:	f8ac 3000 	strh.w	r3, [ip]
     996:	f107 0324 	add.w	r3, r7, #36	; 0x24
     99a:	4618      	mov	r0, r3
     99c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     9a0:	f001 fbfa 	bl	2198 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     9a4:	7afb      	ldrb	r3, [r7, #11]
     9a6:	2b00      	cmp	r3, #0
     9a8:	d057      	beq.n	a5a <PWM_set_duty_cycle+0x156>
     9aa:	7afb      	ldrb	r3, [r7, #11]
     9ac:	2b10      	cmp	r3, #16
     9ae:	d854      	bhi.n	a5a <PWM_set_duty_cycle+0x156>
    {
        if ( duty_cycle == 0u )
     9b0:	687b      	ldr	r3, [r7, #4]
     9b2:	2b00      	cmp	r3, #0
     9b4:	d105      	bne.n	9c2 <PWM_set_duty_cycle+0xbe>
        {
            PWM_disable( pwm_inst, pwm_id );
     9b6:	7afb      	ldrb	r3, [r7, #11]
     9b8:	68f8      	ldr	r0, [r7, #12]
     9ba:	4619      	mov	r1, r3
     9bc:	f7ff fec2 	bl	744 <PWM_disable>
     9c0:	e04b      	b.n	a5a <PWM_set_duty_cycle+0x156>
        }
        else
        {
            HW_set_32bit_reg
     9c2:	68fb      	ldr	r3, [r7, #12]
     9c4:	681a      	ldr	r2, [r3, #0]
     9c6:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     9c8:	f242 3390 	movw	r3, #9104	; 0x2390
     9cc:	f2c0 0301 	movt	r3, #1
     9d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
     9d4:	4413      	add	r3, r2
     9d6:	4618      	mov	r0, r3
     9d8:	f04f 0100 	mov.w	r1, #0
     9dc:	f001 fbf0 	bl	21c0 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9e0:	68fb      	ldr	r3, [r7, #12]
     9e2:	681a      	ldr	r2, [r3, #0]
     9e4:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     9e6:	f242 33d4 	movw	r3, #9172	; 0x23d4
     9ea:	f2c0 0301 	movt	r3, #1
     9ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9f2:	4413      	add	r3, r2
     9f4:	4618      	mov	r0, r3
     9f6:	6879      	ldr	r1, [r7, #4]
     9f8:	f001 fbe2 	bl	21c0 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
     9fc:	7afa      	ldrb	r2, [r7, #11]
     9fe:	f242 33d4 	movw	r3, #9172	; 0x23d4
     a02:	f2c0 0301 	movt	r3, #1
     a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     a0c:	68fb      	ldr	r3, [r7, #12]
     a0e:	681a      	ldr	r2, [r3, #0]
     a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     a12:	4413      	add	r3, r2
     a14:	4618      	mov	r0, r3
     a16:	f001 fc05 	bl	2224 <HW_get_8bit_reg>
     a1a:	4603      	mov	r3, r0
     a1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
     a20:	687b      	ldr	r3, [r7, #4]
     a22:	b2db      	uxtb	r3, r3
     a24:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     a28:	429a      	cmp	r2, r3
     a2a:	d011      	beq.n	a50 <PWM_set_duty_cycle+0x14c>
     a2c:	f242 435c 	movw	r3, #9308	; 0x245c
     a30:	f2c0 0301 	movt	r3, #1
     a34:	f107 0c14 	add.w	ip, r7, #20
     a38:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a3a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a3e:	f8ac 3000 	strh.w	r3, [ip]
     a42:	f107 0314 	add.w	r3, r7, #20
     a46:	4618      	mov	r0, r3
     a48:	f240 117d 	movw	r1, #381	; 0x17d
     a4c:	f001 fba4 	bl	2198 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
     a50:	7afb      	ldrb	r3, [r7, #11]
     a52:	68f8      	ldr	r0, [r7, #12]
     a54:	4619      	mov	r1, r3
     a56:	f7ff fdf7 	bl	648 <PWM_enable>
        }
    }
}
     a5a:	f107 0760 	add.w	r7, r7, #96	; 0x60
     a5e:	46bd      	mov	sp, r7
     a60:	bd80      	pop	{r7, pc}
     a62:	bf00      	nop

00000a64 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
     a64:	b580      	push	{r7, lr}
     a66:	b0a2      	sub	sp, #136	; 0x88
     a68:	af00      	add	r7, sp, #0
     a6a:	60f8      	str	r0, [r7, #12]
     a6c:	607a      	str	r2, [r7, #4]
     a6e:	603b      	str	r3, [r7, #0]
     a70:	460b      	mov	r3, r1
     a72:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     a74:	7afb      	ldrb	r3, [r7, #11]
     a76:	2b00      	cmp	r3, #0
     a78:	d111      	bne.n	a9e <PWM_set_edges+0x3a>
     a7a:	f242 435c 	movw	r3, #9308	; 0x245c
     a7e:	f2c0 0301 	movt	r3, #1
     a82:	f107 0c64 	add.w	ip, r7, #100	; 0x64
     a86:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a8c:	f8ac 3000 	strh.w	r3, [ip]
     a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
     a94:	4618      	mov	r0, r3
     a96:	f44f 71c9 	mov.w	r1, #402	; 0x192
     a9a:	f001 fb7d 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     a9e:	7afb      	ldrb	r3, [r7, #11]
     aa0:	2b10      	cmp	r3, #16
     aa2:	d911      	bls.n	ac8 <PWM_set_edges+0x64>
     aa4:	f242 435c 	movw	r3, #9308	; 0x245c
     aa8:	f2c0 0301 	movt	r3, #1
     aac:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     ab0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     ab2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     ab6:	f8ac 3000 	strh.w	r3, [ip]
     aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
     abe:	4618      	mov	r0, r3
     ac0:	f240 1193 	movw	r1, #403	; 0x193
     ac4:	f001 fb68 	bl	2198 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     ac8:	68fb      	ldr	r3, [r7, #12]
     aca:	681b      	ldr	r3, [r3, #0]
     acc:	f103 0304 	add.w	r3, r3, #4
     ad0:	4618      	mov	r0, r3
     ad2:	f001 fb77 	bl	21c4 <HW_get_32bit_reg>
     ad6:	4603      	mov	r3, r0
     ad8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_ASSERT( pos_edge <= period );
     ada:	687a      	ldr	r2, [r7, #4]
     adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ade:	429a      	cmp	r2, r3
     ae0:	d911      	bls.n	b06 <PWM_set_edges+0xa2>
     ae2:	f242 435c 	movw	r3, #9308	; 0x245c
     ae6:	f2c0 0301 	movt	r3, #1
     aea:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     aee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     af0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     af4:	f8ac 3000 	strh.w	r3, [ip]
     af8:	f107 0344 	add.w	r3, r7, #68	; 0x44
     afc:	4618      	mov	r0, r3
     afe:	f240 119d 	movw	r1, #413	; 0x19d
     b02:	f001 fb49 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
     b06:	683a      	ldr	r2, [r7, #0]
     b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b0a:	429a      	cmp	r2, r3
     b0c:	d911      	bls.n	b32 <PWM_set_edges+0xce>
     b0e:	f242 435c 	movw	r3, #9308	; 0x245c
     b12:	f2c0 0301 	movt	r3, #1
     b16:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     b1a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b20:	f8ac 3000 	strh.w	r3, [ip]
     b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
     b28:	4618      	mov	r0, r3
     b2a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
     b2e:	f001 fb33 	bl	2198 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     b32:	7afb      	ldrb	r3, [r7, #11]
     b34:	2b00      	cmp	r3, #0
     b36:	d074      	beq.n	c22 <PWM_set_edges+0x1be>
     b38:	7afb      	ldrb	r3, [r7, #11]
     b3a:	2b10      	cmp	r3, #16
     b3c:	d871      	bhi.n	c22 <PWM_set_edges+0x1be>
    {
        HW_set_32bit_reg
     b3e:	68fb      	ldr	r3, [r7, #12]
     b40:	681a      	ldr	r2, [r3, #0]
     b42:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     b44:	f242 3390 	movw	r3, #9104	; 0x2390
     b48:	f2c0 0301 	movt	r3, #1
     b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
     b50:	4413      	add	r3, r2
     b52:	4618      	mov	r0, r3
     b54:	6879      	ldr	r1, [r7, #4]
     b56:	f001 fb33 	bl	21c0 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
     b5a:	7afa      	ldrb	r2, [r7, #11]
     b5c:	f242 3390 	movw	r3, #9104	; 0x2390
     b60:	f2c0 0301 	movt	r3, #1
     b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     b68:	67fb      	str	r3, [r7, #124]	; 0x7c
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
     b6a:	68fb      	ldr	r3, [r7, #12]
     b6c:	681a      	ldr	r2, [r3, #0]
     b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     b70:	4413      	add	r3, r2
     b72:	4618      	mov	r0, r3
     b74:	f001 fb56 	bl	2224 <HW_get_8bit_reg>
     b78:	4603      	mov	r3, r0
     b7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     b7e:	687b      	ldr	r3, [r7, #4]
     b80:	b2db      	uxtb	r3, r3
     b82:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
     b86:	429a      	cmp	r2, r3
     b88:	d011      	beq.n	bae <PWM_set_edges+0x14a>
     b8a:	f242 435c 	movw	r3, #9308	; 0x245c
     b8e:	f2c0 0301 	movt	r3, #1
     b92:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     b96:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b98:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b9c:	f8ac 3000 	strh.w	r3, [ip]
     ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
     ba4:	4618      	mov	r0, r3
     ba6:	f240 11b5 	movw	r1, #437	; 0x1b5
     baa:	f001 faf5 	bl	2198 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
     bae:	68fb      	ldr	r3, [r7, #12]
     bb0:	681a      	ldr	r2, [r3, #0]
     bb2:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     bb4:	f242 33d4 	movw	r3, #9172	; 0x23d4
     bb8:	f2c0 0301 	movt	r3, #1
     bbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     bc0:	4413      	add	r3, r2
     bc2:	4618      	mov	r0, r3
     bc4:	6839      	ldr	r1, [r7, #0]
     bc6:	f001 fafb 	bl	21c0 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
     bca:	7afa      	ldrb	r2, [r7, #11]
     bcc:	f242 33d4 	movw	r3, #9172	; 0x23d4
     bd0:	f2c0 0301 	movt	r3, #1
     bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     bdc:	68fb      	ldr	r3, [r7, #12]
     bde:	681a      	ldr	r2, [r3, #0]
     be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
     be4:	4413      	add	r3, r2
     be6:	4618      	mov	r0, r3
     be8:	f001 fb1c 	bl	2224 <HW_get_8bit_reg>
     bec:	4603      	mov	r3, r0
     bee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     bf2:	683b      	ldr	r3, [r7, #0]
     bf4:	b2db      	uxtb	r3, r3
     bf6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
     bfa:	429a      	cmp	r2, r3
     bfc:	d011      	beq.n	c22 <PWM_set_edges+0x1be>
     bfe:	f242 435c 	movw	r3, #9308	; 0x245c
     c02:	f2c0 0301 	movt	r3, #1
     c06:	f107 0c14 	add.w	ip, r7, #20
     c0a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c0c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c10:	f8ac 3000 	strh.w	r3, [ip]
     c14:	f107 0314 	add.w	r3, r7, #20
     c18:	4618      	mov	r0, r3
     c1a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
     c1e:	f001 fabb 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
     c22:	f107 0788 	add.w	r7, r7, #136	; 0x88
     c26:	46bd      	mov	sp, r7
     c28:	bd80      	pop	{r7, pc}
     c2a:	bf00      	nop

00000c2c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     c2c:	b580      	push	{r7, lr}
     c2e:	b090      	sub	sp, #64	; 0x40
     c30:	af00      	add	r7, sp, #0
     c32:	6078      	str	r0, [r7, #4]
     c34:	460b      	mov	r3, r1
     c36:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
     c38:	f04f 0300 	mov.w	r3, #0
     c3c:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     c3e:	78fb      	ldrb	r3, [r7, #3]
     c40:	2b00      	cmp	r3, #0
     c42:	d111      	bne.n	c68 <PWM_get_duty_cycle+0x3c>
     c44:	f242 435c 	movw	r3, #9308	; 0x245c
     c48:	f2c0 0301 	movt	r3, #1
     c4c:	f107 0c1c 	add.w	ip, r7, #28
     c50:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c52:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c56:	f8ac 3000 	strh.w	r3, [ip]
     c5a:	f107 031c 	add.w	r3, r7, #28
     c5e:	4618      	mov	r0, r3
     c60:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
     c64:	f001 fa98 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     c68:	78fb      	ldrb	r3, [r7, #3]
     c6a:	2b10      	cmp	r3, #16
     c6c:	d911      	bls.n	c92 <PWM_get_duty_cycle+0x66>
     c6e:	f242 435c 	movw	r3, #9308	; 0x245c
     c72:	f2c0 0301 	movt	r3, #1
     c76:	f107 0c0c 	add.w	ip, r7, #12
     c7a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c7c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c80:	f8ac 3000 	strh.w	r3, [ip]
     c84:	f107 030c 	add.w	r3, r7, #12
     c88:	4618      	mov	r0, r3
     c8a:	f240 11e3 	movw	r1, #483	; 0x1e3
     c8e:	f001 fa83 	bl	2198 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     c92:	78fb      	ldrb	r3, [r7, #3]
     c94:	2b00      	cmp	r3, #0
     c96:	d070      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
     c98:	78fb      	ldrb	r3, [r7, #3]
     c9a:	2b10      	cmp	r3, #16
     c9c:	d86d      	bhi.n	d7a <PWM_get_duty_cycle+0x14e>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     c9e:	78fa      	ldrb	r2, [r7, #3]
     ca0:	f242 3358 	movw	r3, #9048	; 0x2358
     ca4:	f2c0 0301 	movt	r3, #1
     ca8:	5c9b      	ldrb	r3, [r3, r2]
     caa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
     cae:	78fb      	ldrb	r3, [r7, #3]
     cb0:	2b08      	cmp	r3, #8
     cb2:	d812      	bhi.n	cda <PWM_get_duty_cycle+0xae>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	f103 0308 	add.w	r3, r3, #8
     cbc:	4618      	mov	r0, r3
     cbe:	f001 fab1 	bl	2224 <HW_get_8bit_reg>
     cc2:	4603      	mov	r3, r0
     cc4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cc8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cd0:	ea02 0303 	and.w	r3, r2, r3
     cd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
     cd8:	e011      	b.n	cfe <PWM_get_duty_cycle+0xd2>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	681b      	ldr	r3, [r3, #0]
     cde:	f103 030c 	add.w	r3, r3, #12
     ce2:	4618      	mov	r0, r3
     ce4:	f001 fa9e 	bl	2224 <HW_get_8bit_reg>
     ce8:	4603      	mov	r3, r0
     cea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cee:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cf6:	ea02 0303 	and.w	r3, r2, r3
     cfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
     cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
     d02:	2b00      	cmp	r3, #0
     d04:	d039      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
        {
            pos_edge = HW_get_32bit_reg
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	681a      	ldr	r2, [r3, #0]
     d0a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
     d0c:	f242 3390 	movw	r3, #9104	; 0x2390
     d10:	f2c0 0301 	movt	r3, #1
     d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
     d18:	4413      	add	r3, r2
     d1a:	4618      	mov	r0, r3
     d1c:	f001 fa52 	bl	21c4 <HW_get_32bit_reg>
     d20:	4603      	mov	r3, r0
     d22:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d24:	687b      	ldr	r3, [r7, #4]
     d26:	681a      	ldr	r2, [r3, #0]
     d28:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
     d2a:	f242 33d4 	movw	r3, #9172	; 0x23d4
     d2e:	f2c0 0301 	movt	r3, #1
     d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d36:	4413      	add	r3, r2
     d38:	4618      	mov	r0, r3
     d3a:	f001 fa43 	bl	21c4 <HW_get_32bit_reg>
     d3e:	4603      	mov	r3, r0
     d40:	633b      	str	r3, [r7, #48]	; 0x30
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	681b      	ldr	r3, [r3, #0]
     d46:	f103 0304 	add.w	r3, r3, #4
     d4a:	4618      	mov	r0, r3
     d4c:	f001 fa3a 	bl	21c4 <HW_get_32bit_reg>
     d50:	4603      	mov	r3, r0
     d52:	63bb      	str	r3, [r7, #56]	; 0x38
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
     d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d58:	429a      	cmp	r2, r3
     d5a:	d805      	bhi.n	d68 <PWM_get_duty_cycle+0x13c>
            {
                duty_cycle = neg_edge - pos_edge ;
     d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d60:	ebc3 0302 	rsb	r3, r3, r2
     d64:	637b      	str	r3, [r7, #52]	; 0x34
     d66:	e008      	b.n	d7a <PWM_get_duty_cycle+0x14e>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
     d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d6c:	ebc3 0202 	rsb	r2, r3, r2
     d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d72:	4413      	add	r3, r2
     d74:	f103 0301 	add.w	r3, r3, #1
     d78:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    }

    return(duty_cycle);
     d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
     d7c:	4618      	mov	r0, r3
     d7e:	f107 0740 	add.w	r7, r7, #64	; 0x40
     d82:	46bd      	mov	sp, r7
     d84:	bd80      	pop	{r7, pc}
     d86:	bf00      	nop

00000d88 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
     d88:	b580      	push	{r7, lr}
     d8a:	b09e      	sub	sp, #120	; 0x78
     d8c:	af00      	add	r7, sp, #0
     d8e:	60f8      	str	r0, [r7, #12]
     d90:	607a      	str	r2, [r7, #4]
     d92:	460a      	mov	r2, r1
     d94:	72fa      	strb	r2, [r7, #11]
     d96:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
     d98:	f04f 0300 	mov.w	r3, #0
     d9c:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t neg_edge = 0u;
     d9e:	f04f 0300 	mov.w	r3, #0
     da2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     da4:	7afb      	ldrb	r3, [r7, #11]
     da6:	2b00      	cmp	r3, #0
     da8:	d111      	bne.n	dce <PWM_generate_aligned_wave+0x46>
     daa:	f242 435c 	movw	r3, #9308	; 0x245c
     dae:	f2c0 0301 	movt	r3, #1
     db2:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     db6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     db8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     dbc:	f8ac 3000 	strh.w	r3, [ip]
     dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
     dc4:	4618      	mov	r0, r3
     dc6:	f240 215e 	movw	r1, #606	; 0x25e
     dca:	f001 f9e5 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     dce:	7afb      	ldrb	r3, [r7, #11]
     dd0:	2b10      	cmp	r3, #16
     dd2:	d911      	bls.n	df8 <PWM_generate_aligned_wave+0x70>
     dd4:	f242 435c 	movw	r3, #9308	; 0x245c
     dd8:	f2c0 0301 	movt	r3, #1
     ddc:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     de0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     de2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     de6:	f8ac 3000 	strh.w	r3, [ip]
     dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
     dee:	4618      	mov	r0, r3
     df0:	f240 215f 	movw	r1, #607	; 0x25f
     df4:	f001 f9d0 	bl	2198 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
     df8:	7afb      	ldrb	r3, [r7, #11]
     dfa:	2b00      	cmp	r3, #0
     dfc:	f000 80db 	beq.w	fb6 <PWM_generate_aligned_wave+0x22e>
     e00:	7afb      	ldrb	r3, [r7, #11]
     e02:	2b10      	cmp	r3, #16
     e04:	f200 80d7 	bhi.w	fb6 <PWM_generate_aligned_wave+0x22e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     e08:	68fb      	ldr	r3, [r7, #12]
     e0a:	681b      	ldr	r3, [r3, #0]
     e0c:	f103 0304 	add.w	r3, r3, #4
     e10:	4618      	mov	r0, r3
     e12:	f001 f9d7 	bl	21c4 <HW_get_32bit_reg>
     e16:	4603      	mov	r3, r0
     e18:	667b      	str	r3, [r7, #100]	; 0x64

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
     e1a:	687a      	ldr	r2, [r7, #4]
     e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     e1e:	429a      	cmp	r2, r3
     e20:	d911      	bls.n	e46 <PWM_generate_aligned_wave+0xbe>
     e22:	f242 435c 	movw	r3, #9308	; 0x245c
     e26:	f2c0 0301 	movt	r3, #1
     e2a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     e2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     e30:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     e34:	f8ac 3000 	strh.w	r3, [ip]
     e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
     e3c:	4618      	mov	r0, r3
     e3e:	f240 2169 	movw	r1, #617	; 0x269
     e42:	f001 f9a9 	bl	2198 <HAL_assert_fail>

        if( 0u == duty_cycle)
     e46:	687b      	ldr	r3, [r7, #4]
     e48:	2b00      	cmp	r3, #0
     e4a:	d105      	bne.n	e58 <PWM_generate_aligned_wave+0xd0>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
     e4c:	7afb      	ldrb	r3, [r7, #11]
     e4e:	68f8      	ldr	r0, [r7, #12]
     e50:	4619      	mov	r1, r3
     e52:	f7ff fc77 	bl	744 <PWM_disable>
     e56:	e0ae      	b.n	fb6 <PWM_generate_aligned_wave+0x22e>
        }
        else
        {
            switch(alignment_type)
     e58:	78fb      	ldrb	r3, [r7, #3]
     e5a:	2b01      	cmp	r3, #1
     e5c:	d009      	beq.n	e72 <PWM_generate_aligned_wave+0xea>
     e5e:	2b02      	cmp	r3, #2
     e60:	d02a      	beq.n	eb8 <PWM_generate_aligned_wave+0x130>
     e62:	2b00      	cmp	r3, #0
     e64:	d132      	bne.n	ecc <PWM_generate_aligned_wave+0x144>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
     e66:	f04f 0300 	mov.w	r3, #0
     e6a:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = duty_cycle;
     e6c:	687b      	ldr	r3, [r7, #4]
     e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                    break;
     e70:	e02c      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
     e72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e74:	687b      	ldr	r3, [r7, #4]
     e76:	ea82 0303 	eor.w	r3, r2, r3
     e7a:	f003 0301 	and.w	r3, r3, #1
     e7e:	b2db      	uxtb	r3, r3
     e80:	2b00      	cmp	r3, #0
     e82:	d00d      	beq.n	ea0 <PWM_generate_aligned_wave+0x118>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
     e84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e86:	687b      	ldr	r3, [r7, #4]
     e88:	ebc3 0302 	rsb	r3, r3, r2
     e8c:	f103 0301 	add.w	r3, r3, #1
     e90:	ea4f 0353 	mov.w	r3, r3, lsr #1
     e94:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
     e98:	687b      	ldr	r3, [r7, #4]
     e9a:	4413      	add	r3, r2
     e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
     e9e:	e015      	b.n	ecc <PWM_generate_aligned_wave+0x144>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
     ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     ea2:	687b      	ldr	r3, [r7, #4]
     ea4:	ebc3 0302 	rsb	r3, r3, r2
     ea8:	ea4f 0353 	mov.w	r3, r3, lsr #1
     eac:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     eae:	6eba      	ldr	r2, [r7, #104]	; 0x68
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	4413      	add	r3, r2
     eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
#endif
                    }
                    break;
     eb6:	e009      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
     eb8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	ebc3 0302 	rsb	r3, r3, r2
     ec0:	f103 0301 	add.w	r3, r3, #1
     ec4:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = 0u ;
     ec6:	f04f 0300 	mov.w	r3, #0
     eca:	66fb      	str	r3, [r7, #108]	; 0x6c

                default :
                    break ;
            }

            HW_set_32bit_reg
     ecc:	68fb      	ldr	r3, [r7, #12]
     ece:	681a      	ldr	r2, [r3, #0]
     ed0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     ed2:	f242 3390 	movw	r3, #9104	; 0x2390
     ed6:	f2c0 0301 	movt	r3, #1
     eda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
     ede:	4413      	add	r3, r2
     ee0:	4618      	mov	r0, r3
     ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
     ee4:	f001 f96c 	bl	21c0 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     ee8:	68fb      	ldr	r3, [r7, #12]
     eea:	681a      	ldr	r2, [r3, #0]
     eec:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     eee:	f242 33d4 	movw	r3, #9172	; 0x23d4
     ef2:	f2c0 0301 	movt	r3, #1
     ef6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     efa:	4413      	add	r3, r2
     efc:	4618      	mov	r0, r3
     efe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
     f00:	f001 f95e 	bl	21c0 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
     f04:	7afa      	ldrb	r2, [r7, #11]
     f06:	f242 3390 	movw	r3, #9104	; 0x2390
     f0a:	f2c0 0301 	movt	r3, #1
     f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f12:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f14:	68fb      	ldr	r3, [r7, #12]
     f16:	681a      	ldr	r2, [r3, #0]
     f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f1a:	4413      	add	r3, r2
     f1c:	4618      	mov	r0, r3
     f1e:	f001 f981 	bl	2224 <HW_get_8bit_reg>
     f22:	4603      	mov	r3, r0
     f24:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f2a:	b2db      	uxtb	r3, r3
     f2c:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f30:	429a      	cmp	r2, r3
     f32:	d011      	beq.n	f58 <PWM_generate_aligned_wave+0x1d0>
     f34:	f242 435c 	movw	r3, #9308	; 0x245c
     f38:	f2c0 0301 	movt	r3, #1
     f3c:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     f40:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f42:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f46:	f8ac 3000 	strh.w	r3, [ip]
     f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
     f4e:	4618      	mov	r0, r3
     f50:	f240 21cb 	movw	r1, #715	; 0x2cb
     f54:	f001 f920 	bl	2198 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
     f58:	7afa      	ldrb	r2, [r7, #11]
     f5a:	f242 33d4 	movw	r3, #9172	; 0x23d4
     f5e:	f2c0 0301 	movt	r3, #1
     f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f66:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f68:	68fb      	ldr	r3, [r7, #12]
     f6a:	681a      	ldr	r2, [r3, #0]
     f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f6e:	4413      	add	r3, r2
     f70:	4618      	mov	r0, r3
     f72:	f001 f957 	bl	2224 <HW_get_8bit_reg>
     f76:	4603      	mov	r3, r0
     f78:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     f7e:	b2db      	uxtb	r3, r3
     f80:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f84:	429a      	cmp	r2, r3
     f86:	d011      	beq.n	fac <PWM_generate_aligned_wave+0x224>
     f88:	f242 435c 	movw	r3, #9308	; 0x245c
     f8c:	f2c0 0301 	movt	r3, #1
     f90:	f107 0c14 	add.w	ip, r7, #20
     f94:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f9a:	f8ac 3000 	strh.w	r3, [ip]
     f9e:	f107 0314 	add.w	r3, r7, #20
     fa2:	4618      	mov	r0, r3
     fa4:	f240 21cf 	movw	r1, #719	; 0x2cf
     fa8:	f001 f8f6 	bl	2198 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
     fac:	7afb      	ldrb	r3, [r7, #11]
     fae:	68f8      	ldr	r0, [r7, #12]
     fb0:	4619      	mov	r1, r3
     fb2:	f7ff fb49 	bl	648 <PWM_enable>
        }
    }
}
     fb6:	f107 0778 	add.w	r7, r7, #120	; 0x78
     fba:	46bd      	mov	sp, r7
     fbc:	bd80      	pop	{r7, pc}
     fbe:	bf00      	nop

00000fc0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     fc0:	b580      	push	{r7, lr}
     fc2:	b090      	sub	sp, #64	; 0x40
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
     fc8:	460b      	mov	r3, r1
     fca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     fcc:	78fb      	ldrb	r3, [r7, #3]
     fce:	2b00      	cmp	r3, #0
     fd0:	d111      	bne.n	ff6 <PWM_enable_stretch_pulse+0x36>
     fd2:	f242 435c 	movw	r3, #9308	; 0x245c
     fd6:	f2c0 0301 	movt	r3, #1
     fda:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
     fde:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     fe0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     fe4:	f8ac 3000 	strh.w	r3, [ip]
     fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     fec:	4618      	mov	r0, r3
     fee:	f240 21e5 	movw	r1, #741	; 0x2e5
     ff2:	f001 f8d1 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     ff6:	78fb      	ldrb	r3, [r7, #3]
     ff8:	2b10      	cmp	r3, #16
     ffa:	d911      	bls.n	1020 <PROCESS_STACK_SIZE+0x20>
     ffc:	f242 435c 	movw	r3, #9308	; 0x245c
    1000:	f2c0 0301 	movt	r3, #1
    1004:	f107 0c1c 	add.w	ip, r7, #28
    1008:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    100a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    100e:	f8ac 3000 	strh.w	r3, [ip]
    1012:	f107 031c 	add.w	r3, r7, #28
    1016:	4618      	mov	r0, r3
    1018:	f240 21e6 	movw	r1, #742	; 0x2e6
    101c:	f001 f8bc 	bl	2198 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1020:	78fb      	ldrb	r3, [r7, #3]
    1022:	2b00      	cmp	r3, #0
    1024:	d040      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1026:	78fb      	ldrb	r3, [r7, #3]
    1028:	2b10      	cmp	r3, #16
    102a:	d83d      	bhi.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    102c:	78fa      	ldrb	r2, [r7, #3]
    102e:	f242 336c 	movw	r3, #9068	; 0x236c
    1032:	f2c0 0301 	movt	r3, #1
    1036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    103a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    103c:	687b      	ldr	r3, [r7, #4]
    103e:	681b      	ldr	r3, [r3, #0]
    1040:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1044:	4618      	mov	r0, r3
    1046:	f001 f8d5 	bl	21f4 <HW_get_16bit_reg>
    104a:	4603      	mov	r3, r0
    104c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value |= pwm_id_mask;
    104e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    1050:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1052:	ea42 0303 	orr.w	r3, r2, r3
    1056:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    1058:	687b      	ldr	r3, [r7, #4]
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1060:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1062:	4610      	mov	r0, r2
    1064:	4619      	mov	r1, r3
    1066:	f001 f8c3 	bl	21f0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1072:	4618      	mov	r0, r3
    1074:	f001 f8be 	bl	21f4 <HW_get_16bit_reg>
    1078:	4603      	mov	r3, r0
    107a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    107c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    107e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1080:	429a      	cmp	r2, r3
    1082:	d011      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1084:	f242 435c 	movw	r3, #9308	; 0x245c
    1088:	f2c0 0301 	movt	r3, #1
    108c:	f107 0c0c 	add.w	ip, r7, #12
    1090:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1092:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1096:	f8ac 3000 	strh.w	r3, [ip]
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	f240 21fe 	movw	r1, #766	; 0x2fe
    10a4:	f001 f878 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
    10a8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    10ac:	46bd      	mov	sp, r7
    10ae:	bd80      	pop	{r7, pc}

000010b0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    10b0:	b580      	push	{r7, lr}
    10b2:	b090      	sub	sp, #64	; 0x40
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
    10b8:	460b      	mov	r3, r1
    10ba:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    10bc:	78fb      	ldrb	r3, [r7, #3]
    10be:	2b00      	cmp	r3, #0
    10c0:	d111      	bne.n	10e6 <PWM_disable_stretch_pulse+0x36>
    10c2:	f242 435c 	movw	r3, #9308	; 0x245c
    10c6:	f2c0 0301 	movt	r3, #1
    10ca:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    10ce:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10d4:	f8ac 3000 	strh.w	r3, [ip]
    10d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    10dc:	4618      	mov	r0, r3
    10de:	f240 3112 	movw	r1, #786	; 0x312
    10e2:	f001 f859 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    10e6:	78fb      	ldrb	r3, [r7, #3]
    10e8:	2b10      	cmp	r3, #16
    10ea:	d911      	bls.n	1110 <PWM_disable_stretch_pulse+0x60>
    10ec:	f242 435c 	movw	r3, #9308	; 0x245c
    10f0:	f2c0 0301 	movt	r3, #1
    10f4:	f107 0c1c 	add.w	ip, r7, #28
    10f8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10fa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10fe:	f8ac 3000 	strh.w	r3, [ip]
    1102:	f107 031c 	add.w	r3, r7, #28
    1106:	4618      	mov	r0, r3
    1108:	f240 3113 	movw	r1, #787	; 0x313
    110c:	f001 f844 	bl	2198 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1110:	78fb      	ldrb	r3, [r7, #3]
    1112:	2b00      	cmp	r3, #0
    1114:	d043      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    1116:	78fb      	ldrb	r3, [r7, #3]
    1118:	2b10      	cmp	r3, #16
    111a:	d840      	bhi.n	119e <PWM_disable_stretch_pulse+0xee>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    111c:	78fa      	ldrb	r2, [r7, #3]
    111e:	f242 336c 	movw	r3, #9068	; 0x236c
    1122:	f2c0 0301 	movt	r3, #1
    1126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    112a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	681b      	ldr	r3, [r3, #0]
    1130:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1134:	4618      	mov	r0, r3
    1136:	f001 f85d 	bl	21f4 <HW_get_16bit_reg>
    113a:	4603      	mov	r3, r0
    113c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value &= (uint16_t)~pwm_id_mask;
    113e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1140:	ea6f 0303 	mvn.w	r3, r3
    1144:	b29a      	uxth	r2, r3
    1146:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1148:	ea02 0303 	and.w	r3, r2, r3
    114c:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	681b      	ldr	r3, [r3, #0]
    1152:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1158:	4610      	mov	r0, r2
    115a:	4619      	mov	r1, r3
    115c:	f001 f848 	bl	21f0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    1160:	687b      	ldr	r3, [r7, #4]
    1162:	681b      	ldr	r3, [r3, #0]
    1164:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1168:	4618      	mov	r0, r3
    116a:	f001 f843 	bl	21f4 <HW_get_16bit_reg>
    116e:	4603      	mov	r3, r0
    1170:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    1172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    1174:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1176:	429a      	cmp	r2, r3
    1178:	d011      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    117a:	f242 435c 	movw	r3, #9308	; 0x245c
    117e:	f2c0 0301 	movt	r3, #1
    1182:	f107 0c0c 	add.w	ip, r7, #12
    1186:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1188:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    118c:	f8ac 3000 	strh.w	r3, [ip]
    1190:	f107 030c 	add.w	r3, r7, #12
    1194:	4618      	mov	r0, r3
    1196:	f240 312b 	movw	r1, #811	; 0x32b
    119a:	f000 fffd 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
    119e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    11a2:	46bd      	mov	sp, r7
    11a4:	bd80      	pop	{r7, pc}
    11a6:	bf00      	nop

000011a8 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    11a8:	b580      	push	{r7, lr}
    11aa:	b086      	sub	sp, #24
    11ac:	af00      	add	r7, sp, #0
    11ae:	6078      	str	r0, [r7, #4]
    11b0:	460b      	mov	r3, r1
    11b2:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    11b4:	687b      	ldr	r3, [r7, #4]
    11b6:	681b      	ldr	r3, [r3, #0]
    11b8:	f103 0294 	add.w	r2, r3, #148	; 0x94
    11bc:	78fb      	ldrb	r3, [r7, #3]
    11be:	4610      	mov	r0, r2
    11c0:	4619      	mov	r1, r3
    11c2:	f001 f815 	bl	21f0 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    11c6:	687b      	ldr	r3, [r7, #4]
    11c8:	681b      	ldr	r3, [r3, #0]
    11ca:	f103 0394 	add.w	r3, r3, #148	; 0x94
    11ce:	4618      	mov	r0, r3
    11d0:	f001 f810 	bl	21f4 <HW_get_16bit_reg>
    11d4:	4603      	mov	r3, r0
    11d6:	82fb      	strh	r3, [r7, #22]
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    11d8:	8afb      	ldrh	r3, [r7, #22]
    11da:	b2db      	uxtb	r3, r3
    11dc:	78fa      	ldrb	r2, [r7, #3]
    11de:	429a      	cmp	r2, r3
    11e0:	d011      	beq.n	1206 <PWM_tach_init+0x5e>
    11e2:	f242 435c 	movw	r3, #9308	; 0x245c
    11e6:	f2c0 0301 	movt	r3, #1
    11ea:	f107 0c08 	add.w	ip, r7, #8
    11ee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    11f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    11f4:	f8ac 3000 	strh.w	r3, [ip]
    11f8:	f107 0308 	add.w	r3, r7, #8
    11fc:	4618      	mov	r0, r3
    11fe:	f240 314a 	movw	r1, #842	; 0x34a
    1202:	f000 ffc9 	bl	2198 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    1206:	687b      	ldr	r3, [r7, #4]
    1208:	681b      	ldr	r3, [r3, #0]
    120a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    120e:	4618      	mov	r0, r3
    1210:	f04f 0100 	mov.w	r1, #0
    1214:	f000 ffec 	bl	21f0 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	681b      	ldr	r3, [r3, #0]
    121c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1220:	4618      	mov	r0, r3
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f000 ffe3 	bl	21f0 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    122a:	687b      	ldr	r3, [r7, #4]
    122c:	681b      	ldr	r3, [r3, #0]
    122e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1232:	4618      	mov	r0, r3
    1234:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1238:	f000 ffda 	bl	21f0 <HW_set_16bit_reg>

}
    123c:	f107 0718 	add.w	r7, r7, #24
    1240:	46bd      	mov	sp, r7
    1242:	bd80      	pop	{r7, pc}

00001244 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    1244:	b580      	push	{r7, lr}
    1246:	b090      	sub	sp, #64	; 0x40
    1248:	af00      	add	r7, sp, #0
    124a:	6078      	str	r0, [r7, #4]
    124c:	4613      	mov	r3, r2
    124e:	460a      	mov	r2, r1
    1250:	70fa      	strb	r2, [r7, #3]
    1252:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1254:	78fb      	ldrb	r3, [r7, #3]
    1256:	2b00      	cmp	r3, #0
    1258:	d111      	bne.n	127e <PWM_tach_set_mode+0x3a>
    125a:	f242 435c 	movw	r3, #9308	; 0x245c
    125e:	f2c0 0301 	movt	r3, #1
    1262:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    1266:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1268:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    126c:	f8ac 3000 	strh.w	r3, [ip]
    1270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1274:	4618      	mov	r0, r3
    1276:	f240 3169 	movw	r1, #873	; 0x369
    127a:	f000 ff8d 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    127e:	78fb      	ldrb	r3, [r7, #3]
    1280:	2b10      	cmp	r3, #16
    1282:	d911      	bls.n	12a8 <PWM_tach_set_mode+0x64>
    1284:	f242 435c 	movw	r3, #9308	; 0x245c
    1288:	f2c0 0301 	movt	r3, #1
    128c:	f107 0c1c 	add.w	ip, r7, #28
    1290:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1292:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1296:	f8ac 3000 	strh.w	r3, [ip]
    129a:	f107 031c 	add.w	r3, r7, #28
    129e:	4618      	mov	r0, r3
    12a0:	f240 316a 	movw	r1, #874	; 0x36a
    12a4:	f000 ff78 	bl	2198 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    12a8:	78fb      	ldrb	r3, [r7, #3]
    12aa:	2b00      	cmp	r3, #0
    12ac:	d04c      	beq.n	1348 <PWM_tach_set_mode+0x104>
    12ae:	78fb      	ldrb	r3, [r7, #3]
    12b0:	2b10      	cmp	r3, #16
    12b2:	d849      	bhi.n	1348 <PWM_tach_set_mode+0x104>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    12b4:	78fa      	ldrb	r2, [r7, #3]
    12b6:	f242 336c 	movw	r3, #9068	; 0x236c
    12ba:	f2c0 0301 	movt	r3, #1
    12be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    12c2:	87bb      	strh	r3, [r7, #60]	; 0x3c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    12c4:	687b      	ldr	r3, [r7, #4]
    12c6:	681b      	ldr	r3, [r3, #0]
    12c8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    12cc:	4618      	mov	r0, r3
    12ce:	f000 ff91 	bl	21f4 <HW_get_16bit_reg>
    12d2:	4603      	mov	r3, r0
    12d4:	877b      	strh	r3, [r7, #58]	; 0x3a
        if (pwm_tachmode)
    12d6:	883b      	ldrh	r3, [r7, #0]
    12d8:	2b00      	cmp	r3, #0
    12da:	d005      	beq.n	12e8 <PWM_tach_set_mode+0xa4>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    12dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    12de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12e0:	ea42 0303 	orr.w	r3, r2, r3
    12e4:	877b      	strh	r3, [r7, #58]	; 0x3a
    12e6:	e007      	b.n	12f8 <PWM_tach_set_mode+0xb4>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    12e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12ea:	ea6f 0303 	mvn.w	r3, r3
    12ee:	b29a      	uxth	r2, r3
    12f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    12f2:	ea02 0303 	and.w	r3, r2, r3
    12f6:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	681b      	ldr	r3, [r3, #0]
    12fc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    1300:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1302:	4610      	mov	r0, r2
    1304:	4619      	mov	r1, r3
    1306:	f000 ff73 	bl	21f0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    130a:	687b      	ldr	r3, [r7, #4]
    130c:	681b      	ldr	r3, [r3, #0]
    130e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    1312:	4618      	mov	r0, r3
    1314:	f000 ff6e 	bl	21f4 <HW_get_16bit_reg>
    1318:	4603      	mov	r3, r0
    131a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    131c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    131e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1320:	429a      	cmp	r2, r3
    1322:	d011      	beq.n	1348 <PWM_tach_set_mode+0x104>
    1324:	f242 435c 	movw	r3, #9308	; 0x245c
    1328:	f2c0 0301 	movt	r3, #1
    132c:	f107 0c0c 	add.w	ip, r7, #12
    1330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1332:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1336:	f8ac 3000 	strh.w	r3, [ip]
    133a:	f107 030c 	add.w	r3, r7, #12
    133e:	4618      	mov	r0, r3
    1340:	f44f 7161 	mov.w	r1, #900	; 0x384
    1344:	f000 ff28 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
    1348:	f107 0740 	add.w	r7, r7, #64	; 0x40
    134c:	46bd      	mov	sp, r7
    134e:	bd80      	pop	{r7, pc}

00001350 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1350:	b580      	push	{r7, lr}
    1352:	b08a      	sub	sp, #40	; 0x28
    1354:	af00      	add	r7, sp, #0
    1356:	6078      	str	r0, [r7, #4]
    1358:	460b      	mov	r3, r1
    135a:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    135c:	f04f 0300 	mov.w	r3, #0
    1360:	84fb      	strh	r3, [r7, #38]	; 0x26

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1362:	78fb      	ldrb	r3, [r7, #3]
    1364:	2b00      	cmp	r3, #0
    1366:	d111      	bne.n	138c <PWM_tach_read_value+0x3c>
    1368:	f242 435c 	movw	r3, #9308	; 0x245c
    136c:	f2c0 0301 	movt	r3, #1
    1370:	f107 0c18 	add.w	ip, r7, #24
    1374:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1376:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    137a:	f8ac 3000 	strh.w	r3, [ip]
    137e:	f107 0318 	add.w	r3, r7, #24
    1382:	4618      	mov	r0, r3
    1384:	f44f 7166 	mov.w	r1, #920	; 0x398
    1388:	f000 ff06 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    138c:	78fb      	ldrb	r3, [r7, #3]
    138e:	2b10      	cmp	r3, #16
    1390:	d911      	bls.n	13b6 <PWM_tach_read_value+0x66>
    1392:	f242 435c 	movw	r3, #9308	; 0x245c
    1396:	f2c0 0301 	movt	r3, #1
    139a:	f107 0c08 	add.w	ip, r7, #8
    139e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    13a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    13a4:	f8ac 3000 	strh.w	r3, [ip]
    13a8:	f107 0308 	add.w	r3, r7, #8
    13ac:	4618      	mov	r0, r3
    13ae:	f240 3199 	movw	r1, #921	; 0x399
    13b2:	f000 fef1 	bl	2198 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    13b6:	78fb      	ldrb	r3, [r7, #3]
    13b8:	2b00      	cmp	r3, #0
    13ba:	d011      	beq.n	13e0 <PWM_tach_read_value+0x90>
    13bc:	78fb      	ldrb	r3, [r7, #3]
    13be:	2b10      	cmp	r3, #16
    13c0:	d80e      	bhi.n	13e0 <PWM_tach_read_value+0x90>
    {
        tach_value = HW_get_16bit_reg
    13c2:	687b      	ldr	r3, [r7, #4]
    13c4:	681a      	ldr	r2, [r3, #0]
    13c6:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    13c8:	f242 4318 	movw	r3, #9240	; 0x2418
    13cc:	f2c0 0301 	movt	r3, #1
    13d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    13d4:	4413      	add	r3, r2
    13d6:	4618      	mov	r0, r3
    13d8:	f000 ff0c 	bl	21f4 <HW_get_16bit_reg>
    13dc:	4603      	mov	r3, r0
    13de:	84fb      	strh	r3, [r7, #38]	; 0x26
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    13e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
    13e2:	4618      	mov	r0, r3
    13e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    13e8:	46bd      	mov	sp, r7
    13ea:	bd80      	pop	{r7, pc}

000013ec <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b08a      	sub	sp, #40	; 0x28
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
    13f4:	460b      	mov	r3, r1
    13f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    13f8:	78fb      	ldrb	r3, [r7, #3]
    13fa:	2b00      	cmp	r3, #0
    13fc:	d111      	bne.n	1422 <PWM_tach_clear_status+0x36>
    13fe:	f242 435c 	movw	r3, #9308	; 0x245c
    1402:	f2c0 0301 	movt	r3, #1
    1406:	f107 0c18 	add.w	ip, r7, #24
    140a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    140c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1410:	f8ac 3000 	strh.w	r3, [ip]
    1414:	f107 0318 	add.w	r3, r7, #24
    1418:	4618      	mov	r0, r3
    141a:	f240 31b3 	movw	r1, #947	; 0x3b3
    141e:	f000 febb 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1422:	78fb      	ldrb	r3, [r7, #3]
    1424:	2b10      	cmp	r3, #16
    1426:	d911      	bls.n	144c <PWM_tach_clear_status+0x60>
    1428:	f242 435c 	movw	r3, #9308	; 0x245c
    142c:	f2c0 0301 	movt	r3, #1
    1430:	f107 0c08 	add.w	ip, r7, #8
    1434:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1436:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    143a:	f8ac 3000 	strh.w	r3, [ip]
    143e:	f107 0308 	add.w	r3, r7, #8
    1442:	4618      	mov	r0, r3
    1444:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    1448:	f000 fea6 	bl	2198 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    144c:	78fb      	ldrb	r3, [r7, #3]
    144e:	2b00      	cmp	r3, #0
    1450:	d013      	beq.n	147a <PWM_tach_clear_status+0x8e>
    1452:	78fb      	ldrb	r3, [r7, #3]
    1454:	2b10      	cmp	r3, #16
    1456:	d810      	bhi.n	147a <PWM_tach_clear_status+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1458:	78fa      	ldrb	r2, [r7, #3]
    145a:	f242 336c 	movw	r3, #9068	; 0x236c
    145e:	f2c0 0301 	movt	r3, #1
    1462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1466:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1470:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1472:	4610      	mov	r0, r2
    1474:	4619      	mov	r1, r3
    1476:	f000 febb 	bl	21f0 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    147a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    147e:	46bd      	mov	sp, r7
    1480:	bd80      	pop	{r7, pc}
    1482:	bf00      	nop

00001484 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1484:	b580      	push	{r7, lr}
    1486:	b08c      	sub	sp, #48	; 0x30
    1488:	af00      	add	r7, sp, #0
    148a:	6078      	str	r0, [r7, #4]
    148c:	460b      	mov	r3, r1
    148e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    1490:	f04f 0300 	mov.w	r3, #0
    1494:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1496:	78fb      	ldrb	r3, [r7, #3]
    1498:	2b00      	cmp	r3, #0
    149a:	d111      	bne.n	14c0 <PWM_tach_read_status+0x3c>
    149c:	f242 435c 	movw	r3, #9308	; 0x245c
    14a0:	f2c0 0301 	movt	r3, #1
    14a4:	f107 0c1c 	add.w	ip, r7, #28
    14a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14aa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14ae:	f8ac 3000 	strh.w	r3, [ip]
    14b2:	f107 031c 	add.w	r3, r7, #28
    14b6:	4618      	mov	r0, r3
    14b8:	f240 31d3 	movw	r1, #979	; 0x3d3
    14bc:	f000 fe6c 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    14c0:	78fb      	ldrb	r3, [r7, #3]
    14c2:	2b10      	cmp	r3, #16
    14c4:	d911      	bls.n	14ea <PWM_tach_read_status+0x66>
    14c6:	f242 435c 	movw	r3, #9308	; 0x245c
    14ca:	f2c0 0301 	movt	r3, #1
    14ce:	f107 0c0c 	add.w	ip, r7, #12
    14d2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14d8:	f8ac 3000 	strh.w	r3, [ip]
    14dc:	f107 030c 	add.w	r3, r7, #12
    14e0:	4618      	mov	r0, r3
    14e2:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    14e6:	f000 fe57 	bl	2198 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    14ea:	78fb      	ldrb	r3, [r7, #3]
    14ec:	2b00      	cmp	r3, #0
    14ee:	d018      	beq.n	1522 <PWM_tach_read_status+0x9e>
    14f0:	78fb      	ldrb	r3, [r7, #3]
    14f2:	2b10      	cmp	r3, #16
    14f4:	d815      	bhi.n	1522 <PWM_tach_read_status+0x9e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    14f6:	78fa      	ldrb	r2, [r7, #3]
    14f8:	f242 336c 	movw	r3, #9068	; 0x236c
    14fc:	f2c0 0301 	movt	r3, #1
    1500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1504:	85bb      	strh	r3, [r7, #44]	; 0x2c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    1506:	687b      	ldr	r3, [r7, #4]
    1508:	681b      	ldr	r3, [r3, #0]
    150a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    150e:	4618      	mov	r0, r3
    1510:	f000 fe70 	bl	21f4 <HW_get_16bit_reg>
    1514:	4603      	mov	r3, r0
    1516:	85fb      	strh	r3, [r7, #46]	; 0x2e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    1518:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
    151a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
    151c:	ea02 0303 	and.w	r3, r2, r3
    1520:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    return ( pwm_tach_status );
    1522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
    1524:	4618      	mov	r0, r3
    1526:	f107 0730 	add.w	r7, r7, #48	; 0x30
    152a:	46bd      	mov	sp, r7
    152c:	bd80      	pop	{r7, pc}
    152e:	bf00      	nop

00001530 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    1530:	b580      	push	{r7, lr}
    1532:	b084      	sub	sp, #16
    1534:	af00      	add	r7, sp, #0
    1536:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    1538:	687b      	ldr	r3, [r7, #4]
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1540:	4618      	mov	r0, r3
    1542:	f000 fe57 	bl	21f4 <HW_get_16bit_reg>
    1546:	4603      	mov	r3, r0
    1548:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	681b      	ldr	r3, [r3, #0]
    154e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1552:	4618      	mov	r0, r3
    1554:	f000 fe4e 	bl	21f4 <HW_get_16bit_reg>
    1558:	4603      	mov	r3, r0
    155a:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    155c:	893a      	ldrh	r2, [r7, #8]
    155e:	897b      	ldrh	r3, [r7, #10]
    1560:	ea02 0303 	and.w	r3, r2, r3
    1564:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    1566:	893b      	ldrh	r3, [r7, #8]
    1568:	2b00      	cmp	r3, #0
    156a:	d103      	bne.n	1574 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    156c:	f04f 0300 	mov.w	r3, #0
    1570:	737b      	strb	r3, [r7, #13]
    1572:	e034      	b.n	15de <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    1574:	f04f 0301 	mov.w	r3, #1
    1578:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    157a:	893b      	ldrh	r3, [r7, #8]
    157c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1580:	2b00      	cmp	r3, #0
    1582:	d107      	bne.n	1594 <PWM_tach_get_irq_source+0x64>
    1584:	89fb      	ldrh	r3, [r7, #14]
    1586:	f103 0308 	add.w	r3, r3, #8
    158a:	81fb      	strh	r3, [r7, #14]
    158c:	893b      	ldrh	r3, [r7, #8]
    158e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1592:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    1594:	893b      	ldrh	r3, [r7, #8]
    1596:	f003 030f 	and.w	r3, r3, #15
    159a:	2b00      	cmp	r3, #0
    159c:	d107      	bne.n	15ae <PWM_tach_get_irq_source+0x7e>
    159e:	89fb      	ldrh	r3, [r7, #14]
    15a0:	f103 0304 	add.w	r3, r3, #4
    15a4:	81fb      	strh	r3, [r7, #14]
    15a6:	893b      	ldrh	r3, [r7, #8]
    15a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    15ac:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    15ae:	893b      	ldrh	r3, [r7, #8]
    15b0:	f003 0303 	and.w	r3, r3, #3
    15b4:	2b00      	cmp	r3, #0
    15b6:	d107      	bne.n	15c8 <PWM_tach_get_irq_source+0x98>
    15b8:	89fb      	ldrh	r3, [r7, #14]
    15ba:	f103 0302 	add.w	r3, r3, #2
    15be:	81fb      	strh	r3, [r7, #14]
    15c0:	893b      	ldrh	r3, [r7, #8]
    15c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    15c6:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    15c8:	893b      	ldrh	r3, [r7, #8]
    15ca:	f003 0301 	and.w	r3, r3, #1
    15ce:	2b00      	cmp	r3, #0
    15d0:	d103      	bne.n	15da <PWM_tach_get_irq_source+0xaa>
    15d2:	89fb      	ldrh	r3, [r7, #14]
    15d4:	f103 0301 	add.w	r3, r3, #1
    15d8:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    15da:	89fb      	ldrh	r3, [r7, #14]
    15dc:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    15de:	7b7b      	ldrb	r3, [r7, #13]
}
    15e0:	4618      	mov	r0, r3
    15e2:	f107 0710 	add.w	r7, r7, #16
    15e6:	46bd      	mov	sp, r7
    15e8:	bd80      	pop	{r7, pc}
    15ea:	bf00      	nop

000015ec <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    15ec:	b580      	push	{r7, lr}
    15ee:	b090      	sub	sp, #64	; 0x40
    15f0:	af00      	add	r7, sp, #0
    15f2:	6078      	str	r0, [r7, #4]
    15f4:	460b      	mov	r3, r1
    15f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    15f8:	78fb      	ldrb	r3, [r7, #3]
    15fa:	2b00      	cmp	r3, #0
    15fc:	d111      	bne.n	1622 <PWM_tach_enable_irq+0x36>
    15fe:	f242 435c 	movw	r3, #9308	; 0x245c
    1602:	f2c0 0301 	movt	r3, #1
    1606:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    160a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    160c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1610:	f8ac 3000 	strh.w	r3, [ip]
    1614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1618:	4618      	mov	r0, r3
    161a:	f44f 6182 	mov.w	r1, #1040	; 0x410
    161e:	f000 fdbb 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1622:	78fb      	ldrb	r3, [r7, #3]
    1624:	2b10      	cmp	r3, #16
    1626:	d911      	bls.n	164c <PWM_tach_enable_irq+0x60>
    1628:	f242 435c 	movw	r3, #9308	; 0x245c
    162c:	f2c0 0301 	movt	r3, #1
    1630:	f107 0c1c 	add.w	ip, r7, #28
    1634:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1636:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    163a:	f8ac 3000 	strh.w	r3, [ip]
    163e:	f107 031c 	add.w	r3, r7, #28
    1642:	4618      	mov	r0, r3
    1644:	f240 4111 	movw	r1, #1041	; 0x411
    1648:	f000 fda6 	bl	2198 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    164c:	78fb      	ldrb	r3, [r7, #3]
    164e:	2b00      	cmp	r3, #0
    1650:	d040      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    1652:	78fb      	ldrb	r3, [r7, #3]
    1654:	2b10      	cmp	r3, #16
    1656:	d83d      	bhi.n	16d4 <PWM_tach_enable_irq+0xe8>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1658:	78fa      	ldrb	r2, [r7, #3]
    165a:	f242 336c 	movw	r3, #9068	; 0x236c
    165e:	f2c0 0301 	movt	r3, #1
    1662:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1666:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1670:	4618      	mov	r0, r3
    1672:	f000 fdbf 	bl	21f4 <HW_get_16bit_reg>
    1676:	4603      	mov	r3, r0
    1678:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq |= pwm_tach_id_mask;
    167a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    167c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    167e:	ea42 0303 	orr.w	r3, r2, r3
    1682:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    168c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    168e:	4610      	mov	r0, r2
    1690:	4619      	mov	r1, r3
    1692:	f000 fdad 	bl	21f0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    1696:	687b      	ldr	r3, [r7, #4]
    1698:	681b      	ldr	r3, [r3, #0]
    169a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    169e:	4618      	mov	r0, r3
    16a0:	f000 fda8 	bl	21f4 <HW_get_16bit_reg>
    16a4:	4603      	mov	r3, r0
    16a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    16a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    16aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    16ac:	429a      	cmp	r2, r3
    16ae:	d011      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    16b0:	f242 435c 	movw	r3, #9308	; 0x245c
    16b4:	f2c0 0301 	movt	r3, #1
    16b8:	f107 0c0c 	add.w	ip, r7, #12
    16bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16be:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    16c2:	f8ac 3000 	strh.w	r3, [ip]
    16c6:	f107 030c 	add.w	r3, r7, #12
    16ca:	4618      	mov	r0, r3
    16cc:	f240 4127 	movw	r1, #1063	; 0x427
    16d0:	f000 fd62 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
    16d4:	f107 0740 	add.w	r7, r7, #64	; 0x40
    16d8:	46bd      	mov	sp, r7
    16da:	bd80      	pop	{r7, pc}

000016dc <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    16dc:	b580      	push	{r7, lr}
    16de:	b090      	sub	sp, #64	; 0x40
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    16e4:	460b      	mov	r3, r1
    16e6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    16e8:	78fb      	ldrb	r3, [r7, #3]
    16ea:	2b00      	cmp	r3, #0
    16ec:	d111      	bne.n	1712 <PWM_tach_disable_irq+0x36>
    16ee:	f242 435c 	movw	r3, #9308	; 0x245c
    16f2:	f2c0 0301 	movt	r3, #1
    16f6:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    16fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16fc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1700:	f8ac 3000 	strh.w	r3, [ip]
    1704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1708:	4618      	mov	r0, r3
    170a:	f240 413b 	movw	r1, #1083	; 0x43b
    170e:	f000 fd43 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1712:	78fb      	ldrb	r3, [r7, #3]
    1714:	2b10      	cmp	r3, #16
    1716:	d911      	bls.n	173c <PWM_tach_disable_irq+0x60>
    1718:	f242 435c 	movw	r3, #9308	; 0x245c
    171c:	f2c0 0301 	movt	r3, #1
    1720:	f107 0c1c 	add.w	ip, r7, #28
    1724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1726:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    172a:	f8ac 3000 	strh.w	r3, [ip]
    172e:	f107 031c 	add.w	r3, r7, #28
    1732:	4618      	mov	r0, r3
    1734:	f240 413c 	movw	r1, #1084	; 0x43c
    1738:	f000 fd2e 	bl	2198 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    173c:	78fb      	ldrb	r3, [r7, #3]
    173e:	2b00      	cmp	r3, #0
    1740:	d043      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    1742:	78fb      	ldrb	r3, [r7, #3]
    1744:	2b10      	cmp	r3, #16
    1746:	d840      	bhi.n	17ca <PWM_tach_disable_irq+0xee>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1748:	78fa      	ldrb	r2, [r7, #3]
    174a:	f242 336c 	movw	r3, #9068	; 0x236c
    174e:	f2c0 0301 	movt	r3, #1
    1752:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1756:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	681b      	ldr	r3, [r3, #0]
    175c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1760:	4618      	mov	r0, r3
    1762:	f000 fd47 	bl	21f4 <HW_get_16bit_reg>
    1766:	4603      	mov	r3, r0
    1768:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    176a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    176c:	ea6f 0303 	mvn.w	r3, r3
    1770:	b29a      	uxth	r2, r3
    1772:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1774:	ea02 0303 	and.w	r3, r2, r3
    1778:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	681b      	ldr	r3, [r3, #0]
    177e:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    1782:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1784:	4610      	mov	r0, r2
    1786:	4619      	mov	r1, r3
    1788:	f000 fd32 	bl	21f0 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	681b      	ldr	r3, [r3, #0]
    1790:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1794:	4618      	mov	r0, r3
    1796:	f000 fd2d 	bl	21f4 <HW_get_16bit_reg>
    179a:	4603      	mov	r3, r0
    179c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    179e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    17a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    17a2:	429a      	cmp	r2, r3
    17a4:	d011      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    17a6:	f242 435c 	movw	r3, #9308	; 0x245c
    17aa:	f2c0 0301 	movt	r3, #1
    17ae:	f107 0c0c 	add.w	ip, r7, #12
    17b2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17b8:	f8ac 3000 	strh.w	r3, [ip]
    17bc:	f107 030c 	add.w	r3, r7, #12
    17c0:	4618      	mov	r0, r3
    17c2:	f240 4152 	movw	r1, #1106	; 0x452
    17c6:	f000 fce7 	bl	2198 <HAL_assert_fail>
    }
#endif
    }
}
    17ca:	f107 0740 	add.w	r7, r7, #64	; 0x40
    17ce:	46bd      	mov	sp, r7
    17d0:	bd80      	pop	{r7, pc}
    17d2:	bf00      	nop

000017d4 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    17d4:	b580      	push	{r7, lr}
    17d6:	b08a      	sub	sp, #40	; 0x28
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    17dc:	460b      	mov	r3, r1
    17de:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    17e0:	78fb      	ldrb	r3, [r7, #3]
    17e2:	2b00      	cmp	r3, #0
    17e4:	d111      	bne.n	180a <PWM_tach_clear_irq+0x36>
    17e6:	f242 435c 	movw	r3, #9308	; 0x245c
    17ea:	f2c0 0301 	movt	r3, #1
    17ee:	f107 0c18 	add.w	ip, r7, #24
    17f2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17f8:	f8ac 3000 	strh.w	r3, [ip]
    17fc:	f107 0318 	add.w	r3, r7, #24
    1800:	4618      	mov	r0, r3
    1802:	f240 4166 	movw	r1, #1126	; 0x466
    1806:	f000 fcc7 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    180a:	78fb      	ldrb	r3, [r7, #3]
    180c:	2b10      	cmp	r3, #16
    180e:	d911      	bls.n	1834 <PWM_tach_clear_irq+0x60>
    1810:	f242 435c 	movw	r3, #9308	; 0x245c
    1814:	f2c0 0301 	movt	r3, #1
    1818:	f107 0c08 	add.w	ip, r7, #8
    181c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    181e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1822:	f8ac 3000 	strh.w	r3, [ip]
    1826:	f107 0308 	add.w	r3, r7, #8
    182a:	4618      	mov	r0, r3
    182c:	f240 4167 	movw	r1, #1127	; 0x467
    1830:	f000 fcb2 	bl	2198 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    1834:	78fb      	ldrb	r3, [r7, #3]
    1836:	2b00      	cmp	r3, #0
    1838:	d013      	beq.n	1862 <PWM_tach_clear_irq+0x8e>
    183a:	78fb      	ldrb	r3, [r7, #3]
    183c:	2b10      	cmp	r3, #16
    183e:	d810      	bhi.n	1862 <PWM_tach_clear_irq+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1840:	78fa      	ldrb	r2, [r7, #3]
    1842:	f242 336c 	movw	r3, #9068	; 0x236c
    1846:	f2c0 0301 	movt	r3, #1
    184a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    184e:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	681b      	ldr	r3, [r3, #0]
    1854:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    185a:	4610      	mov	r0, r2
    185c:	4619      	mov	r1, r3
    185e:	f000 fcc7 	bl	21f0 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    1862:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1866:	46bd      	mov	sp, r7
    1868:	bd80      	pop	{r7, pc}
    186a:	bf00      	nop
    186c:	0000      	lsls	r0, r0, #0
	...

00001870 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
    1870:	b580      	push	{r7, lr}
    1872:	af00      	add	r7, sp, #0
//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 1);
    1874:	f04f 001f 	mov.w	r0, #31
    1878:	f04f 0101 	mov.w	r1, #1
    187c:	f001 fce8 	bl	3250 <MSS_GPIO_set_output>
	firing = 1;
    1880:	f240 6324 	movw	r3, #1572	; 0x624
    1884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1888:	f04f 0201 	mov.w	r2, #1
    188c:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
    188e:	f240 632c 	movw	r3, #1580	; 0x62c
    1892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1896:	f04f 0200 	mov.w	r2, #0
    189a:	601a      	str	r2, [r3, #0]
	return;
}
    189c:	bd80      	pop	{r7, pc}
    189e:	bf00      	nop

000018a0 <stop_gun>:

void stop_gun(){
    18a0:	b580      	push	{r7, lr}
    18a2:	af00      	add	r7, sp, #0
//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 0);
    18a4:	f04f 001f 	mov.w	r0, #31
    18a8:	f04f 0100 	mov.w	r1, #0
    18ac:	f001 fcd0 	bl	3250 <MSS_GPIO_set_output>
	firing = 0;
    18b0:	f240 6324 	movw	r3, #1572	; 0x624
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	f04f 0200 	mov.w	r2, #0
    18bc:	601a      	str	r2, [r3, #0]
	return;
}
    18be:	bd80      	pop	{r7, pc}

000018c0 <pwm_init>:

void pwm_init(){
    18c0:	b580      	push	{r7, lr}
    18c2:	af00      	add	r7, sp, #0
//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
    18c4:	f240 601c 	movw	r0, #1564	; 0x61c
    18c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18cc:	f240 0100 	movw	r1, #0
    18d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18d4:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
    18d8:	f2c0 0205 	movt	r2, #5
    18dc:	f44f 7380 	mov.w	r3, #256	; 0x100
    18e0:	f7fe fdde 	bl	4a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
    18e4:	f240 6020 	movw	r0, #1568	; 0x620
    18e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18ec:	f240 1100 	movw	r1, #256	; 0x100
    18f0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18f4:	f240 32e7 	movw	r2, #999	; 0x3e7
    18f8:	f240 73cf 	movw	r3, #1999	; 0x7cf
    18fc:	f7fe fdd0 	bl	4a0 <PWM_init>
}
    1900:	bd80      	pop	{r7, pc}
    1902:	bf00      	nop

00001904 <wheel1>:

void wheel1(int pwm){
    1904:	b580      	push	{r7, lr}
    1906:	b082      	sub	sp, #8
    1908:	af00      	add	r7, sp, #0
    190a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel1 
	if (pwm == 0){
    190c:	687b      	ldr	r3, [r7, #4]
    190e:	2b00      	cmp	r3, #0
    1910:	d110      	bne.n	1934 <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
    1912:	f240 601c 	movw	r0, #1564	; 0x61c
    1916:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191a:	f04f 0101 	mov.w	r1, #1
    191e:	f7fe ff11 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_2);
    1922:	f240 601c 	movw	r0, #1564	; 0x61c
    1926:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192a:	f04f 0102 	mov.w	r1, #2
    192e:	f7fe ff09 	bl	744 <PWM_disable>
    1932:	e03b      	b.n	19ac <wheel1+0xa8>
	}
	else if (pwm > 0){
    1934:	687b      	ldr	r3, [r7, #4]
    1936:	2b00      	cmp	r3, #0
    1938:	dd1a      	ble.n	1970 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
    193a:	687b      	ldr	r3, [r7, #4]
    193c:	f240 601c 	movw	r0, #1564	; 0x61c
    1940:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1944:	f04f 0101 	mov.w	r1, #1
    1948:	461a      	mov	r2, r3
    194a:	f7fe ffdb 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
    194e:	f240 601c 	movw	r0, #1564	; 0x61c
    1952:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1956:	f04f 0101 	mov.w	r1, #1
    195a:	f7fe fe75 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_2);
    195e:	f240 601c 	movw	r0, #1564	; 0x61c
    1962:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1966:	f04f 0102 	mov.w	r1, #2
    196a:	f7fe feeb 	bl	744 <PWM_disable>
    196e:	e01d      	b.n	19ac <wheel1+0xa8>
	}
	else {
		pwm = pwm * -1;
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	f1c3 0300 	rsb	r3, r3, #0
    1976:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
    1978:	687b      	ldr	r3, [r7, #4]
    197a:	f240 601c 	movw	r0, #1564	; 0x61c
    197e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1982:	f04f 0102 	mov.w	r1, #2
    1986:	461a      	mov	r2, r3
    1988:	f7fe ffbc 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
    198c:	f240 601c 	movw	r0, #1564	; 0x61c
    1990:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1994:	f04f 0102 	mov.w	r1, #2
    1998:	f7fe fe56 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_1);
    199c:	f240 601c 	movw	r0, #1564	; 0x61c
    19a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19a4:	f04f 0101 	mov.w	r1, #1
    19a8:	f7fe fecc 	bl	744 <PWM_disable>
	}
	return;
}
    19ac:	f107 0708 	add.w	r7, r7, #8
    19b0:	46bd      	mov	sp, r7
    19b2:	bd80      	pop	{r7, pc}

000019b4 <wheel2>:

void wheel2(int pwm){
    19b4:	b580      	push	{r7, lr}
    19b6:	b082      	sub	sp, #8
    19b8:	af00      	add	r7, sp, #0
    19ba:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
    19bc:	687b      	ldr	r3, [r7, #4]
    19be:	2b00      	cmp	r3, #0
    19c0:	d110      	bne.n	19e4 <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
    19c2:	f240 601c 	movw	r0, #1564	; 0x61c
    19c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19ca:	f04f 0103 	mov.w	r1, #3
    19ce:	f7fe feb9 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_4);
    19d2:	f240 601c 	movw	r0, #1564	; 0x61c
    19d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19da:	f04f 0104 	mov.w	r1, #4
    19de:	f7fe feb1 	bl	744 <PWM_disable>
    19e2:	e03b      	b.n	1a5c <wheel2+0xa8>
	}
	else if (pwm > 0){
    19e4:	687b      	ldr	r3, [r7, #4]
    19e6:	2b00      	cmp	r3, #0
    19e8:	dd1a      	ble.n	1a20 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	f240 601c 	movw	r0, #1564	; 0x61c
    19f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19f4:	f04f 0103 	mov.w	r1, #3
    19f8:	461a      	mov	r2, r3
    19fa:	f7fe ff83 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
    19fe:	f240 601c 	movw	r0, #1564	; 0x61c
    1a02:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a06:	f04f 0103 	mov.w	r1, #3
    1a0a:	f7fe fe1d 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_4);
    1a0e:	f240 601c 	movw	r0, #1564	; 0x61c
    1a12:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a16:	f04f 0104 	mov.w	r1, #4
    1a1a:	f7fe fe93 	bl	744 <PWM_disable>
    1a1e:	e01d      	b.n	1a5c <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
    1a20:	687b      	ldr	r3, [r7, #4]
    1a22:	f1c3 0300 	rsb	r3, r3, #0
    1a26:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
    1a28:	687b      	ldr	r3, [r7, #4]
    1a2a:	f240 601c 	movw	r0, #1564	; 0x61c
    1a2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a32:	f04f 0104 	mov.w	r1, #4
    1a36:	461a      	mov	r2, r3
    1a38:	f7fe ff64 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
    1a3c:	f240 601c 	movw	r0, #1564	; 0x61c
    1a40:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a44:	f04f 0104 	mov.w	r1, #4
    1a48:	f7fe fdfe 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_3);
    1a4c:	f240 601c 	movw	r0, #1564	; 0x61c
    1a50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a54:	f04f 0103 	mov.w	r1, #3
    1a58:	f7fe fe74 	bl	744 <PWM_disable>
	}
	return;
}
    1a5c:	f107 0708 	add.w	r7, r7, #8
    1a60:	46bd      	mov	sp, r7
    1a62:	bd80      	pop	{r7, pc}

00001a64 <wheel3>:

void wheel3(int pwm){
    1a64:	b580      	push	{r7, lr}
    1a66:	b082      	sub	sp, #8
    1a68:	af00      	add	r7, sp, #0
    1a6a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
    1a6c:	687b      	ldr	r3, [r7, #4]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d110      	bne.n	1a94 <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
    1a72:	f240 601c 	movw	r0, #1564	; 0x61c
    1a76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a7a:	f04f 0105 	mov.w	r1, #5
    1a7e:	f7fe fe61 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_6);
    1a82:	f240 601c 	movw	r0, #1564	; 0x61c
    1a86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a8a:	f04f 0106 	mov.w	r1, #6
    1a8e:	f7fe fe59 	bl	744 <PWM_disable>
    1a92:	e03b      	b.n	1b0c <wheel3+0xa8>
	}
	else if (pwm > 0){
    1a94:	687b      	ldr	r3, [r7, #4]
    1a96:	2b00      	cmp	r3, #0
    1a98:	dd1a      	ble.n	1ad0 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
    1a9a:	687b      	ldr	r3, [r7, #4]
    1a9c:	f240 601c 	movw	r0, #1564	; 0x61c
    1aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aa4:	f04f 0105 	mov.w	r1, #5
    1aa8:	461a      	mov	r2, r3
    1aaa:	f7fe ff2b 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
    1aae:	f240 601c 	movw	r0, #1564	; 0x61c
    1ab2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ab6:	f04f 0105 	mov.w	r1, #5
    1aba:	f7fe fdc5 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_6);
    1abe:	f240 601c 	movw	r0, #1564	; 0x61c
    1ac2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ac6:	f04f 0106 	mov.w	r1, #6
    1aca:	f7fe fe3b 	bl	744 <PWM_disable>
    1ace:	e01d      	b.n	1b0c <wheel3+0xa8>
	}
	else {
		pwm = pwm * -1;
    1ad0:	687b      	ldr	r3, [r7, #4]
    1ad2:	f1c3 0300 	rsb	r3, r3, #0
    1ad6:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
    1ad8:	687b      	ldr	r3, [r7, #4]
    1ada:	f240 601c 	movw	r0, #1564	; 0x61c
    1ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ae2:	f04f 0106 	mov.w	r1, #6
    1ae6:	461a      	mov	r2, r3
    1ae8:	f7fe ff0c 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
    1aec:	f240 601c 	movw	r0, #1564	; 0x61c
    1af0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af4:	f04f 0106 	mov.w	r1, #6
    1af8:	f7fe fda6 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_5);
    1afc:	f240 601c 	movw	r0, #1564	; 0x61c
    1b00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b04:	f04f 0105 	mov.w	r1, #5
    1b08:	f7fe fe1c 	bl	744 <PWM_disable>
	}
	return;
}
    1b0c:	f107 0708 	add.w	r7, r7, #8
    1b10:	46bd      	mov	sp, r7
    1b12:	bd80      	pop	{r7, pc}

00001b14 <wheel4>:

void wheel4(int pwm){
    1b14:	b580      	push	{r7, lr}
    1b16:	b082      	sub	sp, #8
    1b18:	af00      	add	r7, sp, #0
    1b1a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	2b00      	cmp	r3, #0
    1b20:	d110      	bne.n	1b44 <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
    1b22:	f240 601c 	movw	r0, #1564	; 0x61c
    1b26:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b2a:	f04f 0107 	mov.w	r1, #7
    1b2e:	f7fe fe09 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_8);
    1b32:	f240 601c 	movw	r0, #1564	; 0x61c
    1b36:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b3a:	f04f 0108 	mov.w	r1, #8
    1b3e:	f7fe fe01 	bl	744 <PWM_disable>
    1b42:	e03b      	b.n	1bbc <wheel4+0xa8>
	}
	else if (pwm > 0){
    1b44:	687b      	ldr	r3, [r7, #4]
    1b46:	2b00      	cmp	r3, #0
    1b48:	dd1a      	ble.n	1b80 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
    1b4a:	687b      	ldr	r3, [r7, #4]
    1b4c:	f240 601c 	movw	r0, #1564	; 0x61c
    1b50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b54:	f04f 0107 	mov.w	r1, #7
    1b58:	461a      	mov	r2, r3
    1b5a:	f7fe fed3 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
    1b5e:	f240 601c 	movw	r0, #1564	; 0x61c
    1b62:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b66:	f04f 0107 	mov.w	r1, #7
    1b6a:	f7fe fd6d 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_8);
    1b6e:	f240 601c 	movw	r0, #1564	; 0x61c
    1b72:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b76:	f04f 0108 	mov.w	r1, #8
    1b7a:	f7fe fde3 	bl	744 <PWM_disable>
    1b7e:	e01d      	b.n	1bbc <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	f1c3 0300 	rsb	r3, r3, #0
    1b86:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);
    1b88:	687b      	ldr	r3, [r7, #4]
    1b8a:	f240 601c 	movw	r0, #1564	; 0x61c
    1b8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b92:	f04f 0108 	mov.w	r1, #8
    1b96:	461a      	mov	r2, r3
    1b98:	f7fe feb4 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
    1b9c:	f240 601c 	movw	r0, #1564	; 0x61c
    1ba0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ba4:	f04f 0108 	mov.w	r1, #8
    1ba8:	f7fe fd4e 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_7);
    1bac:	f240 601c 	movw	r0, #1564	; 0x61c
    1bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bb4:	f04f 0107 	mov.w	r1, #7
    1bb8:	f7fe fdc4 	bl	744 <PWM_disable>
	}
	return;
}
    1bbc:	f107 0708 	add.w	r7, r7, #8
    1bc0:	46bd      	mov	sp, r7
    1bc2:	bd80      	pop	{r7, pc}

00001bc4 <set_gun_angle>:

void set_gun_angle(int angle){
    1bc4:	b580      	push	{r7, lr}
    1bc6:	b082      	sub	sp, #8
    1bc8:	af00      	add	r7, sp, #0
    1bca:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          angle is a number between 0 and 204
//EFFECTS: Sets angle of gun on robot
	angle += 46;
    1bcc:	687b      	ldr	r3, [r7, #4]
    1bce:	f103 032e 	add.w	r3, r3, #46	; 0x2e
    1bd2:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
    1bd4:	687b      	ldr	r3, [r7, #4]
    1bd6:	f240 6020 	movw	r0, #1568	; 0x620
    1bda:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bde:	f04f 0101 	mov.w	r1, #1
    1be2:	461a      	mov	r2, r3
    1be4:	f7fe fe8e 	bl	904 <PWM_set_duty_cycle>
	return;
}
    1be8:	f107 0708 	add.w	r7, r7, #8
    1bec:	46bd      	mov	sp, r7
    1bee:	bd80      	pop	{r7, pc}

00001bf0 <range_init>:

void range_init() {
    1bf0:	b580      	push	{r7, lr}
    1bf2:	af00      	add	r7, sp, #0
	ACE_init();
    1bf4:	f003 fce2 	bl	55bc <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    1bf8:	f242 406c 	movw	r0, #9324	; 0x246c
    1bfc:	f2c0 0001 	movt	r0, #1
    1c00:	f004 faa2 	bl	6148 <ACE_get_channel_handle>
    1c04:	4603      	mov	r3, r0
    1c06:	461a      	mov	r2, r3
    1c08:	f240 6328 	movw	r3, #1576	; 0x628
    1c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c10:	701a      	strb	r2, [r3, #0]
}
    1c12:	bd80      	pop	{r7, pc}

00001c14 <wait>:

void wait(int x) {
    1c14:	b480      	push	{r7}
    1c16:	b083      	sub	sp, #12
    1c18:	af00      	add	r7, sp, #0
    1c1a:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
    1c1c:	e003      	b.n	1c26 <wait+0x12>
    1c1e:	687b      	ldr	r3, [r7, #4]
    1c20:	f103 33ff 	add.w	r3, r3, #4294967295
    1c24:	607b      	str	r3, [r7, #4]
    1c26:	687b      	ldr	r3, [r7, #4]
    1c28:	2b00      	cmp	r3, #0
    1c2a:	dcf8      	bgt.n	1c1e <wait+0xa>
}
    1c2c:	f107 070c 	add.w	r7, r7, #12
    1c30:	46bd      	mov	sp, r7
    1c32:	bc80      	pop	{r7}
    1c34:	4770      	bx	lr
    1c36:	bf00      	nop

00001c38 <get_range>:

int get_range() {
    1c38:	b580      	push	{r7, lr}
    1c3a:	b086      	sub	sp, #24
    1c3c:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
    1c3e:	f240 6328 	movw	r3, #1576	; 0x628
    1c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c46:	781b      	ldrb	r3, [r3, #0]
    1c48:	4618      	mov	r0, r3
    1c4a:	f004 fae1 	bl	6210 <ACE_get_ppe_sample>
    1c4e:	4603      	mov	r3, r0
    1c50:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
    1c52:	88fb      	ldrh	r3, [r7, #6]
    1c54:	4618      	mov	r0, r3
    1c56:	f005 fccd 	bl	75f4 <__aeabi_ui2d>
    1c5a:	4602      	mov	r2, r0
    1c5c:	460b      	mov	r3, r1
    1c5e:	4610      	mov	r0, r2
    1c60:	4619      	mov	r1, r3
    1c62:	a329      	add	r3, pc, #164	; (adr r3, 1d08 <get_range+0xd0>)
    1c64:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c68:	f005 fe64 	bl	7934 <__aeabi_ddiv>
    1c6c:	4602      	mov	r2, r0
    1c6e:	460b      	mov	r3, r1
    1c70:	4610      	mov	r0, r2
    1c72:	4619      	mov	r1, r3
    1c74:	f04f 0200 	mov.w	r2, #0
    1c78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c7c:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    1c80:	f005 fd2e 	bl	76e0 <__aeabi_dmul>
    1c84:	4602      	mov	r2, r0
    1c86:	460b      	mov	r3, r1
    1c88:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
    1c8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    1c90:	a31f      	add	r3, pc, #124	; (adr r3, 1d10 <get_range+0xd8>)
    1c92:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c96:	f005 fd23 	bl	76e0 <__aeabi_dmul>
    1c9a:	4602      	mov	r2, r0
    1c9c:	460b      	mov	r3, r1
    1c9e:	4610      	mov	r0, r2
    1ca0:	4619      	mov	r1, r3
    1ca2:	f005 ff2f 	bl	7b04 <__aeabi_d2iz>
    1ca6:	4603      	mov	r3, r0
    1ca8:	613b      	str	r3, [r7, #16]
	to_return = inches;
    1caa:	693b      	ldr	r3, [r7, #16]
    1cac:	603b      	str	r3, [r7, #0]
	int feet = inches/12;
    1cae:	693a      	ldr	r2, [r7, #16]
    1cb0:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1cb4:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1cb8:	fb83 1302 	smull	r1, r3, r3, r2
    1cbc:	ea4f 0163 	mov.w	r1, r3, asr #1
    1cc0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1cc4:	ebc3 0301 	rsb	r3, r3, r1
    1cc8:	617b      	str	r3, [r7, #20]
	inches %= 12;
    1cca:	693a      	ldr	r2, [r7, #16]
    1ccc:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1cd0:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1cd4:	fb83 1302 	smull	r1, r3, r3, r2
    1cd8:	ea4f 0163 	mov.w	r1, r3, asr #1
    1cdc:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1ce0:	ebc3 0101 	rsb	r1, r3, r1
    1ce4:	460b      	mov	r3, r1
    1ce6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1cea:	440b      	add	r3, r1
    1cec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1cf0:	ebc3 0302 	rsb	r3, r3, r2
    1cf4:	613b      	str	r3, [r7, #16]
	//printf("Adc_data: %d, voltage: %f, Distance: %d\' %d\"\n\r", adc_data, voltage, feet, inches);
	return inches;
    1cf6:	693b      	ldr	r3, [r7, #16]
}
    1cf8:	4618      	mov	r0, r3
    1cfa:	f107 0718 	add.w	r7, r7, #24
    1cfe:	46bd      	mov	sp, r7
    1d00:	bd80      	pop	{r7, pc}
    1d02:	bf00      	nop
    1d04:	f3af 8000 	nop.w
    1d08:	00000000 	.word	0x00000000
    1d0c:	40affe00 	.word	0x40affe00
    1d10:	00000000 	.word	0x00000000
    1d14:	40598000 	.word	0x40598000

00001d18 <moveTurret>:

void moveTurret(int delta) {
    1d18:	b580      	push	{r7, lr}
    1d1a:	b082      	sub	sp, #8
    1d1c:	af00      	add	r7, sp, #0
    1d1e:	6078      	str	r0, [r7, #4]
	if (!delta)
    1d20:	687b      	ldr	r3, [r7, #4]
    1d22:	2b00      	cmp	r3, #0
    1d24:	d030      	beq.n	1d88 <moveTurret+0x70>
		return;
	curr_angle += delta;
    1d26:	f240 6310 	movw	r3, #1552	; 0x610
    1d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d2e:	681a      	ldr	r2, [r3, #0]
    1d30:	687b      	ldr	r3, [r7, #4]
    1d32:	441a      	add	r2, r3
    1d34:	f240 6310 	movw	r3, #1552	; 0x610
    1d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d3c:	601a      	str	r2, [r3, #0]
	if (curr_angle < 0)
    1d3e:	f240 6310 	movw	r3, #1552	; 0x610
    1d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d46:	681b      	ldr	r3, [r3, #0]
    1d48:	2b00      	cmp	r3, #0
    1d4a:	da06      	bge.n	1d5a <moveTurret+0x42>
		curr_angle = 0;
    1d4c:	f240 6310 	movw	r3, #1552	; 0x610
    1d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d54:	f04f 0200 	mov.w	r2, #0
    1d58:	601a      	str	r2, [r3, #0]
	if (curr_angle > 204)
    1d5a:	f240 6310 	movw	r3, #1552	; 0x610
    1d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d62:	681b      	ldr	r3, [r3, #0]
    1d64:	2bcc      	cmp	r3, #204	; 0xcc
    1d66:	dd06      	ble.n	1d76 <moveTurret+0x5e>
		curr_angle = 204;
    1d68:	f240 6310 	movw	r3, #1552	; 0x610
    1d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d70:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1d74:	601a      	str	r2, [r3, #0]
	set_gun_angle(curr_angle);
    1d76:	f240 6310 	movw	r3, #1552	; 0x610
    1d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d7e:	681b      	ldr	r3, [r3, #0]
    1d80:	4618      	mov	r0, r3
    1d82:	f7ff ff1f 	bl	1bc4 <set_gun_angle>
    1d86:	e000      	b.n	1d8a <moveTurret+0x72>
	return inches;
}

void moveTurret(int delta) {
	if (!delta)
		return;
    1d88:	bf00      	nop
	if (curr_angle < 0)
		curr_angle = 0;
	if (curr_angle > 204)
		curr_angle = 204;
	set_gun_angle(curr_angle);
}
    1d8a:	f107 0708 	add.w	r7, r7, #8
    1d8e:	46bd      	mov	sp, r7
    1d90:	bd80      	pop	{r7, pc}
    1d92:	bf00      	nop

00001d94 <main>:

int main(){
    1d94:	b580      	push	{r7, lr}
    1d96:	b0e8      	sub	sp, #416	; 0x1a0
    1d98:	af04      	add	r7, sp, #16
	pwm_init();
    1d9a:	f7ff fd91 	bl	18c0 <pwm_init>
	MSS_GPIO_init();
    1d9e:	f001 fa03 	bl	31a8 <MSS_GPIO_init>
	range_init();
    1da2:	f7ff ff25 	bl	1bf0 <range_init>
	MSS_GPIO_config(MSS_GPIO_31, MSS_GPIO_OUTPUT_MODE);
    1da6:	f04f 001f 	mov.w	r0, #31
    1daa:	f04f 0105 	mov.w	r1, #5
    1dae:	f001 fa31 	bl	3214 <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
    1db2:	f240 6014 	movw	r0, #1556	; 0x614
    1db6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1dba:	f240 2100 	movw	r1, #512	; 0x200
    1dbe:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1dc2:	f04f 02a2 	mov.w	r2, #162	; 0xa2
    1dc6:	f04f 0301 	mov.w	r3, #1
    1dca:	f004 fa4b 	bl	6264 <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
    1dce:	f04f 0300 	mov.w	r3, #0
    1dd2:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	size_t received;
	int joyx, joyy, cx, cy, start, fire;
	int startDown = 0;
    1dd6:	f04f 0300 	mov.w	r3, #0
    1dda:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	int mode = 0; // 0 for manual, 1 for automatic
    1dde:	f04f 0300 	mov.w	r3, #0
    1de2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	uint8_t tx[100];
	int txSize;
	firing = 0;
    1de6:	f240 6324 	movw	r3, #1572	; 0x624
    1dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dee:	f04f 0200 	mov.w	r2, #0
    1df2:	601a      	str	r2, [r3, #0]
	curr_angle = 0;
    1df4:	f240 6310 	movw	r3, #1552	; 0x610
    1df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dfc:	f04f 0200 	mov.w	r2, #0
    1e00:	601a      	str	r2, [r3, #0]

	MSS_GPIO_set_output(MSS_GPIO_31, 0);
    1e02:	f04f 001f 	mov.w	r0, #31
    1e06:	f04f 0100 	mov.w	r1, #0
    1e0a:	f001 fa21 	bl	3250 <MSS_GPIO_set_output>
		//wheel2(-255);
		//wheel3(255);
		//wheel4(-255);
	}*/
	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff+offset, sizeof(buff)-offset)));
    1e0e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1e12:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1e16:	4413      	add	r3, r2
    1e18:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1e1c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
    1e20:	f240 6014 	movw	r0, #1556	; 0x614
    1e24:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e28:	4619      	mov	r1, r3
    1e2a:	f004 fcd9 	bl	67e0 <UART_get_rx>
    1e2e:	4603      	mov	r3, r0
    1e30:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
    1e34:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    1e38:	2b00      	cmp	r3, #0
    1e3a:	d0e8      	beq.n	1e0e <main+0x7a>
		offset += received;
    1e3c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1e40:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    1e44:	4413      	add	r3, r2
    1e46:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
		//printf("Received: %d\n\r", received);
		if (buff[offset-1] == '\0') { // message fully received
    1e4a:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
    1e4e:	f103 33ff 	add.w	r3, r3, #4294967295
    1e52:	f107 027c 	add.w	r2, r7, #124	; 0x7c
    1e56:	5cd3      	ldrb	r3, [r2, r3]
    1e58:	2b00      	cmp	r3, #0
    1e5a:	f040 8152 	bne.w	2102 <MAIN_STACK_SIZE+0x102>
			//printf("%s\n\r", buff);
			if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
    1e5e:	f107 017c 	add.w	r1, r7, #124	; 0x7c
    1e62:	f107 0278 	add.w	r2, r7, #120	; 0x78
    1e66:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1e6a:	f107 0070 	add.w	r0, r7, #112	; 0x70
    1e6e:	9000      	str	r0, [sp, #0]
    1e70:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    1e74:	9001      	str	r0, [sp, #4]
    1e76:	f107 0064 	add.w	r0, r7, #100	; 0x64
    1e7a:	9002      	str	r0, [sp, #8]
    1e7c:	f107 0068 	add.w	r0, r7, #104	; 0x68
    1e80:	9003      	str	r0, [sp, #12]
    1e82:	4608      	mov	r0, r1
    1e84:	f242 4180 	movw	r1, #9344	; 0x2480
    1e88:	f2c0 0101 	movt	r1, #1
    1e8c:	f005 ff44 	bl	7d18 <sscanf>
    1e90:	4603      	mov	r3, r0
    1e92:	2b06      	cmp	r3, #6
    1e94:	d007      	beq.n	1ea6 <main+0x112>
				bzero(buff, BUFFER_SIZE);
    1e96:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1e9a:	4618      	mov	r0, r3
    1e9c:	f44f 7180 	mov.w	r1, #256	; 0x100
    1ea0:	f005 fe58 	bl	7b54 <bzero>
				continue;
    1ea4:	e12e      	b.n	2104 <MAIN_STACK_SIZE+0x104>
			}
			offset = 0;
    1ea6:	f04f 0300 	mov.w	r3, #0
    1eaa:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c

			if (start && !startDown) {
    1eae:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1eb2:	681b      	ldr	r3, [r3, #0]
    1eb4:	2b00      	cmp	r3, #0
    1eb6:	d00f      	beq.n	1ed8 <main+0x144>
    1eb8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	d10b      	bne.n	1ed8 <main+0x144>
				mode = !mode;
    1ec0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
    1ec4:	2b00      	cmp	r3, #0
    1ec6:	bf14      	ite	ne
    1ec8:	2300      	movne	r3, #0
    1eca:	2301      	moveq	r3, #1
    1ecc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
				startDown = 1;
    1ed0:	f04f 0301 	mov.w	r3, #1
    1ed4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
			}
			if (!start && startDown)
    1ed8:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1edc:	681b      	ldr	r3, [r3, #0]
    1ede:	2b00      	cmp	r3, #0
    1ee0:	d107      	bne.n	1ef2 <main+0x15e>
    1ee2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1ee6:	2b00      	cmp	r3, #0
    1ee8:	d003      	beq.n	1ef2 <main+0x15e>
				startDown = 0;
    1eea:	f04f 0300 	mov.w	r3, #0
    1eee:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

			joyx = joyx * .65;
    1ef2:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1ef6:	681b      	ldr	r3, [r3, #0]
    1ef8:	4618      	mov	r0, r3
    1efa:	f005 fb8b 	bl	7614 <__aeabi_i2d>
    1efe:	4602      	mov	r2, r0
    1f00:	460b      	mov	r3, r1
    1f02:	4610      	mov	r0, r2
    1f04:	4619      	mov	r1, r3
    1f06:	a380      	add	r3, pc, #512	; (adr r3, 2108 <MAIN_STACK_SIZE+0x108>)
    1f08:	e9d3 2300 	ldrd	r2, r3, [r3]
    1f0c:	f005 fbe8 	bl	76e0 <__aeabi_dmul>
    1f10:	4602      	mov	r2, r0
    1f12:	460b      	mov	r3, r1
    1f14:	4610      	mov	r0, r2
    1f16:	4619      	mov	r1, r3
    1f18:	f005 fdf4 	bl	7b04 <__aeabi_d2iz>
    1f1c:	4602      	mov	r2, r0
    1f1e:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f22:	601a      	str	r2, [r3, #0]
			joyy = joyy * .65;
    1f24:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1f28:	681b      	ldr	r3, [r3, #0]
    1f2a:	4618      	mov	r0, r3
    1f2c:	f005 fb72 	bl	7614 <__aeabi_i2d>
    1f30:	4602      	mov	r2, r0
    1f32:	460b      	mov	r3, r1
    1f34:	4610      	mov	r0, r2
    1f36:	4619      	mov	r1, r3
    1f38:	a373      	add	r3, pc, #460	; (adr r3, 2108 <MAIN_STACK_SIZE+0x108>)
    1f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1f3e:	f005 fbcf 	bl	76e0 <__aeabi_dmul>
    1f42:	4602      	mov	r2, r0
    1f44:	460b      	mov	r3, r1
    1f46:	4610      	mov	r0, r2
    1f48:	4619      	mov	r1, r3
    1f4a:	f005 fddb 	bl	7b04 <__aeabi_d2iz>
    1f4e:	4602      	mov	r2, r0
    1f50:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1f54:	601a      	str	r2, [r3, #0]

			if (joyx < 0)
    1f56:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f5a:	681b      	ldr	r3, [r3, #0]
    1f5c:	2b00      	cmp	r3, #0
    1f5e:	da08      	bge.n	1f72 <main+0x1de>
				joyx -= 150;
    1f60:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f64:	681b      	ldr	r3, [r3, #0]
    1f66:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
    1f6a:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f6e:	601a      	str	r2, [r3, #0]
    1f70:	e00c      	b.n	1f8c <main+0x1f8>
			else if (joyx > 0)
    1f72:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f76:	681b      	ldr	r3, [r3, #0]
    1f78:	2b00      	cmp	r3, #0
    1f7a:	dd07      	ble.n	1f8c <main+0x1f8>
				joyx += 150;
    1f7c:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f80:	681b      	ldr	r3, [r3, #0]
    1f82:	f103 0296 	add.w	r2, r3, #150	; 0x96
    1f86:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1f8a:	601a      	str	r2, [r3, #0]
			if (joyy < 0)
    1f8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1f90:	681b      	ldr	r3, [r3, #0]
    1f92:	2b00      	cmp	r3, #0
    1f94:	da08      	bge.n	1fa8 <main+0x214>
				joyy -= 150;
    1f96:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1f9a:	681b      	ldr	r3, [r3, #0]
    1f9c:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
    1fa0:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1fa4:	601a      	str	r2, [r3, #0]
    1fa6:	e00c      	b.n	1fc2 <main+0x22e>
			else if (joyy > 0)
    1fa8:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1fac:	681b      	ldr	r3, [r3, #0]
    1fae:	2b00      	cmp	r3, #0
    1fb0:	dd07      	ble.n	1fc2 <main+0x22e>
				joyy += 150;
    1fb2:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1fb6:	681b      	ldr	r3, [r3, #0]
    1fb8:	f103 0296 	add.w	r2, r3, #150	; 0x96
    1fbc:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1fc0:	601a      	str	r2, [r3, #0]

			printf("JoyX: %3d, JoyY: %3d, CX: %3d, CY: %3d, Fire: %d, Start: %d\n\r", joyx, joyy, cx, cy, fire, start);
    1fc2:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1fc6:	6819      	ldr	r1, [r3, #0]
    1fc8:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1fcc:	681a      	ldr	r2, [r3, #0]
    1fce:	f107 0370 	add.w	r3, r7, #112	; 0x70
    1fd2:	681b      	ldr	r3, [r3, #0]
    1fd4:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    1fd8:	f8d0 e000 	ldr.w	lr, [r0]
    1fdc:	f107 0064 	add.w	r0, r7, #100	; 0x64
    1fe0:	f8d0 c000 	ldr.w	ip, [r0]
    1fe4:	f107 0068 	add.w	r0, r7, #104	; 0x68
    1fe8:	6800      	ldr	r0, [r0, #0]
    1fea:	f8cd e000 	str.w	lr, [sp]
    1fee:	f8cd c004 	str.w	ip, [sp, #4]
    1ff2:	9002      	str	r0, [sp, #8]
    1ff4:	f242 4094 	movw	r0, #9364	; 0x2494
    1ff8:	f2c0 0001 	movt	r0, #1
    1ffc:	f005 fde2 	bl	7bc4 <printf>

			wheel1(joyy);
    2000:	f107 0374 	add.w	r3, r7, #116	; 0x74
    2004:	681b      	ldr	r3, [r3, #0]
    2006:	4618      	mov	r0, r3
    2008:	f7ff fc7c 	bl	1904 <wheel1>
			wheel2(joyx);
    200c:	f107 0378 	add.w	r3, r7, #120	; 0x78
    2010:	681b      	ldr	r3, [r3, #0]
    2012:	4618      	mov	r0, r3
    2014:	f7ff fcce 	bl	19b4 <wheel2>
			wheel3(joyy);
    2018:	f107 0374 	add.w	r3, r7, #116	; 0x74
    201c:	681b      	ldr	r3, [r3, #0]
    201e:	4618      	mov	r0, r3
    2020:	f7ff fd20 	bl	1a64 <wheel3>
			wheel4(joyx);
    2024:	f107 0378 	add.w	r3, r7, #120	; 0x78
    2028:	681b      	ldr	r3, [r3, #0]
    202a:	4618      	mov	r0, r3
    202c:	f7ff fd72 	bl	1b14 <wheel4>

			moveTurret(cy);
    2030:	f107 036c 	add.w	r3, r7, #108	; 0x6c
    2034:	681b      	ldr	r3, [r3, #0]
    2036:	4618      	mov	r0, r3
    2038:	f7ff fe6e 	bl	1d18 <moveTurret>

			if (fire && !firing) {
    203c:	f107 0364 	add.w	r3, r7, #100	; 0x64
    2040:	681b      	ldr	r3, [r3, #0]
    2042:	2b00      	cmp	r3, #0
    2044:	d008      	beq.n	2058 <MAIN_STACK_SIZE+0x58>
    2046:	f240 6324 	movw	r3, #1572	; 0x624
    204a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    204e:	681b      	ldr	r3, [r3, #0]
    2050:	2b00      	cmp	r3, #0
    2052:	d101      	bne.n	2058 <MAIN_STACK_SIZE+0x58>
				start_gun();
    2054:	f7ff fc0c 	bl	1870 <start_gun>
			}

			if (firing && fire_counter <= FIRE_TIME)
    2058:	f240 6324 	movw	r3, #1572	; 0x624
    205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2060:	681b      	ldr	r3, [r3, #0]
    2062:	2b00      	cmp	r3, #0
    2064:	d016      	beq.n	2094 <MAIN_STACK_SIZE+0x94>
    2066:	f240 632c 	movw	r3, #1580	; 0x62c
    206a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206e:	681a      	ldr	r2, [r3, #0]
    2070:	f248 63a0 	movw	r3, #34464	; 0x86a0
    2074:	f2c0 0301 	movt	r3, #1
    2078:	429a      	cmp	r2, r3
    207a:	dc0b      	bgt.n	2094 <MAIN_STACK_SIZE+0x94>
				fire_counter++;
    207c:	f240 632c 	movw	r3, #1580	; 0x62c
    2080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2084:	681b      	ldr	r3, [r3, #0]
    2086:	f103 0201 	add.w	r2, r3, #1
    208a:	f240 632c 	movw	r3, #1580	; 0x62c
    208e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2092:	601a      	str	r2, [r3, #0]
			if (!fire && firing && fire_counter >= FIRE_TIME)
    2094:	f107 0364 	add.w	r3, r7, #100	; 0x64
    2098:	681b      	ldr	r3, [r3, #0]
    209a:	2b00      	cmp	r3, #0
    209c:	d113      	bne.n	20c6 <MAIN_STACK_SIZE+0xc6>
    209e:	f240 6324 	movw	r3, #1572	; 0x624
    20a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20a6:	681b      	ldr	r3, [r3, #0]
    20a8:	2b00      	cmp	r3, #0
    20aa:	d00c      	beq.n	20c6 <MAIN_STACK_SIZE+0xc6>
    20ac:	f240 632c 	movw	r3, #1580	; 0x62c
    20b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b4:	681a      	ldr	r2, [r3, #0]
    20b6:	f248 639f 	movw	r3, #34463	; 0x869f
    20ba:	f2c0 0301 	movt	r3, #1
    20be:	429a      	cmp	r2, r3
    20c0:	dd01      	ble.n	20c6 <MAIN_STACK_SIZE+0xc6>
				stop_gun();
    20c2:	f7ff fbed 	bl	18a0 <stop_gun>

		}
		else continue;
		txSize = sprintf(tx, "%d %d", mode, get_range()) + 1;
    20c6:	f7ff fdb7 	bl	1c38 <get_range>
    20ca:	4603      	mov	r3, r0
    20cc:	463a      	mov	r2, r7
    20ce:	4610      	mov	r0, r2
    20d0:	f242 41d4 	movw	r1, #9428	; 0x24d4
    20d4:	f2c0 0101 	movt	r1, #1
    20d8:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
    20dc:	f005 fda4 	bl	7c28 <sprintf>
    20e0:	4603      	mov	r3, r0
    20e2:	f103 0301 	add.w	r3, r3, #1
    20e6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
		UART_send(&g_uart, tx, txSize);
    20ea:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    20ee:	463a      	mov	r2, r7
    20f0:	f240 6014 	movw	r0, #1556	; 0x614
    20f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20f8:	4611      	mov	r1, r2
    20fa:	461a      	mov	r2, r3
    20fc:	f004 fa02 	bl	6504 <UART_send>
	}
    2100:	e685      	b.n	1e0e <main+0x7a>
				fire_counter++;
			if (!fire && firing && fire_counter >= FIRE_TIME)
				stop_gun();

		}
		else continue;
    2102:	bf00      	nop
		txSize = sprintf(tx, "%d %d", mode, get_range()) + 1;
		UART_send(&g_uart, tx, txSize);
	}
    2104:	e683      	b.n	1e0e <main+0x7a>
    2106:	bf00      	nop
    2108:	cccccccd 	.word	0xcccccccd
    210c:	3fe4cccc 	.word	0x3fe4cccc

00002110 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    2110:	b480      	push	{r7}
    2112:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    2114:	be00      	bkpt	0x0000
}
    2116:	46bd      	mov	sp, r7
    2118:	bc80      	pop	{r7}
    211a:	4770      	bx	lr

0000211c <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    211c:	b480      	push	{r7}
    211e:	b083      	sub	sp, #12
    2120:	af00      	add	r7, sp, #0
    2122:	6078      	str	r0, [r7, #4]
    2124:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    2126:	be00      	bkpt	0x0000
}
    2128:	f107 070c 	add.w	r7, r7, #12
    212c:	46bd      	mov	sp, r7
    212e:	bc80      	pop	{r7}
    2130:	4770      	bx	lr
    2132:	bf00      	nop

00002134 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    2134:	b480      	push	{r7}
    2136:	b083      	sub	sp, #12
    2138:	af00      	add	r7, sp, #0
    213a:	6078      	str	r0, [r7, #4]
    213c:	460b      	mov	r3, r1
    213e:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    2140:	be00      	bkpt	0x0000
}
    2142:	f107 070c 	add.w	r7, r7, #12
    2146:	46bd      	mov	sp, r7
    2148:	bc80      	pop	{r7}
    214a:	4770      	bx	lr

0000214c <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    214c:	b480      	push	{r7}
    214e:	b083      	sub	sp, #12
    2150:	af00      	add	r7, sp, #0
    2152:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    2154:	be00      	bkpt	0x0000
}
    2156:	f107 070c 	add.w	r7, r7, #12
    215a:	46bd      	mov	sp, r7
    215c:	bc80      	pop	{r7}
    215e:	4770      	bx	lr

00002160 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    2160:	b480      	push	{r7}
    2162:	b083      	sub	sp, #12
    2164:	af00      	add	r7, sp, #0
    2166:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    2168:	be00      	bkpt	0x0000
}
    216a:	f107 070c 	add.w	r7, r7, #12
    216e:	46bd      	mov	sp, r7
    2170:	bc80      	pop	{r7}
    2172:	4770      	bx	lr

00002174 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    2174:	b480      	push	{r7}
    2176:	b083      	sub	sp, #12
    2178:	af00      	add	r7, sp, #0
    217a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    217c:	be00      	bkpt	0x0000
}
    217e:	f107 070c 	add.w	r7, r7, #12
    2182:	46bd      	mov	sp, r7
    2184:	bc80      	pop	{r7}
    2186:	4770      	bx	lr

00002188 <HAL_disable_interrupts>:
    2188:	f3ef 8010 	mrs	r0, PRIMASK
    218c:	b672      	cpsid	i
    218e:	4770      	bx	lr

00002190 <HAL_restore_interrupts>:
    2190:	f380 8810 	msr	PRIMASK, r0
    2194:	4770      	bx	lr
	...

00002198 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    2198:	b480      	push	{r7}
    219a:	b087      	sub	sp, #28
    219c:	af00      	add	r7, sp, #0
    219e:	6078      	str	r0, [r7, #4]
    21a0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    21a2:	687b      	ldr	r3, [r7, #4]
    21a4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    21a6:	683b      	ldr	r3, [r7, #0]
    21a8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    21aa:	697b      	ldr	r3, [r7, #20]
    21ac:	781b      	ldrb	r3, [r3, #0]
    21ae:	b2db      	uxtb	r3, r3
    21b0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    21b2:	693b      	ldr	r3, [r7, #16]
    21b4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    21b6:	68bb      	ldr	r3, [r7, #8]
    21b8:	f103 0301 	add.w	r3, r3, #1
    21bc:	60bb      	str	r3, [r7, #8]
    }
    21be:	e7f0      	b.n	21a2 <HAL_assert_fail+0xa>

000021c0 <HW_set_32bit_reg>:
    21c0:	6001      	str	r1, [r0, #0]
    21c2:	4770      	bx	lr

000021c4 <HW_get_32bit_reg>:
    21c4:	6800      	ldr	r0, [r0, #0]
    21c6:	4770      	bx	lr

000021c8 <HW_set_32bit_reg_field>:
    21c8:	b50e      	push	{r1, r2, r3, lr}
    21ca:	fa03 f301 	lsl.w	r3, r3, r1
    21ce:	ea03 0302 	and.w	r3, r3, r2
    21d2:	6801      	ldr	r1, [r0, #0]
    21d4:	ea6f 0202 	mvn.w	r2, r2
    21d8:	ea01 0102 	and.w	r1, r1, r2
    21dc:	ea41 0103 	orr.w	r1, r1, r3
    21e0:	6001      	str	r1, [r0, #0]
    21e2:	bd0e      	pop	{r1, r2, r3, pc}

000021e4 <HW_get_32bit_reg_field>:
    21e4:	6800      	ldr	r0, [r0, #0]
    21e6:	ea00 0002 	and.w	r0, r0, r2
    21ea:	fa20 f001 	lsr.w	r0, r0, r1
    21ee:	4770      	bx	lr

000021f0 <HW_set_16bit_reg>:
    21f0:	8001      	strh	r1, [r0, #0]
    21f2:	4770      	bx	lr

000021f4 <HW_get_16bit_reg>:
    21f4:	8800      	ldrh	r0, [r0, #0]
    21f6:	4770      	bx	lr

000021f8 <HW_set_16bit_reg_field>:
    21f8:	b50e      	push	{r1, r2, r3, lr}
    21fa:	fa03 f301 	lsl.w	r3, r3, r1
    21fe:	ea03 0302 	and.w	r3, r3, r2
    2202:	8801      	ldrh	r1, [r0, #0]
    2204:	ea6f 0202 	mvn.w	r2, r2
    2208:	ea01 0102 	and.w	r1, r1, r2
    220c:	ea41 0103 	orr.w	r1, r1, r3
    2210:	8001      	strh	r1, [r0, #0]
    2212:	bd0e      	pop	{r1, r2, r3, pc}

00002214 <HW_get_16bit_reg_field>:
    2214:	8800      	ldrh	r0, [r0, #0]
    2216:	ea00 0002 	and.w	r0, r0, r2
    221a:	fa20 f001 	lsr.w	r0, r0, r1
    221e:	4770      	bx	lr

00002220 <HW_set_8bit_reg>:
    2220:	7001      	strb	r1, [r0, #0]
    2222:	4770      	bx	lr

00002224 <HW_get_8bit_reg>:
    2224:	7800      	ldrb	r0, [r0, #0]
    2226:	4770      	bx	lr

00002228 <HW_set_8bit_reg_field>:
    2228:	b50e      	push	{r1, r2, r3, lr}
    222a:	fa03 f301 	lsl.w	r3, r3, r1
    222e:	ea03 0302 	and.w	r3, r3, r2
    2232:	7801      	ldrb	r1, [r0, #0]
    2234:	ea6f 0202 	mvn.w	r2, r2
    2238:	ea01 0102 	and.w	r1, r1, r2
    223c:	ea41 0103 	orr.w	r1, r1, r3
    2240:	7001      	strb	r1, [r0, #0]
    2242:	bd0e      	pop	{r1, r2, r3, pc}

00002244 <HW_get_8bit_reg_field>:
    2244:	7800      	ldrb	r0, [r0, #0]
    2246:	ea00 0002 	and.w	r0, r0, r2
    224a:	fa20 f001 	lsr.w	r0, r0, r1
    224e:	4770      	bx	lr

00002250 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2250:	b480      	push	{r7}
    2252:	b083      	sub	sp, #12
    2254:	af00      	add	r7, sp, #0
    2256:	4603      	mov	r3, r0
    2258:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    225a:	f24e 1300 	movw	r3, #57600	; 0xe100
    225e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2262:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2266:	ea4f 1252 	mov.w	r2, r2, lsr #5
    226a:	88f9      	ldrh	r1, [r7, #6]
    226c:	f001 011f 	and.w	r1, r1, #31
    2270:	f04f 0001 	mov.w	r0, #1
    2274:	fa00 f101 	lsl.w	r1, r0, r1
    2278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    227c:	f107 070c 	add.w	r7, r7, #12
    2280:	46bd      	mov	sp, r7
    2282:	bc80      	pop	{r7}
    2284:	4770      	bx	lr
    2286:	bf00      	nop

00002288 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2288:	b480      	push	{r7}
    228a:	b083      	sub	sp, #12
    228c:	af00      	add	r7, sp, #0
    228e:	4603      	mov	r3, r0
    2290:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2292:	f24e 1300 	movw	r3, #57600	; 0xe100
    2296:	f2ce 0300 	movt	r3, #57344	; 0xe000
    229a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    229e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    22a2:	88f9      	ldrh	r1, [r7, #6]
    22a4:	f001 011f 	and.w	r1, r1, #31
    22a8:	f04f 0001 	mov.w	r0, #1
    22ac:	fa00 f101 	lsl.w	r1, r0, r1
    22b0:	f102 0220 	add.w	r2, r2, #32
    22b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    22b8:	f107 070c 	add.w	r7, r7, #12
    22bc:	46bd      	mov	sp, r7
    22be:	bc80      	pop	{r7}
    22c0:	4770      	bx	lr
    22c2:	bf00      	nop

000022c4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    22c4:	b480      	push	{r7}
    22c6:	b083      	sub	sp, #12
    22c8:	af00      	add	r7, sp, #0
    22ca:	4603      	mov	r3, r0
    22cc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    22ce:	f24e 1300 	movw	r3, #57600	; 0xe100
    22d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    22d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    22da:	ea4f 1252 	mov.w	r2, r2, lsr #5
    22de:	88f9      	ldrh	r1, [r7, #6]
    22e0:	f001 011f 	and.w	r1, r1, #31
    22e4:	f04f 0001 	mov.w	r0, #1
    22e8:	fa00 f101 	lsl.w	r1, r0, r1
    22ec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    22f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    22f4:	f107 070c 	add.w	r7, r7, #12
    22f8:	46bd      	mov	sp, r7
    22fa:	bc80      	pop	{r7}
    22fc:	4770      	bx	lr
    22fe:	bf00      	nop

00002300 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    2300:	b580      	push	{r7, lr}
    2302:	b088      	sub	sp, #32
    2304:	af00      	add	r7, sp, #0
    2306:	60f8      	str	r0, [r7, #12]
    2308:	60b9      	str	r1, [r7, #8]
    230a:	4613      	mov	r3, r2
    230c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    230e:	f04f 0301 	mov.w	r3, #1
    2312:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    2314:	f04f 0300 	mov.w	r3, #0
    2318:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    231a:	68fa      	ldr	r2, [r7, #12]
    231c:	f240 6358 	movw	r3, #1624	; 0x658
    2320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2324:	429a      	cmp	r2, r3
    2326:	d007      	beq.n	2338 <MSS_UART_init+0x38>
    2328:	68fa      	ldr	r2, [r7, #12]
    232a:	f240 6330 	movw	r3, #1584	; 0x630
    232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2332:	429a      	cmp	r2, r3
    2334:	d000      	beq.n	2338 <MSS_UART_init+0x38>
    2336:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2338:	68bb      	ldr	r3, [r7, #8]
    233a:	2b00      	cmp	r3, #0
    233c:	d100      	bne.n	2340 <MSS_UART_init+0x40>
    233e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    2340:	f004 fd9a 	bl	6e78 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    2344:	68fa      	ldr	r2, [r7, #12]
    2346:	f240 6358 	movw	r3, #1624	; 0x658
    234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    234e:	429a      	cmp	r2, r3
    2350:	d12e      	bne.n	23b0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    2352:	68fb      	ldr	r3, [r7, #12]
    2354:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2358:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    235a:	68fb      	ldr	r3, [r7, #12]
    235c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    2360:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    2362:	68fb      	ldr	r3, [r7, #12]
    2364:	f04f 020a 	mov.w	r2, #10
    2368:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    236a:	f240 0358 	movw	r3, #88	; 0x58
    236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2372:	681b      	ldr	r3, [r3, #0]
    2374:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    2376:	f242 0300 	movw	r3, #8192	; 0x2000
    237a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    237e:	f242 0200 	movw	r2, #8192	; 0x2000
    2382:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2386:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2388:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    238c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    238e:	f04f 000a 	mov.w	r0, #10
    2392:	f7ff ff97 	bl	22c4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    2396:	f242 0300 	movw	r3, #8192	; 0x2000
    239a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    239e:	f242 0200 	movw	r2, #8192	; 0x2000
    23a2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    23a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    23a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    23ac:	631a      	str	r2, [r3, #48]	; 0x30
    23ae:	e031      	b.n	2414 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    23b0:	68fa      	ldr	r2, [r7, #12]
    23b2:	f240 0300 	movw	r3, #0
    23b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    23ba:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    23bc:	68fa      	ldr	r2, [r7, #12]
    23be:	f240 0300 	movw	r3, #0
    23c2:	f2c4 2320 	movt	r3, #16928	; 0x4220
    23c6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    23c8:	68fb      	ldr	r3, [r7, #12]
    23ca:	f04f 020b 	mov.w	r2, #11
    23ce:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    23d0:	f240 035c 	movw	r3, #92	; 0x5c
    23d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d8:	681b      	ldr	r3, [r3, #0]
    23da:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    23dc:	f242 0300 	movw	r3, #8192	; 0x2000
    23e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    23e4:	f242 0200 	movw	r2, #8192	; 0x2000
    23e8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    23ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
    23ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    23f2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    23f4:	f04f 000b 	mov.w	r0, #11
    23f8:	f7ff ff64 	bl	22c4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    23fc:	f242 0300 	movw	r3, #8192	; 0x2000
    2400:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2404:	f242 0200 	movw	r2, #8192	; 0x2000
    2408:	f2ce 0204 	movt	r2, #57348	; 0xe004
    240c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    240e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    2412:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2414:	68fb      	ldr	r3, [r7, #12]
    2416:	681b      	ldr	r3, [r3, #0]
    2418:	f04f 0200 	mov.w	r2, #0
    241c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    241e:	68bb      	ldr	r3, [r7, #8]
    2420:	2b00      	cmp	r3, #0
    2422:	d021      	beq.n	2468 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2424:	69ba      	ldr	r2, [r7, #24]
    2426:	68bb      	ldr	r3, [r7, #8]
    2428:	fbb2 f3f3 	udiv	r3, r2, r3
    242c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    242e:	69fb      	ldr	r3, [r7, #28]
    2430:	f003 0308 	and.w	r3, r3, #8
    2434:	2b00      	cmp	r3, #0
    2436:	d006      	beq.n	2446 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2438:	69fb      	ldr	r3, [r7, #28]
    243a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    243e:	f103 0301 	add.w	r3, r3, #1
    2442:	61fb      	str	r3, [r7, #28]
    2444:	e003      	b.n	244e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    2446:	69fb      	ldr	r3, [r7, #28]
    2448:	ea4f 1313 	mov.w	r3, r3, lsr #4
    244c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    244e:	69fa      	ldr	r2, [r7, #28]
    2450:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2454:	429a      	cmp	r2, r3
    2456:	d900      	bls.n	245a <MSS_UART_init+0x15a>
    2458:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    245a:	69fa      	ldr	r2, [r7, #28]
    245c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2460:	429a      	cmp	r2, r3
    2462:	d801      	bhi.n	2468 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    2464:	69fb      	ldr	r3, [r7, #28]
    2466:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2468:	68fb      	ldr	r3, [r7, #12]
    246a:	685b      	ldr	r3, [r3, #4]
    246c:	f04f 0201 	mov.w	r2, #1
    2470:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    2474:	68fb      	ldr	r3, [r7, #12]
    2476:	681b      	ldr	r3, [r3, #0]
    2478:	8afa      	ldrh	r2, [r7, #22]
    247a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    247e:	b292      	uxth	r2, r2
    2480:	b2d2      	uxtb	r2, r2
    2482:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    2484:	68fb      	ldr	r3, [r7, #12]
    2486:	681b      	ldr	r3, [r3, #0]
    2488:	8afa      	ldrh	r2, [r7, #22]
    248a:	b2d2      	uxtb	r2, r2
    248c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    248e:	68fb      	ldr	r3, [r7, #12]
    2490:	685b      	ldr	r3, [r3, #4]
    2492:	f04f 0200 	mov.w	r2, #0
    2496:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    249a:	68fb      	ldr	r3, [r7, #12]
    249c:	681b      	ldr	r3, [r3, #0]
    249e:	79fa      	ldrb	r2, [r7, #7]
    24a0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    24a2:	68fb      	ldr	r3, [r7, #12]
    24a4:	681b      	ldr	r3, [r3, #0]
    24a6:	f04f 020e 	mov.w	r2, #14
    24aa:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    24ac:	68fb      	ldr	r3, [r7, #12]
    24ae:	685b      	ldr	r3, [r3, #4]
    24b0:	f04f 0200 	mov.w	r2, #0
    24b4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    24b8:	68fb      	ldr	r3, [r7, #12]
    24ba:	f04f 0200 	mov.w	r2, #0
    24be:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    24c0:	68fb      	ldr	r3, [r7, #12]
    24c2:	f04f 0200 	mov.w	r2, #0
    24c6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    24c8:	68fb      	ldr	r3, [r7, #12]
    24ca:	f04f 0200 	mov.w	r2, #0
    24ce:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    24d0:	68fb      	ldr	r3, [r7, #12]
    24d2:	f04f 0200 	mov.w	r2, #0
    24d6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    24d8:	68fa      	ldr	r2, [r7, #12]
    24da:	f642 23f5 	movw	r3, #10997	; 0x2af5
    24de:	f2c0 0300 	movt	r3, #0
    24e2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    24e4:	68fb      	ldr	r3, [r7, #12]
    24e6:	f04f 0200 	mov.w	r2, #0
    24ea:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    24ec:	68fb      	ldr	r3, [r7, #12]
    24ee:	f04f 0200 	mov.w	r2, #0
    24f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    24f4:	68fb      	ldr	r3, [r7, #12]
    24f6:	f04f 0200 	mov.w	r2, #0
    24fa:	729a      	strb	r2, [r3, #10]
}
    24fc:	f107 0720 	add.w	r7, r7, #32
    2500:	46bd      	mov	sp, r7
    2502:	bd80      	pop	{r7, pc}

00002504 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2504:	b480      	push	{r7}
    2506:	b089      	sub	sp, #36	; 0x24
    2508:	af00      	add	r7, sp, #0
    250a:	60f8      	str	r0, [r7, #12]
    250c:	60b9      	str	r1, [r7, #8]
    250e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    2510:	f04f 0300 	mov.w	r3, #0
    2514:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2516:	68fa      	ldr	r2, [r7, #12]
    2518:	f240 6358 	movw	r3, #1624	; 0x658
    251c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2520:	429a      	cmp	r2, r3
    2522:	d007      	beq.n	2534 <MSS_UART_polled_tx+0x30>
    2524:	68fa      	ldr	r2, [r7, #12]
    2526:	f240 6330 	movw	r3, #1584	; 0x630
    252a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    252e:	429a      	cmp	r2, r3
    2530:	d000      	beq.n	2534 <MSS_UART_polled_tx+0x30>
    2532:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    2534:	68bb      	ldr	r3, [r7, #8]
    2536:	2b00      	cmp	r3, #0
    2538:	d100      	bne.n	253c <MSS_UART_polled_tx+0x38>
    253a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    253c:	687b      	ldr	r3, [r7, #4]
    253e:	2b00      	cmp	r3, #0
    2540:	d100      	bne.n	2544 <MSS_UART_polled_tx+0x40>
    2542:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2544:	68fa      	ldr	r2, [r7, #12]
    2546:	f240 6358 	movw	r3, #1624	; 0x658
    254a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    254e:	429a      	cmp	r2, r3
    2550:	d006      	beq.n	2560 <MSS_UART_polled_tx+0x5c>
    2552:	68fa      	ldr	r2, [r7, #12]
    2554:	f240 6330 	movw	r3, #1584	; 0x630
    2558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    255c:	429a      	cmp	r2, r3
    255e:	d13d      	bne.n	25dc <MSS_UART_polled_tx+0xd8>
    2560:	68bb      	ldr	r3, [r7, #8]
    2562:	2b00      	cmp	r3, #0
    2564:	d03a      	beq.n	25dc <MSS_UART_polled_tx+0xd8>
    2566:	687b      	ldr	r3, [r7, #4]
    2568:	2b00      	cmp	r3, #0
    256a:	d037      	beq.n	25dc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    256c:	68fb      	ldr	r3, [r7, #12]
    256e:	681b      	ldr	r3, [r3, #0]
    2570:	7d1b      	ldrb	r3, [r3, #20]
    2572:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    2574:	68fb      	ldr	r3, [r7, #12]
    2576:	7a9a      	ldrb	r2, [r3, #10]
    2578:	7efb      	ldrb	r3, [r7, #27]
    257a:	ea42 0303 	orr.w	r3, r2, r3
    257e:	b2da      	uxtb	r2, r3
    2580:	68fb      	ldr	r3, [r7, #12]
    2582:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    2584:	7efb      	ldrb	r3, [r7, #27]
    2586:	f003 0320 	and.w	r3, r3, #32
    258a:	2b00      	cmp	r3, #0
    258c:	d023      	beq.n	25d6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    258e:	f04f 0310 	mov.w	r3, #16
    2592:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    2594:	687b      	ldr	r3, [r7, #4]
    2596:	2b0f      	cmp	r3, #15
    2598:	d801      	bhi.n	259e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    259a:	687b      	ldr	r3, [r7, #4]
    259c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    259e:	f04f 0300 	mov.w	r3, #0
    25a2:	617b      	str	r3, [r7, #20]
    25a4:	e00e      	b.n	25c4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    25a6:	68fb      	ldr	r3, [r7, #12]
    25a8:	681b      	ldr	r3, [r3, #0]
    25aa:	68b9      	ldr	r1, [r7, #8]
    25ac:	693a      	ldr	r2, [r7, #16]
    25ae:	440a      	add	r2, r1
    25b0:	7812      	ldrb	r2, [r2, #0]
    25b2:	701a      	strb	r2, [r3, #0]
    25b4:	693b      	ldr	r3, [r7, #16]
    25b6:	f103 0301 	add.w	r3, r3, #1
    25ba:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    25bc:	697b      	ldr	r3, [r7, #20]
    25be:	f103 0301 	add.w	r3, r3, #1
    25c2:	617b      	str	r3, [r7, #20]
    25c4:	697a      	ldr	r2, [r7, #20]
    25c6:	69fb      	ldr	r3, [r7, #28]
    25c8:	429a      	cmp	r2, r3
    25ca:	d3ec      	bcc.n	25a6 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    25cc:	687a      	ldr	r2, [r7, #4]
    25ce:	697b      	ldr	r3, [r7, #20]
    25d0:	ebc3 0302 	rsb	r3, r3, r2
    25d4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    25d6:	687b      	ldr	r3, [r7, #4]
    25d8:	2b00      	cmp	r3, #0
    25da:	d1c7      	bne.n	256c <MSS_UART_polled_tx+0x68>
    }
}
    25dc:	f107 0724 	add.w	r7, r7, #36	; 0x24
    25e0:	46bd      	mov	sp, r7
    25e2:	bc80      	pop	{r7}
    25e4:	4770      	bx	lr
    25e6:	bf00      	nop

000025e8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    25e8:	b480      	push	{r7}
    25ea:	b087      	sub	sp, #28
    25ec:	af00      	add	r7, sp, #0
    25ee:	6078      	str	r0, [r7, #4]
    25f0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    25f2:	f04f 0300 	mov.w	r3, #0
    25f6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    25f8:	687a      	ldr	r2, [r7, #4]
    25fa:	f240 6358 	movw	r3, #1624	; 0x658
    25fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2602:	429a      	cmp	r2, r3
    2604:	d007      	beq.n	2616 <MSS_UART_polled_tx_string+0x2e>
    2606:	687a      	ldr	r2, [r7, #4]
    2608:	f240 6330 	movw	r3, #1584	; 0x630
    260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2610:	429a      	cmp	r2, r3
    2612:	d000      	beq.n	2616 <MSS_UART_polled_tx_string+0x2e>
    2614:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    2616:	683b      	ldr	r3, [r7, #0]
    2618:	2b00      	cmp	r3, #0
    261a:	d100      	bne.n	261e <MSS_UART_polled_tx_string+0x36>
    261c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    261e:	687a      	ldr	r2, [r7, #4]
    2620:	f240 6358 	movw	r3, #1624	; 0x658
    2624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2628:	429a      	cmp	r2, r3
    262a:	d006      	beq.n	263a <MSS_UART_polled_tx_string+0x52>
    262c:	687a      	ldr	r2, [r7, #4]
    262e:	f240 6330 	movw	r3, #1584	; 0x630
    2632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2636:	429a      	cmp	r2, r3
    2638:	d138      	bne.n	26ac <MSS_UART_polled_tx_string+0xc4>
    263a:	683b      	ldr	r3, [r7, #0]
    263c:	2b00      	cmp	r3, #0
    263e:	d035      	beq.n	26ac <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2640:	683a      	ldr	r2, [r7, #0]
    2642:	68bb      	ldr	r3, [r7, #8]
    2644:	4413      	add	r3, r2
    2646:	781b      	ldrb	r3, [r3, #0]
    2648:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    264a:	e02c      	b.n	26a6 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    264c:	687b      	ldr	r3, [r7, #4]
    264e:	681b      	ldr	r3, [r3, #0]
    2650:	7d1b      	ldrb	r3, [r3, #20]
    2652:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	7a9a      	ldrb	r2, [r3, #10]
    2658:	7dfb      	ldrb	r3, [r7, #23]
    265a:	ea42 0303 	orr.w	r3, r2, r3
    265e:	b2da      	uxtb	r2, r3
    2660:	687b      	ldr	r3, [r7, #4]
    2662:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    2664:	7dfb      	ldrb	r3, [r7, #23]
    2666:	f003 0320 	and.w	r3, r3, #32
    266a:	2b00      	cmp	r3, #0
    266c:	d0ee      	beq.n	264c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    266e:	f04f 0300 	mov.w	r3, #0
    2672:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2674:	e011      	b.n	269a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    2676:	687b      	ldr	r3, [r7, #4]
    2678:	681b      	ldr	r3, [r3, #0]
    267a:	693a      	ldr	r2, [r7, #16]
    267c:	b2d2      	uxtb	r2, r2
    267e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2680:	68fb      	ldr	r3, [r7, #12]
    2682:	f103 0301 	add.w	r3, r3, #1
    2686:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2688:	68bb      	ldr	r3, [r7, #8]
    268a:	f103 0301 	add.w	r3, r3, #1
    268e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2690:	683a      	ldr	r2, [r7, #0]
    2692:	68bb      	ldr	r3, [r7, #8]
    2694:	4413      	add	r3, r2
    2696:	781b      	ldrb	r3, [r3, #0]
    2698:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    269a:	693b      	ldr	r3, [r7, #16]
    269c:	2b00      	cmp	r3, #0
    269e:	d002      	beq.n	26a6 <MSS_UART_polled_tx_string+0xbe>
    26a0:	68fb      	ldr	r3, [r7, #12]
    26a2:	2b0f      	cmp	r3, #15
    26a4:	d9e7      	bls.n	2676 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    26a6:	693b      	ldr	r3, [r7, #16]
    26a8:	2b00      	cmp	r3, #0
    26aa:	d1cf      	bne.n	264c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    26ac:	f107 071c 	add.w	r7, r7, #28
    26b0:	46bd      	mov	sp, r7
    26b2:	bc80      	pop	{r7}
    26b4:	4770      	bx	lr
    26b6:	bf00      	nop

000026b8 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    26b8:	b580      	push	{r7, lr}
    26ba:	b084      	sub	sp, #16
    26bc:	af00      	add	r7, sp, #0
    26be:	60f8      	str	r0, [r7, #12]
    26c0:	60b9      	str	r1, [r7, #8]
    26c2:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26c4:	68fa      	ldr	r2, [r7, #12]
    26c6:	f240 6358 	movw	r3, #1624	; 0x658
    26ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ce:	429a      	cmp	r2, r3
    26d0:	d007      	beq.n	26e2 <MSS_UART_irq_tx+0x2a>
    26d2:	68fa      	ldr	r2, [r7, #12]
    26d4:	f240 6330 	movw	r3, #1584	; 0x630
    26d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26dc:	429a      	cmp	r2, r3
    26de:	d000      	beq.n	26e2 <MSS_UART_irq_tx+0x2a>
    26e0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    26e2:	68bb      	ldr	r3, [r7, #8]
    26e4:	2b00      	cmp	r3, #0
    26e6:	d100      	bne.n	26ea <MSS_UART_irq_tx+0x32>
    26e8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	2b00      	cmp	r3, #0
    26ee:	d100      	bne.n	26f2 <MSS_UART_irq_tx+0x3a>
    26f0:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    26f2:	687b      	ldr	r3, [r7, #4]
    26f4:	2b00      	cmp	r3, #0
    26f6:	d032      	beq.n	275e <MSS_UART_irq_tx+0xa6>
    26f8:	68bb      	ldr	r3, [r7, #8]
    26fa:	2b00      	cmp	r3, #0
    26fc:	d02f      	beq.n	275e <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    26fe:	68fa      	ldr	r2, [r7, #12]
    2700:	f240 6358 	movw	r3, #1624	; 0x658
    2704:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2708:	429a      	cmp	r2, r3
    270a:	d006      	beq.n	271a <MSS_UART_irq_tx+0x62>
    270c:	68fa      	ldr	r2, [r7, #12]
    270e:	f240 6330 	movw	r3, #1584	; 0x630
    2712:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2716:	429a      	cmp	r2, r3
    2718:	d121      	bne.n	275e <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    271a:	68fb      	ldr	r3, [r7, #12]
    271c:	68ba      	ldr	r2, [r7, #8]
    271e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2720:	68fb      	ldr	r3, [r7, #12]
    2722:	687a      	ldr	r2, [r7, #4]
    2724:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    2726:	68fb      	ldr	r3, [r7, #12]
    2728:	f04f 0200 	mov.w	r2, #0
    272c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    272e:	68fb      	ldr	r3, [r7, #12]
    2730:	891b      	ldrh	r3, [r3, #8]
    2732:	b21b      	sxth	r3, r3
    2734:	4618      	mov	r0, r3
    2736:	f7ff fdc5 	bl	22c4 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    273a:	68fa      	ldr	r2, [r7, #12]
    273c:	f642 23f5 	movw	r3, #10997	; 0x2af5
    2740:	f2c0 0300 	movt	r3, #0
    2744:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    2746:	68fb      	ldr	r3, [r7, #12]
    2748:	685b      	ldr	r3, [r3, #4]
    274a:	f04f 0201 	mov.w	r2, #1
    274e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2752:	68fb      	ldr	r3, [r7, #12]
    2754:	891b      	ldrh	r3, [r3, #8]
    2756:	b21b      	sxth	r3, r3
    2758:	4618      	mov	r0, r3
    275a:	f7ff fd79 	bl	2250 <NVIC_EnableIRQ>
    }
}
    275e:	f107 0710 	add.w	r7, r7, #16
    2762:	46bd      	mov	sp, r7
    2764:	bd80      	pop	{r7, pc}
    2766:	bf00      	nop

00002768 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2768:	b480      	push	{r7}
    276a:	b085      	sub	sp, #20
    276c:	af00      	add	r7, sp, #0
    276e:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2770:	f04f 0300 	mov.w	r3, #0
    2774:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    2776:	f04f 0300 	mov.w	r3, #0
    277a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    277c:	687a      	ldr	r2, [r7, #4]
    277e:	f240 6358 	movw	r3, #1624	; 0x658
    2782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2786:	429a      	cmp	r2, r3
    2788:	d007      	beq.n	279a <MSS_UART_tx_complete+0x32>
    278a:	687a      	ldr	r2, [r7, #4]
    278c:	f240 6330 	movw	r3, #1584	; 0x630
    2790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2794:	429a      	cmp	r2, r3
    2796:	d000      	beq.n	279a <MSS_UART_tx_complete+0x32>
    2798:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    279a:	687a      	ldr	r2, [r7, #4]
    279c:	f240 6358 	movw	r3, #1624	; 0x658
    27a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27a4:	429a      	cmp	r2, r3
    27a6:	d006      	beq.n	27b6 <MSS_UART_tx_complete+0x4e>
    27a8:	687a      	ldr	r2, [r7, #4]
    27aa:	f240 6330 	movw	r3, #1584	; 0x630
    27ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27b2:	429a      	cmp	r2, r3
    27b4:	d117      	bne.n	27e6 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	681b      	ldr	r3, [r3, #0]
    27ba:	7d1b      	ldrb	r3, [r3, #20]
    27bc:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    27be:	687b      	ldr	r3, [r7, #4]
    27c0:	7a9a      	ldrb	r2, [r3, #10]
    27c2:	7bfb      	ldrb	r3, [r7, #15]
    27c4:	ea42 0303 	orr.w	r3, r2, r3
    27c8:	b2da      	uxtb	r2, r3
    27ca:	687b      	ldr	r3, [r7, #4]
    27cc:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    27ce:	687b      	ldr	r3, [r7, #4]
    27d0:	691b      	ldr	r3, [r3, #16]
    27d2:	2b00      	cmp	r3, #0
    27d4:	d107      	bne.n	27e6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    27d6:	7bfb      	ldrb	r3, [r7, #15]
    27d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    27dc:	2b00      	cmp	r3, #0
    27de:	d002      	beq.n	27e6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    27e0:	f04f 0301 	mov.w	r3, #1
    27e4:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    27e6:	7bbb      	ldrb	r3, [r7, #14]
    27e8:	b25b      	sxtb	r3, r3
}
    27ea:	4618      	mov	r0, r3
    27ec:	f107 0714 	add.w	r7, r7, #20
    27f0:	46bd      	mov	sp, r7
    27f2:	bc80      	pop	{r7}
    27f4:	4770      	bx	lr
    27f6:	bf00      	nop

000027f8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    27f8:	b480      	push	{r7}
    27fa:	b087      	sub	sp, #28
    27fc:	af00      	add	r7, sp, #0
    27fe:	60f8      	str	r0, [r7, #12]
    2800:	60b9      	str	r1, [r7, #8]
    2802:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2804:	f04f 0300 	mov.w	r3, #0
    2808:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    280a:	f04f 0300 	mov.w	r3, #0
    280e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2810:	68fa      	ldr	r2, [r7, #12]
    2812:	f240 6358 	movw	r3, #1624	; 0x658
    2816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    281a:	429a      	cmp	r2, r3
    281c:	d007      	beq.n	282e <MSS_UART_get_rx+0x36>
    281e:	68fa      	ldr	r2, [r7, #12]
    2820:	f240 6330 	movw	r3, #1584	; 0x630
    2824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2828:	429a      	cmp	r2, r3
    282a:	d000      	beq.n	282e <MSS_UART_get_rx+0x36>
    282c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    282e:	68bb      	ldr	r3, [r7, #8]
    2830:	2b00      	cmp	r3, #0
    2832:	d100      	bne.n	2836 <MSS_UART_get_rx+0x3e>
    2834:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2836:	687b      	ldr	r3, [r7, #4]
    2838:	2b00      	cmp	r3, #0
    283a:	d100      	bne.n	283e <MSS_UART_get_rx+0x46>
    283c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    283e:	68fa      	ldr	r2, [r7, #12]
    2840:	f240 6358 	movw	r3, #1624	; 0x658
    2844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2848:	429a      	cmp	r2, r3
    284a:	d006      	beq.n	285a <MSS_UART_get_rx+0x62>
    284c:	68fa      	ldr	r2, [r7, #12]
    284e:	f240 6330 	movw	r3, #1584	; 0x630
    2852:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2856:	429a      	cmp	r2, r3
    2858:	d134      	bne.n	28c4 <MSS_UART_get_rx+0xcc>
    285a:	68bb      	ldr	r3, [r7, #8]
    285c:	2b00      	cmp	r3, #0
    285e:	d031      	beq.n	28c4 <MSS_UART_get_rx+0xcc>
    2860:	687b      	ldr	r3, [r7, #4]
    2862:	2b00      	cmp	r3, #0
    2864:	d02e      	beq.n	28c4 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2866:	68fb      	ldr	r3, [r7, #12]
    2868:	681b      	ldr	r3, [r3, #0]
    286a:	7d1b      	ldrb	r3, [r3, #20]
    286c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    286e:	68fb      	ldr	r3, [r7, #12]
    2870:	7a9a      	ldrb	r2, [r3, #10]
    2872:	7dfb      	ldrb	r3, [r7, #23]
    2874:	ea42 0303 	orr.w	r3, r2, r3
    2878:	b2da      	uxtb	r2, r3
    287a:	68fb      	ldr	r3, [r7, #12]
    287c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    287e:	e017      	b.n	28b0 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2880:	68ba      	ldr	r2, [r7, #8]
    2882:	693b      	ldr	r3, [r7, #16]
    2884:	4413      	add	r3, r2
    2886:	68fa      	ldr	r2, [r7, #12]
    2888:	6812      	ldr	r2, [r2, #0]
    288a:	7812      	ldrb	r2, [r2, #0]
    288c:	b2d2      	uxtb	r2, r2
    288e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2890:	693b      	ldr	r3, [r7, #16]
    2892:	f103 0301 	add.w	r3, r3, #1
    2896:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2898:	68fb      	ldr	r3, [r7, #12]
    289a:	681b      	ldr	r3, [r3, #0]
    289c:	7d1b      	ldrb	r3, [r3, #20]
    289e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    28a0:	68fb      	ldr	r3, [r7, #12]
    28a2:	7a9a      	ldrb	r2, [r3, #10]
    28a4:	7dfb      	ldrb	r3, [r7, #23]
    28a6:	ea42 0303 	orr.w	r3, r2, r3
    28aa:	b2da      	uxtb	r2, r3
    28ac:	68fb      	ldr	r3, [r7, #12]
    28ae:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    28b0:	7dfb      	ldrb	r3, [r7, #23]
    28b2:	f003 0301 	and.w	r3, r3, #1
    28b6:	b2db      	uxtb	r3, r3
    28b8:	2b00      	cmp	r3, #0
    28ba:	d003      	beq.n	28c4 <MSS_UART_get_rx+0xcc>
    28bc:	693a      	ldr	r2, [r7, #16]
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	429a      	cmp	r2, r3
    28c2:	d3dd      	bcc.n	2880 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    28c4:	693b      	ldr	r3, [r7, #16]
}
    28c6:	4618      	mov	r0, r3
    28c8:	f107 071c 	add.w	r7, r7, #28
    28cc:	46bd      	mov	sp, r7
    28ce:	bc80      	pop	{r7}
    28d0:	4770      	bx	lr
    28d2:	bf00      	nop

000028d4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    28d4:	b580      	push	{r7, lr}
    28d6:	b082      	sub	sp, #8
    28d8:	af00      	add	r7, sp, #0
    28da:	6078      	str	r0, [r7, #4]
    28dc:	460b      	mov	r3, r1
    28de:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    28e0:	687a      	ldr	r2, [r7, #4]
    28e2:	f240 6358 	movw	r3, #1624	; 0x658
    28e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ea:	429a      	cmp	r2, r3
    28ec:	d007      	beq.n	28fe <MSS_UART_enable_irq+0x2a>
    28ee:	687a      	ldr	r2, [r7, #4]
    28f0:	f240 6330 	movw	r3, #1584	; 0x630
    28f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28f8:	429a      	cmp	r2, r3
    28fa:	d000      	beq.n	28fe <MSS_UART_enable_irq+0x2a>
    28fc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    28fe:	687a      	ldr	r2, [r7, #4]
    2900:	f240 6358 	movw	r3, #1624	; 0x658
    2904:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2908:	429a      	cmp	r2, r3
    290a:	d006      	beq.n	291a <MSS_UART_enable_irq+0x46>
    290c:	687a      	ldr	r2, [r7, #4]
    290e:	f240 6330 	movw	r3, #1584	; 0x630
    2912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2916:	429a      	cmp	r2, r3
    2918:	d116      	bne.n	2948 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	891b      	ldrh	r3, [r3, #8]
    291e:	b21b      	sxth	r3, r3
    2920:	4618      	mov	r0, r3
    2922:	f7ff fccf 	bl	22c4 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2926:	687b      	ldr	r3, [r7, #4]
    2928:	681b      	ldr	r3, [r3, #0]
    292a:	687a      	ldr	r2, [r7, #4]
    292c:	6812      	ldr	r2, [r2, #0]
    292e:	7912      	ldrb	r2, [r2, #4]
    2930:	b2d1      	uxtb	r1, r2
    2932:	78fa      	ldrb	r2, [r7, #3]
    2934:	ea41 0202 	orr.w	r2, r1, r2
    2938:	b2d2      	uxtb	r2, r2
    293a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    293c:	687b      	ldr	r3, [r7, #4]
    293e:	891b      	ldrh	r3, [r3, #8]
    2940:	b21b      	sxth	r3, r3
    2942:	4618      	mov	r0, r3
    2944:	f7ff fc84 	bl	2250 <NVIC_EnableIRQ>
    }
}
    2948:	f107 0708 	add.w	r7, r7, #8
    294c:	46bd      	mov	sp, r7
    294e:	bd80      	pop	{r7, pc}

00002950 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2950:	b580      	push	{r7, lr}
    2952:	b082      	sub	sp, #8
    2954:	af00      	add	r7, sp, #0
    2956:	6078      	str	r0, [r7, #4]
    2958:	460b      	mov	r3, r1
    295a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    295c:	687a      	ldr	r2, [r7, #4]
    295e:	f240 6358 	movw	r3, #1624	; 0x658
    2962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2966:	429a      	cmp	r2, r3
    2968:	d007      	beq.n	297a <MSS_UART_disable_irq+0x2a>
    296a:	687a      	ldr	r2, [r7, #4]
    296c:	f240 6330 	movw	r3, #1584	; 0x630
    2970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2974:	429a      	cmp	r2, r3
    2976:	d000      	beq.n	297a <MSS_UART_disable_irq+0x2a>
    2978:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    297a:	687a      	ldr	r2, [r7, #4]
    297c:	f240 6358 	movw	r3, #1624	; 0x658
    2980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2984:	429a      	cmp	r2, r3
    2986:	d006      	beq.n	2996 <MSS_UART_disable_irq+0x46>
    2988:	687a      	ldr	r2, [r7, #4]
    298a:	f240 6330 	movw	r3, #1584	; 0x630
    298e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2992:	429a      	cmp	r2, r3
    2994:	d11c      	bne.n	29d0 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	681b      	ldr	r3, [r3, #0]
    299a:	687a      	ldr	r2, [r7, #4]
    299c:	6812      	ldr	r2, [r2, #0]
    299e:	7912      	ldrb	r2, [r2, #4]
    29a0:	b2d1      	uxtb	r1, r2
    29a2:	78fa      	ldrb	r2, [r7, #3]
    29a4:	ea6f 0202 	mvn.w	r2, r2
    29a8:	b2d2      	uxtb	r2, r2
    29aa:	ea01 0202 	and.w	r2, r1, r2
    29ae:	b2d2      	uxtb	r2, r2
    29b0:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    29b2:	687b      	ldr	r3, [r7, #4]
    29b4:	891b      	ldrh	r3, [r3, #8]
    29b6:	b21b      	sxth	r3, r3
    29b8:	4618      	mov	r0, r3
    29ba:	f7ff fc83 	bl	22c4 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    29be:	78fb      	ldrb	r3, [r7, #3]
    29c0:	2b0f      	cmp	r3, #15
    29c2:	d105      	bne.n	29d0 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	891b      	ldrh	r3, [r3, #8]
    29c8:	b21b      	sxth	r3, r3
    29ca:	4618      	mov	r0, r3
    29cc:	f7ff fc5c 	bl	2288 <NVIC_DisableIRQ>

        }
    }
}
    29d0:	f107 0708 	add.w	r7, r7, #8
    29d4:	46bd      	mov	sp, r7
    29d6:	bd80      	pop	{r7, pc}

000029d8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    29d8:	b580      	push	{r7, lr}
    29da:	b084      	sub	sp, #16
    29dc:	af00      	add	r7, sp, #0
    29de:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29e0:	687a      	ldr	r2, [r7, #4]
    29e2:	f240 6358 	movw	r3, #1624	; 0x658
    29e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ea:	429a      	cmp	r2, r3
    29ec:	d007      	beq.n	29fe <MSS_UART_isr+0x26>
    29ee:	687a      	ldr	r2, [r7, #4]
    29f0:	f240 6330 	movw	r3, #1584	; 0x630
    29f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f8:	429a      	cmp	r2, r3
    29fa:	d000      	beq.n	29fe <MSS_UART_isr+0x26>
    29fc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29fe:	687a      	ldr	r2, [r7, #4]
    2a00:	f240 6358 	movw	r3, #1624	; 0x658
    2a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a08:	429a      	cmp	r2, r3
    2a0a:	d006      	beq.n	2a1a <MSS_UART_isr+0x42>
    2a0c:	687a      	ldr	r2, [r7, #4]
    2a0e:	f240 6330 	movw	r3, #1584	; 0x630
    2a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a16:	429a      	cmp	r2, r3
    2a18:	d167      	bne.n	2aea <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2a1a:	687b      	ldr	r3, [r7, #4]
    2a1c:	681b      	ldr	r3, [r3, #0]
    2a1e:	7a1b      	ldrb	r3, [r3, #8]
    2a20:	b2db      	uxtb	r3, r3
    2a22:	f003 030f 	and.w	r3, r3, #15
    2a26:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2a28:	7bfb      	ldrb	r3, [r7, #15]
    2a2a:	2b0c      	cmp	r3, #12
    2a2c:	d854      	bhi.n	2ad8 <MSS_UART_isr+0x100>
    2a2e:	a201      	add	r2, pc, #4	; (adr r2, 2a34 <MSS_UART_isr+0x5c>)
    2a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2a34:	00002a69 	.word	0x00002a69
    2a38:	00002ad9 	.word	0x00002ad9
    2a3c:	00002a85 	.word	0x00002a85
    2a40:	00002ad9 	.word	0x00002ad9
    2a44:	00002aa1 	.word	0x00002aa1
    2a48:	00002ad9 	.word	0x00002ad9
    2a4c:	00002abd 	.word	0x00002abd
    2a50:	00002ad9 	.word	0x00002ad9
    2a54:	00002ad9 	.word	0x00002ad9
    2a58:	00002ad9 	.word	0x00002ad9
    2a5c:	00002ad9 	.word	0x00002ad9
    2a60:	00002ad9 	.word	0x00002ad9
    2a64:	00002aa1 	.word	0x00002aa1
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2a68:	687b      	ldr	r3, [r7, #4]
    2a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a6c:	2b00      	cmp	r3, #0
    2a6e:	d100      	bne.n	2a72 <MSS_UART_isr+0x9a>
    2a70:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2a72:	687b      	ldr	r3, [r7, #4]
    2a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a76:	2b00      	cmp	r3, #0
    2a78:	d030      	beq.n	2adc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2a7e:	6878      	ldr	r0, [r7, #4]
    2a80:	4798      	blx	r3
                }
            }
            break;
    2a82:	e032      	b.n	2aea <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2a84:	687b      	ldr	r3, [r7, #4]
    2a86:	6a1b      	ldr	r3, [r3, #32]
    2a88:	2b00      	cmp	r3, #0
    2a8a:	d100      	bne.n	2a8e <MSS_UART_isr+0xb6>
    2a8c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2a8e:	687b      	ldr	r3, [r7, #4]
    2a90:	6a1b      	ldr	r3, [r3, #32]
    2a92:	2b00      	cmp	r3, #0
    2a94:	d024      	beq.n	2ae0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2a96:	687b      	ldr	r3, [r7, #4]
    2a98:	6a1b      	ldr	r3, [r3, #32]
    2a9a:	6878      	ldr	r0, [r7, #4]
    2a9c:	4798      	blx	r3
                }
            }
            break;
    2a9e:	e024      	b.n	2aea <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	69db      	ldr	r3, [r3, #28]
    2aa4:	2b00      	cmp	r3, #0
    2aa6:	d100      	bne.n	2aaa <MSS_UART_isr+0xd2>
    2aa8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2aaa:	687b      	ldr	r3, [r7, #4]
    2aac:	69db      	ldr	r3, [r3, #28]
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d018      	beq.n	2ae4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2ab2:	687b      	ldr	r3, [r7, #4]
    2ab4:	69db      	ldr	r3, [r3, #28]
    2ab6:	6878      	ldr	r0, [r7, #4]
    2ab8:	4798      	blx	r3
                }
            }
            break;
    2aba:	e016      	b.n	2aea <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2abc:	687b      	ldr	r3, [r7, #4]
    2abe:	699b      	ldr	r3, [r3, #24]
    2ac0:	2b00      	cmp	r3, #0
    2ac2:	d100      	bne.n	2ac6 <MSS_UART_isr+0xee>
    2ac4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2ac6:	687b      	ldr	r3, [r7, #4]
    2ac8:	699b      	ldr	r3, [r3, #24]
    2aca:	2b00      	cmp	r3, #0
    2acc:	d00c      	beq.n	2ae8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	699b      	ldr	r3, [r3, #24]
    2ad2:	6878      	ldr	r0, [r7, #4]
    2ad4:	4798      	blx	r3
                }
            }
            break;
    2ad6:	e008      	b.n	2aea <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2ad8:	be00      	bkpt	0x0000
    2ada:	e006      	b.n	2aea <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2adc:	bf00      	nop
    2ade:	e004      	b.n	2aea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2ae0:	bf00      	nop
    2ae2:	e002      	b.n	2aea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2ae4:	bf00      	nop
    2ae6:	e000      	b.n	2aea <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2ae8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2aea:	f107 0710 	add.w	r7, r7, #16
    2aee:	46bd      	mov	sp, r7
    2af0:	bd80      	pop	{r7, pc}
    2af2:	bf00      	nop

00002af4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2af4:	b480      	push	{r7}
    2af6:	b087      	sub	sp, #28
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2afc:	687a      	ldr	r2, [r7, #4]
    2afe:	f240 6358 	movw	r3, #1624	; 0x658
    2b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b06:	429a      	cmp	r2, r3
    2b08:	d007      	beq.n	2b1a <default_tx_handler+0x26>
    2b0a:	687a      	ldr	r2, [r7, #4]
    2b0c:	f240 6330 	movw	r3, #1584	; 0x630
    2b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b14:	429a      	cmp	r2, r3
    2b16:	d000      	beq.n	2b1a <default_tx_handler+0x26>
    2b18:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2b1a:	687b      	ldr	r3, [r7, #4]
    2b1c:	68db      	ldr	r3, [r3, #12]
    2b1e:	2b00      	cmp	r3, #0
    2b20:	d100      	bne.n	2b24 <default_tx_handler+0x30>
    2b22:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2b24:	687b      	ldr	r3, [r7, #4]
    2b26:	691b      	ldr	r3, [r3, #16]
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d100      	bne.n	2b2e <default_tx_handler+0x3a>
    2b2c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b2e:	687a      	ldr	r2, [r7, #4]
    2b30:	f240 6358 	movw	r3, #1624	; 0x658
    2b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b38:	429a      	cmp	r2, r3
    2b3a:	d006      	beq.n	2b4a <default_tx_handler+0x56>
    2b3c:	687a      	ldr	r2, [r7, #4]
    2b3e:	f240 6330 	movw	r3, #1584	; 0x630
    2b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b46:	429a      	cmp	r2, r3
    2b48:	d152      	bne.n	2bf0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2b4a:	687b      	ldr	r3, [r7, #4]
    2b4c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b4e:	2b00      	cmp	r3, #0
    2b50:	d04e      	beq.n	2bf0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2b52:	687b      	ldr	r3, [r7, #4]
    2b54:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b56:	2b00      	cmp	r3, #0
    2b58:	d04a      	beq.n	2bf0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	681b      	ldr	r3, [r3, #0]
    2b5e:	7d1b      	ldrb	r3, [r3, #20]
    2b60:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2b62:	687b      	ldr	r3, [r7, #4]
    2b64:	7a9a      	ldrb	r2, [r3, #10]
    2b66:	7afb      	ldrb	r3, [r7, #11]
    2b68:	ea42 0303 	orr.w	r3, r2, r3
    2b6c:	b2da      	uxtb	r2, r3
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2b72:	7afb      	ldrb	r3, [r7, #11]
    2b74:	f003 0320 	and.w	r3, r3, #32
    2b78:	2b00      	cmp	r3, #0
    2b7a:	d029      	beq.n	2bd0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2b7c:	f04f 0310 	mov.w	r3, #16
    2b80:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2b82:	687b      	ldr	r3, [r7, #4]
    2b84:	691a      	ldr	r2, [r3, #16]
    2b86:	687b      	ldr	r3, [r7, #4]
    2b88:	695b      	ldr	r3, [r3, #20]
    2b8a:	ebc3 0302 	rsb	r3, r3, r2
    2b8e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2b90:	697b      	ldr	r3, [r7, #20]
    2b92:	2b0f      	cmp	r3, #15
    2b94:	d801      	bhi.n	2b9a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2b96:	697b      	ldr	r3, [r7, #20]
    2b98:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2b9a:	f04f 0300 	mov.w	r3, #0
    2b9e:	60fb      	str	r3, [r7, #12]
    2ba0:	e012      	b.n	2bc8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2ba2:	687b      	ldr	r3, [r7, #4]
    2ba4:	681b      	ldr	r3, [r3, #0]
    2ba6:	687a      	ldr	r2, [r7, #4]
    2ba8:	68d1      	ldr	r1, [r2, #12]
    2baa:	687a      	ldr	r2, [r7, #4]
    2bac:	6952      	ldr	r2, [r2, #20]
    2bae:	440a      	add	r2, r1
    2bb0:	7812      	ldrb	r2, [r2, #0]
    2bb2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	695b      	ldr	r3, [r3, #20]
    2bb8:	f103 0201 	add.w	r2, r3, #1
    2bbc:	687b      	ldr	r3, [r7, #4]
    2bbe:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2bc0:	68fb      	ldr	r3, [r7, #12]
    2bc2:	f103 0301 	add.w	r3, r3, #1
    2bc6:	60fb      	str	r3, [r7, #12]
    2bc8:	68fa      	ldr	r2, [r7, #12]
    2bca:	693b      	ldr	r3, [r7, #16]
    2bcc:	429a      	cmp	r2, r3
    2bce:	d3e8      	bcc.n	2ba2 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2bd0:	687b      	ldr	r3, [r7, #4]
    2bd2:	695a      	ldr	r2, [r3, #20]
    2bd4:	687b      	ldr	r3, [r7, #4]
    2bd6:	691b      	ldr	r3, [r3, #16]
    2bd8:	429a      	cmp	r2, r3
    2bda:	d109      	bne.n	2bf0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2bdc:	687b      	ldr	r3, [r7, #4]
    2bde:	f04f 0200 	mov.w	r2, #0
    2be2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2be4:	687b      	ldr	r3, [r7, #4]
    2be6:	685b      	ldr	r3, [r3, #4]
    2be8:	f04f 0200 	mov.w	r2, #0
    2bec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2bf0:	f107 071c 	add.w	r7, r7, #28
    2bf4:	46bd      	mov	sp, r7
    2bf6:	bc80      	pop	{r7}
    2bf8:	4770      	bx	lr
    2bfa:	bf00      	nop

00002bfc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2bfc:	b580      	push	{r7, lr}
    2bfe:	b084      	sub	sp, #16
    2c00:	af00      	add	r7, sp, #0
    2c02:	60f8      	str	r0, [r7, #12]
    2c04:	60b9      	str	r1, [r7, #8]
    2c06:	4613      	mov	r3, r2
    2c08:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c0a:	68fa      	ldr	r2, [r7, #12]
    2c0c:	f240 6358 	movw	r3, #1624	; 0x658
    2c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c14:	429a      	cmp	r2, r3
    2c16:	d007      	beq.n	2c28 <MSS_UART_set_rx_handler+0x2c>
    2c18:	68fa      	ldr	r2, [r7, #12]
    2c1a:	f240 6330 	movw	r3, #1584	; 0x630
    2c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c22:	429a      	cmp	r2, r3
    2c24:	d000      	beq.n	2c28 <MSS_UART_set_rx_handler+0x2c>
    2c26:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2c28:	68bb      	ldr	r3, [r7, #8]
    2c2a:	2b00      	cmp	r3, #0
    2c2c:	d100      	bne.n	2c30 <MSS_UART_set_rx_handler+0x34>
    2c2e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2c30:	79fb      	ldrb	r3, [r7, #7]
    2c32:	2bc0      	cmp	r3, #192	; 0xc0
    2c34:	d900      	bls.n	2c38 <MSS_UART_set_rx_handler+0x3c>
    2c36:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2c38:	68fa      	ldr	r2, [r7, #12]
    2c3a:	f240 6358 	movw	r3, #1624	; 0x658
    2c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c42:	429a      	cmp	r2, r3
    2c44:	d006      	beq.n	2c54 <MSS_UART_set_rx_handler+0x58>
    2c46:	68fa      	ldr	r2, [r7, #12]
    2c48:	f240 6330 	movw	r3, #1584	; 0x630
    2c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c50:	429a      	cmp	r2, r3
    2c52:	d123      	bne.n	2c9c <MSS_UART_set_rx_handler+0xa0>
    2c54:	68bb      	ldr	r3, [r7, #8]
    2c56:	2b00      	cmp	r3, #0
    2c58:	d020      	beq.n	2c9c <MSS_UART_set_rx_handler+0xa0>
    2c5a:	79fb      	ldrb	r3, [r7, #7]
    2c5c:	2bc0      	cmp	r3, #192	; 0xc0
    2c5e:	d81d      	bhi.n	2c9c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2c60:	68fb      	ldr	r3, [r7, #12]
    2c62:	68ba      	ldr	r2, [r7, #8]
    2c64:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2c66:	68fb      	ldr	r3, [r7, #12]
    2c68:	681a      	ldr	r2, [r3, #0]
    2c6a:	79fb      	ldrb	r3, [r7, #7]
    2c6c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2c70:	f043 030a 	orr.w	r3, r3, #10
    2c74:	b2db      	uxtb	r3, r3
    2c76:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c78:	68fb      	ldr	r3, [r7, #12]
    2c7a:	891b      	ldrh	r3, [r3, #8]
    2c7c:	b21b      	sxth	r3, r3
    2c7e:	4618      	mov	r0, r3
    2c80:	f7ff fb20 	bl	22c4 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2c84:	68fb      	ldr	r3, [r7, #12]
    2c86:	685b      	ldr	r3, [r3, #4]
    2c88:	f04f 0201 	mov.w	r2, #1
    2c8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c90:	68fb      	ldr	r3, [r7, #12]
    2c92:	891b      	ldrh	r3, [r3, #8]
    2c94:	b21b      	sxth	r3, r3
    2c96:	4618      	mov	r0, r3
    2c98:	f7ff fada 	bl	2250 <NVIC_EnableIRQ>
    }
}
    2c9c:	f107 0710 	add.w	r7, r7, #16
    2ca0:	46bd      	mov	sp, r7
    2ca2:	bd80      	pop	{r7, pc}

00002ca4 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2ca4:	b480      	push	{r7}
    2ca6:	b083      	sub	sp, #12
    2ca8:	af00      	add	r7, sp, #0
    2caa:	6078      	str	r0, [r7, #4]
    2cac:	460b      	mov	r3, r1
    2cae:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2cb0:	687a      	ldr	r2, [r7, #4]
    2cb2:	f240 6358 	movw	r3, #1624	; 0x658
    2cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cba:	429a      	cmp	r2, r3
    2cbc:	d007      	beq.n	2cce <MSS_UART_set_loopback+0x2a>
    2cbe:	687a      	ldr	r2, [r7, #4]
    2cc0:	f240 6330 	movw	r3, #1584	; 0x630
    2cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cc8:	429a      	cmp	r2, r3
    2cca:	d000      	beq.n	2cce <MSS_UART_set_loopback+0x2a>
    2ccc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2cce:	687a      	ldr	r2, [r7, #4]
    2cd0:	f240 6358 	movw	r3, #1624	; 0x658
    2cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cd8:	429a      	cmp	r2, r3
    2cda:	d006      	beq.n	2cea <MSS_UART_set_loopback+0x46>
    2cdc:	687a      	ldr	r2, [r7, #4]
    2cde:	f240 6330 	movw	r3, #1584	; 0x630
    2ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ce6:	429a      	cmp	r2, r3
    2ce8:	d10f      	bne.n	2d0a <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2cea:	78fb      	ldrb	r3, [r7, #3]
    2cec:	2b00      	cmp	r3, #0
    2cee:	d106      	bne.n	2cfe <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2cf0:	687b      	ldr	r3, [r7, #4]
    2cf2:	685b      	ldr	r3, [r3, #4]
    2cf4:	f04f 0200 	mov.w	r2, #0
    2cf8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2cfc:	e005      	b.n	2d0a <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2cfe:	687b      	ldr	r3, [r7, #4]
    2d00:	685b      	ldr	r3, [r3, #4]
    2d02:	f04f 0201 	mov.w	r2, #1
    2d06:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2d0a:	f107 070c 	add.w	r7, r7, #12
    2d0e:	46bd      	mov	sp, r7
    2d10:	bc80      	pop	{r7}
    2d12:	4770      	bx	lr

00002d14 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2d14:	4668      	mov	r0, sp
    2d16:	f020 0107 	bic.w	r1, r0, #7
    2d1a:	468d      	mov	sp, r1
    2d1c:	b589      	push	{r0, r3, r7, lr}
    2d1e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2d20:	f240 6058 	movw	r0, #1624	; 0x658
    2d24:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d28:	f7ff fe56 	bl	29d8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2d2c:	f04f 000a 	mov.w	r0, #10
    2d30:	f7ff fac8 	bl	22c4 <NVIC_ClearPendingIRQ>
}
    2d34:	46bd      	mov	sp, r7
    2d36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d3a:	4685      	mov	sp, r0
    2d3c:	4770      	bx	lr
    2d3e:	bf00      	nop

00002d40 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2d40:	4668      	mov	r0, sp
    2d42:	f020 0107 	bic.w	r1, r0, #7
    2d46:	468d      	mov	sp, r1
    2d48:	b589      	push	{r0, r3, r7, lr}
    2d4a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2d4c:	f240 6030 	movw	r0, #1584	; 0x630
    2d50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d54:	f7ff fe40 	bl	29d8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2d58:	f04f 000b 	mov.w	r0, #11
    2d5c:	f7ff fab2 	bl	22c4 <NVIC_ClearPendingIRQ>
}
    2d60:	46bd      	mov	sp, r7
    2d62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d66:	4685      	mov	sp, r0
    2d68:	4770      	bx	lr
    2d6a:	bf00      	nop

00002d6c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2d6c:	b580      	push	{r7, lr}
    2d6e:	b082      	sub	sp, #8
    2d70:	af00      	add	r7, sp, #0
    2d72:	6078      	str	r0, [r7, #4]
    2d74:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d76:	687a      	ldr	r2, [r7, #4]
    2d78:	f240 6358 	movw	r3, #1624	; 0x658
    2d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d80:	429a      	cmp	r2, r3
    2d82:	d007      	beq.n	2d94 <MSS_UART_set_rxstatus_handler+0x28>
    2d84:	687a      	ldr	r2, [r7, #4]
    2d86:	f240 6330 	movw	r3, #1584	; 0x630
    2d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d8e:	429a      	cmp	r2, r3
    2d90:	d000      	beq.n	2d94 <MSS_UART_set_rxstatus_handler+0x28>
    2d92:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2d94:	683b      	ldr	r3, [r7, #0]
    2d96:	2b00      	cmp	r3, #0
    2d98:	d100      	bne.n	2d9c <MSS_UART_set_rxstatus_handler+0x30>
    2d9a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2d9c:	687a      	ldr	r2, [r7, #4]
    2d9e:	f240 6358 	movw	r3, #1624	; 0x658
    2da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2da6:	429a      	cmp	r2, r3
    2da8:	d006      	beq.n	2db8 <MSS_UART_set_rxstatus_handler+0x4c>
    2daa:	687a      	ldr	r2, [r7, #4]
    2dac:	f240 6330 	movw	r3, #1584	; 0x630
    2db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2db4:	429a      	cmp	r2, r3
    2db6:	d117      	bne.n	2de8 <MSS_UART_set_rxstatus_handler+0x7c>
    2db8:	683b      	ldr	r3, [r7, #0]
    2dba:	2b00      	cmp	r3, #0
    2dbc:	d014      	beq.n	2de8 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2dbe:	687b      	ldr	r3, [r7, #4]
    2dc0:	683a      	ldr	r2, [r7, #0]
    2dc2:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2dc4:	687b      	ldr	r3, [r7, #4]
    2dc6:	891b      	ldrh	r3, [r3, #8]
    2dc8:	b21b      	sxth	r3, r3
    2dca:	4618      	mov	r0, r3
    2dcc:	f7ff fa7a 	bl	22c4 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2dd0:	687b      	ldr	r3, [r7, #4]
    2dd2:	685b      	ldr	r3, [r3, #4]
    2dd4:	f04f 0201 	mov.w	r2, #1
    2dd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2ddc:	687b      	ldr	r3, [r7, #4]
    2dde:	891b      	ldrh	r3, [r3, #8]
    2de0:	b21b      	sxth	r3, r3
    2de2:	4618      	mov	r0, r3
    2de4:	f7ff fa34 	bl	2250 <NVIC_EnableIRQ>
    }
}
    2de8:	f107 0708 	add.w	r7, r7, #8
    2dec:	46bd      	mov	sp, r7
    2dee:	bd80      	pop	{r7, pc}

00002df0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2df0:	b580      	push	{r7, lr}
    2df2:	b082      	sub	sp, #8
    2df4:	af00      	add	r7, sp, #0
    2df6:	6078      	str	r0, [r7, #4]
    2df8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2dfa:	687a      	ldr	r2, [r7, #4]
    2dfc:	f240 6358 	movw	r3, #1624	; 0x658
    2e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e04:	429a      	cmp	r2, r3
    2e06:	d007      	beq.n	2e18 <MSS_UART_set_tx_handler+0x28>
    2e08:	687a      	ldr	r2, [r7, #4]
    2e0a:	f240 6330 	movw	r3, #1584	; 0x630
    2e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e12:	429a      	cmp	r2, r3
    2e14:	d000      	beq.n	2e18 <MSS_UART_set_tx_handler+0x28>
    2e16:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2e18:	683b      	ldr	r3, [r7, #0]
    2e1a:	2b00      	cmp	r3, #0
    2e1c:	d100      	bne.n	2e20 <MSS_UART_set_tx_handler+0x30>
    2e1e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2e20:	687a      	ldr	r2, [r7, #4]
    2e22:	f240 6358 	movw	r3, #1624	; 0x658
    2e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e2a:	429a      	cmp	r2, r3
    2e2c:	d006      	beq.n	2e3c <MSS_UART_set_tx_handler+0x4c>
    2e2e:	687a      	ldr	r2, [r7, #4]
    2e30:	f240 6330 	movw	r3, #1584	; 0x630
    2e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e38:	429a      	cmp	r2, r3
    2e3a:	d11f      	bne.n	2e7c <MSS_UART_set_tx_handler+0x8c>
    2e3c:	683b      	ldr	r3, [r7, #0]
    2e3e:	2b00      	cmp	r3, #0
    2e40:	d01c      	beq.n	2e7c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2e42:	687b      	ldr	r3, [r7, #4]
    2e44:	683a      	ldr	r2, [r7, #0]
    2e46:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2e48:	687b      	ldr	r3, [r7, #4]
    2e4a:	f04f 0200 	mov.w	r2, #0
    2e4e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2e50:	687b      	ldr	r3, [r7, #4]
    2e52:	f04f 0200 	mov.w	r2, #0
    2e56:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2e58:	687b      	ldr	r3, [r7, #4]
    2e5a:	891b      	ldrh	r3, [r3, #8]
    2e5c:	b21b      	sxth	r3, r3
    2e5e:	4618      	mov	r0, r3
    2e60:	f7ff fa30 	bl	22c4 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2e64:	687b      	ldr	r3, [r7, #4]
    2e66:	685b      	ldr	r3, [r3, #4]
    2e68:	f04f 0201 	mov.w	r2, #1
    2e6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2e70:	687b      	ldr	r3, [r7, #4]
    2e72:	891b      	ldrh	r3, [r3, #8]
    2e74:	b21b      	sxth	r3, r3
    2e76:	4618      	mov	r0, r3
    2e78:	f7ff f9ea 	bl	2250 <NVIC_EnableIRQ>
    }
}
    2e7c:	f107 0708 	add.w	r7, r7, #8
    2e80:	46bd      	mov	sp, r7
    2e82:	bd80      	pop	{r7, pc}

00002e84 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2e84:	b580      	push	{r7, lr}
    2e86:	b082      	sub	sp, #8
    2e88:	af00      	add	r7, sp, #0
    2e8a:	6078      	str	r0, [r7, #4]
    2e8c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2e8e:	687a      	ldr	r2, [r7, #4]
    2e90:	f240 6358 	movw	r3, #1624	; 0x658
    2e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e98:	429a      	cmp	r2, r3
    2e9a:	d007      	beq.n	2eac <MSS_UART_set_modemstatus_handler+0x28>
    2e9c:	687a      	ldr	r2, [r7, #4]
    2e9e:	f240 6330 	movw	r3, #1584	; 0x630
    2ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ea6:	429a      	cmp	r2, r3
    2ea8:	d000      	beq.n	2eac <MSS_UART_set_modemstatus_handler+0x28>
    2eaa:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2eac:	683b      	ldr	r3, [r7, #0]
    2eae:	2b00      	cmp	r3, #0
    2eb0:	d100      	bne.n	2eb4 <MSS_UART_set_modemstatus_handler+0x30>
    2eb2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2eb4:	687a      	ldr	r2, [r7, #4]
    2eb6:	f240 6358 	movw	r3, #1624	; 0x658
    2eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ebe:	429a      	cmp	r2, r3
    2ec0:	d006      	beq.n	2ed0 <MSS_UART_set_modemstatus_handler+0x4c>
    2ec2:	687a      	ldr	r2, [r7, #4]
    2ec4:	f240 6330 	movw	r3, #1584	; 0x630
    2ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ecc:	429a      	cmp	r2, r3
    2ece:	d117      	bne.n	2f00 <MSS_UART_set_modemstatus_handler+0x7c>
    2ed0:	683b      	ldr	r3, [r7, #0]
    2ed2:	2b00      	cmp	r3, #0
    2ed4:	d014      	beq.n	2f00 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2ed6:	687b      	ldr	r3, [r7, #4]
    2ed8:	683a      	ldr	r2, [r7, #0]
    2eda:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2edc:	687b      	ldr	r3, [r7, #4]
    2ede:	891b      	ldrh	r3, [r3, #8]
    2ee0:	b21b      	sxth	r3, r3
    2ee2:	4618      	mov	r0, r3
    2ee4:	f7ff f9ee 	bl	22c4 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2ee8:	687b      	ldr	r3, [r7, #4]
    2eea:	685b      	ldr	r3, [r3, #4]
    2eec:	f04f 0201 	mov.w	r2, #1
    2ef0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2ef4:	687b      	ldr	r3, [r7, #4]
    2ef6:	891b      	ldrh	r3, [r3, #8]
    2ef8:	b21b      	sxth	r3, r3
    2efa:	4618      	mov	r0, r3
    2efc:	f7ff f9a8 	bl	2250 <NVIC_EnableIRQ>
    }
}
    2f00:	f107 0708 	add.w	r7, r7, #8
    2f04:	46bd      	mov	sp, r7
    2f06:	bd80      	pop	{r7, pc}

00002f08 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2f08:	b480      	push	{r7}
    2f0a:	b089      	sub	sp, #36	; 0x24
    2f0c:	af00      	add	r7, sp, #0
    2f0e:	60f8      	str	r0, [r7, #12]
    2f10:	60b9      	str	r1, [r7, #8]
    2f12:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2f14:	f04f 0300 	mov.w	r3, #0
    2f18:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2f1a:	f04f 0300 	mov.w	r3, #0
    2f1e:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2f20:	68fa      	ldr	r2, [r7, #12]
    2f22:	f240 6358 	movw	r3, #1624	; 0x658
    2f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f2a:	429a      	cmp	r2, r3
    2f2c:	d007      	beq.n	2f3e <MSS_UART_fill_tx_fifo+0x36>
    2f2e:	68fa      	ldr	r2, [r7, #12]
    2f30:	f240 6330 	movw	r3, #1584	; 0x630
    2f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f38:	429a      	cmp	r2, r3
    2f3a:	d000      	beq.n	2f3e <MSS_UART_fill_tx_fifo+0x36>
    2f3c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2f3e:	68bb      	ldr	r3, [r7, #8]
    2f40:	2b00      	cmp	r3, #0
    2f42:	d100      	bne.n	2f46 <MSS_UART_fill_tx_fifo+0x3e>
    2f44:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2f46:	687b      	ldr	r3, [r7, #4]
    2f48:	2b00      	cmp	r3, #0
    2f4a:	d100      	bne.n	2f4e <MSS_UART_fill_tx_fifo+0x46>
    2f4c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2f4e:	68fa      	ldr	r2, [r7, #12]
    2f50:	f240 6358 	movw	r3, #1624	; 0x658
    2f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f58:	429a      	cmp	r2, r3
    2f5a:	d006      	beq.n	2f6a <MSS_UART_fill_tx_fifo+0x62>
    2f5c:	68fa      	ldr	r2, [r7, #12]
    2f5e:	f240 6330 	movw	r3, #1584	; 0x630
    2f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f66:	429a      	cmp	r2, r3
    2f68:	d131      	bne.n	2fce <MSS_UART_fill_tx_fifo+0xc6>
    2f6a:	68bb      	ldr	r3, [r7, #8]
    2f6c:	2b00      	cmp	r3, #0
    2f6e:	d02e      	beq.n	2fce <MSS_UART_fill_tx_fifo+0xc6>
    2f70:	687b      	ldr	r3, [r7, #4]
    2f72:	2b00      	cmp	r3, #0
    2f74:	d02b      	beq.n	2fce <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2f76:	68fb      	ldr	r3, [r7, #12]
    2f78:	681b      	ldr	r3, [r3, #0]
    2f7a:	7d1b      	ldrb	r3, [r3, #20]
    2f7c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2f7e:	68fb      	ldr	r3, [r7, #12]
    2f80:	7a9a      	ldrb	r2, [r3, #10]
    2f82:	7dfb      	ldrb	r3, [r7, #23]
    2f84:	ea42 0303 	orr.w	r3, r2, r3
    2f88:	b2da      	uxtb	r2, r3
    2f8a:	68fb      	ldr	r3, [r7, #12]
    2f8c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2f8e:	7dfb      	ldrb	r3, [r7, #23]
    2f90:	f003 0320 	and.w	r3, r3, #32
    2f94:	2b00      	cmp	r3, #0
    2f96:	d01a      	beq.n	2fce <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2f98:	f04f 0310 	mov.w	r3, #16
    2f9c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2f9e:	687b      	ldr	r3, [r7, #4]
    2fa0:	2b0f      	cmp	r3, #15
    2fa2:	d801      	bhi.n	2fa8 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2fa4:	687b      	ldr	r3, [r7, #4]
    2fa6:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2fa8:	f04f 0300 	mov.w	r3, #0
    2fac:	61bb      	str	r3, [r7, #24]
    2fae:	e00a      	b.n	2fc6 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2fb0:	68fb      	ldr	r3, [r7, #12]
    2fb2:	681b      	ldr	r3, [r3, #0]
    2fb4:	68b9      	ldr	r1, [r7, #8]
    2fb6:	69ba      	ldr	r2, [r7, #24]
    2fb8:	440a      	add	r2, r1
    2fba:	7812      	ldrb	r2, [r2, #0]
    2fbc:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2fbe:	69bb      	ldr	r3, [r7, #24]
    2fc0:	f103 0301 	add.w	r3, r3, #1
    2fc4:	61bb      	str	r3, [r7, #24]
    2fc6:	69ba      	ldr	r2, [r7, #24]
    2fc8:	69fb      	ldr	r3, [r7, #28]
    2fca:	429a      	cmp	r2, r3
    2fcc:	d3f0      	bcc.n	2fb0 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2fce:	69bb      	ldr	r3, [r7, #24]
}
    2fd0:	4618      	mov	r0, r3
    2fd2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2fd6:	46bd      	mov	sp, r7
    2fd8:	bc80      	pop	{r7}
    2fda:	4770      	bx	lr

00002fdc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2fdc:	b480      	push	{r7}
    2fde:	b085      	sub	sp, #20
    2fe0:	af00      	add	r7, sp, #0
    2fe2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2fe4:	f04f 33ff 	mov.w	r3, #4294967295
    2fe8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2fea:	687a      	ldr	r2, [r7, #4]
    2fec:	f240 6358 	movw	r3, #1624	; 0x658
    2ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ff4:	429a      	cmp	r2, r3
    2ff6:	d007      	beq.n	3008 <MSS_UART_get_rx_status+0x2c>
    2ff8:	687a      	ldr	r2, [r7, #4]
    2ffa:	f240 6330 	movw	r3, #1584	; 0x630
    2ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3002:	429a      	cmp	r2, r3
    3004:	d000      	beq.n	3008 <MSS_UART_get_rx_status+0x2c>
    3006:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    3008:	687a      	ldr	r2, [r7, #4]
    300a:	f240 6358 	movw	r3, #1624	; 0x658
    300e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3012:	429a      	cmp	r2, r3
    3014:	d006      	beq.n	3024 <MSS_UART_get_rx_status+0x48>
    3016:	687a      	ldr	r2, [r7, #4]
    3018:	f240 6330 	movw	r3, #1584	; 0x630
    301c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3020:	429a      	cmp	r2, r3
    3022:	d113      	bne.n	304c <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    3024:	687b      	ldr	r3, [r7, #4]
    3026:	7a9a      	ldrb	r2, [r3, #10]
    3028:	687b      	ldr	r3, [r7, #4]
    302a:	681b      	ldr	r3, [r3, #0]
    302c:	7d1b      	ldrb	r3, [r3, #20]
    302e:	b2db      	uxtb	r3, r3
    3030:	ea42 0303 	orr.w	r3, r2, r3
    3034:	b2da      	uxtb	r2, r3
    3036:	687b      	ldr	r3, [r7, #4]
    3038:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    303a:	687b      	ldr	r3, [r7, #4]
    303c:	7a9b      	ldrb	r3, [r3, #10]
    303e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    3042:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    3044:	687b      	ldr	r3, [r7, #4]
    3046:	f04f 0200 	mov.w	r2, #0
    304a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    304c:	7bfb      	ldrb	r3, [r7, #15]
}
    304e:	4618      	mov	r0, r3
    3050:	f107 0714 	add.w	r7, r7, #20
    3054:	46bd      	mov	sp, r7
    3056:	bc80      	pop	{r7}
    3058:	4770      	bx	lr
    305a:	bf00      	nop

0000305c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    305c:	b480      	push	{r7}
    305e:	b085      	sub	sp, #20
    3060:	af00      	add	r7, sp, #0
    3062:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    3064:	f04f 33ff 	mov.w	r3, #4294967295
    3068:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    306a:	687a      	ldr	r2, [r7, #4]
    306c:	f240 6358 	movw	r3, #1624	; 0x658
    3070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3074:	429a      	cmp	r2, r3
    3076:	d007      	beq.n	3088 <MSS_UART_get_modem_status+0x2c>
    3078:	687a      	ldr	r2, [r7, #4]
    307a:	f240 6330 	movw	r3, #1584	; 0x630
    307e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3082:	429a      	cmp	r2, r3
    3084:	d000      	beq.n	3088 <MSS_UART_get_modem_status+0x2c>
    3086:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    3088:	687a      	ldr	r2, [r7, #4]
    308a:	f240 6358 	movw	r3, #1624	; 0x658
    308e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3092:	429a      	cmp	r2, r3
    3094:	d006      	beq.n	30a4 <MSS_UART_get_modem_status+0x48>
    3096:	687a      	ldr	r2, [r7, #4]
    3098:	f240 6330 	movw	r3, #1584	; 0x630
    309c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30a0:	429a      	cmp	r2, r3
    30a2:	d103      	bne.n	30ac <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    30a4:	687b      	ldr	r3, [r7, #4]
    30a6:	681b      	ldr	r3, [r3, #0]
    30a8:	7e1b      	ldrb	r3, [r3, #24]
    30aa:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    30ac:	7bfb      	ldrb	r3, [r7, #15]
}
    30ae:	4618      	mov	r0, r3
    30b0:	f107 0714 	add.w	r7, r7, #20
    30b4:	46bd      	mov	sp, r7
    30b6:	bc80      	pop	{r7}
    30b8:	4770      	bx	lr
    30ba:	bf00      	nop

000030bc <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    30bc:	b480      	push	{r7}
    30be:	b085      	sub	sp, #20
    30c0:	af00      	add	r7, sp, #0
    30c2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    30c4:	f04f 0300 	mov.w	r3, #0
    30c8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    30ca:	687a      	ldr	r2, [r7, #4]
    30cc:	f240 6358 	movw	r3, #1624	; 0x658
    30d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30d4:	429a      	cmp	r2, r3
    30d6:	d007      	beq.n	30e8 <MSS_UART_get_tx_status+0x2c>
    30d8:	687a      	ldr	r2, [r7, #4]
    30da:	f240 6330 	movw	r3, #1584	; 0x630
    30de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30e2:	429a      	cmp	r2, r3
    30e4:	d000      	beq.n	30e8 <MSS_UART_get_tx_status+0x2c>
    30e6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    30e8:	687a      	ldr	r2, [r7, #4]
    30ea:	f240 6358 	movw	r3, #1624	; 0x658
    30ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30f2:	429a      	cmp	r2, r3
    30f4:	d006      	beq.n	3104 <MSS_UART_get_tx_status+0x48>
    30f6:	687a      	ldr	r2, [r7, #4]
    30f8:	f240 6330 	movw	r3, #1584	; 0x630
    30fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3100:	429a      	cmp	r2, r3
    3102:	d10f      	bne.n	3124 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    3104:	687b      	ldr	r3, [r7, #4]
    3106:	681b      	ldr	r3, [r3, #0]
    3108:	7d1b      	ldrb	r3, [r3, #20]
    310a:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    310c:	687b      	ldr	r3, [r7, #4]
    310e:	7a9a      	ldrb	r2, [r3, #10]
    3110:	7bfb      	ldrb	r3, [r7, #15]
    3112:	ea42 0303 	orr.w	r3, r2, r3
    3116:	b2da      	uxtb	r2, r3
    3118:	687b      	ldr	r3, [r7, #4]
    311a:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    311c:	7bfb      	ldrb	r3, [r7, #15]
    311e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    3122:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    3124:	7bfb      	ldrb	r3, [r7, #15]
}
    3126:	4618      	mov	r0, r3
    3128:	f107 0714 	add.w	r7, r7, #20
    312c:	46bd      	mov	sp, r7
    312e:	bc80      	pop	{r7}
    3130:	4770      	bx	lr
    3132:	bf00      	nop

00003134 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3134:	b480      	push	{r7}
    3136:	b083      	sub	sp, #12
    3138:	af00      	add	r7, sp, #0
    313a:	4603      	mov	r3, r0
    313c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    313e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3142:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3146:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    314a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    314e:	88f9      	ldrh	r1, [r7, #6]
    3150:	f001 011f 	and.w	r1, r1, #31
    3154:	f04f 0001 	mov.w	r0, #1
    3158:	fa00 f101 	lsl.w	r1, r0, r1
    315c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3160:	f107 070c 	add.w	r7, r7, #12
    3164:	46bd      	mov	sp, r7
    3166:	bc80      	pop	{r7}
    3168:	4770      	bx	lr
    316a:	bf00      	nop

0000316c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    316c:	b480      	push	{r7}
    316e:	b083      	sub	sp, #12
    3170:	af00      	add	r7, sp, #0
    3172:	4603      	mov	r3, r0
    3174:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3176:	f24e 1300 	movw	r3, #57600	; 0xe100
    317a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    317e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3182:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3186:	88f9      	ldrh	r1, [r7, #6]
    3188:	f001 011f 	and.w	r1, r1, #31
    318c:	f04f 0001 	mov.w	r0, #1
    3190:	fa00 f101 	lsl.w	r1, r0, r1
    3194:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    319c:	f107 070c 	add.w	r7, r7, #12
    31a0:	46bd      	mov	sp, r7
    31a2:	bc80      	pop	{r7}
    31a4:	4770      	bx	lr
    31a6:	bf00      	nop

000031a8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    31a8:	b580      	push	{r7, lr}
    31aa:	b082      	sub	sp, #8
    31ac:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    31ae:	f242 0300 	movw	r3, #8192	; 0x2000
    31b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    31b6:	f242 0200 	movw	r2, #8192	; 0x2000
    31ba:	f2ce 0204 	movt	r2, #57348	; 0xe004
    31be:	6b12      	ldr	r2, [r2, #48]	; 0x30
    31c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    31c4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    31c6:	f04f 0300 	mov.w	r3, #0
    31ca:	607b      	str	r3, [r7, #4]
    31cc:	e00e      	b.n	31ec <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    31ce:	687a      	ldr	r2, [r7, #4]
    31d0:	f242 53c8 	movw	r3, #9672	; 0x25c8
    31d4:	f2c0 0301 	movt	r3, #1
    31d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    31dc:	b21b      	sxth	r3, r3
    31de:	4618      	mov	r0, r3
    31e0:	f7ff ffc4 	bl	316c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    31e4:	687b      	ldr	r3, [r7, #4]
    31e6:	f103 0301 	add.w	r3, r3, #1
    31ea:	607b      	str	r3, [r7, #4]
    31ec:	687b      	ldr	r3, [r7, #4]
    31ee:	2b1f      	cmp	r3, #31
    31f0:	d9ed      	bls.n	31ce <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    31f2:	f242 0300 	movw	r3, #8192	; 0x2000
    31f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    31fa:	f242 0200 	movw	r2, #8192	; 0x2000
    31fe:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3202:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3204:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3208:	631a      	str	r2, [r3, #48]	; 0x30
}
    320a:	f107 0708 	add.w	r7, r7, #8
    320e:	46bd      	mov	sp, r7
    3210:	bd80      	pop	{r7, pc}
    3212:	bf00      	nop

00003214 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3214:	b480      	push	{r7}
    3216:	b085      	sub	sp, #20
    3218:	af00      	add	r7, sp, #0
    321a:	4603      	mov	r3, r0
    321c:	6039      	str	r1, [r7, #0]
    321e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3220:	79fb      	ldrb	r3, [r7, #7]
    3222:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3224:	68fb      	ldr	r3, [r7, #12]
    3226:	2b1f      	cmp	r3, #31
    3228:	d900      	bls.n	322c <MSS_GPIO_config+0x18>
    322a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    322c:	68fb      	ldr	r3, [r7, #12]
    322e:	2b1f      	cmp	r3, #31
    3230:	d808      	bhi.n	3244 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    3232:	68fa      	ldr	r2, [r7, #12]
    3234:	f242 5348 	movw	r3, #9544	; 0x2548
    3238:	f2c0 0301 	movt	r3, #1
    323c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3240:	683a      	ldr	r2, [r7, #0]
    3242:	601a      	str	r2, [r3, #0]
    }
}
    3244:	f107 0714 	add.w	r7, r7, #20
    3248:	46bd      	mov	sp, r7
    324a:	bc80      	pop	{r7}
    324c:	4770      	bx	lr
    324e:	bf00      	nop

00003250 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3250:	b480      	push	{r7}
    3252:	b085      	sub	sp, #20
    3254:	af00      	add	r7, sp, #0
    3256:	4602      	mov	r2, r0
    3258:	460b      	mov	r3, r1
    325a:	71fa      	strb	r2, [r7, #7]
    325c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    325e:	79fb      	ldrb	r3, [r7, #7]
    3260:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3262:	68fb      	ldr	r3, [r7, #12]
    3264:	2b1f      	cmp	r3, #31
    3266:	d900      	bls.n	326a <MSS_GPIO_set_output+0x1a>
    3268:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    326a:	68fb      	ldr	r3, [r7, #12]
    326c:	2b1f      	cmp	r3, #31
    326e:	d809      	bhi.n	3284 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3270:	f240 0300 	movw	r3, #0
    3274:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3278:	68fa      	ldr	r2, [r7, #12]
    327a:	79b9      	ldrb	r1, [r7, #6]
    327c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3284:	f107 0714 	add.w	r7, r7, #20
    3288:	46bd      	mov	sp, r7
    328a:	bc80      	pop	{r7}
    328c:	4770      	bx	lr
    328e:	bf00      	nop

00003290 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    3290:	b480      	push	{r7}
    3292:	b087      	sub	sp, #28
    3294:	af00      	add	r7, sp, #0
    3296:	4602      	mov	r2, r0
    3298:	460b      	mov	r3, r1
    329a:	71fa      	strb	r2, [r7, #7]
    329c:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    329e:	79fb      	ldrb	r3, [r7, #7]
    32a0:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    32a2:	697b      	ldr	r3, [r7, #20]
    32a4:	2b1f      	cmp	r3, #31
    32a6:	d900      	bls.n	32aa <MSS_GPIO_drive_inout+0x1a>
    32a8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    32aa:	697b      	ldr	r3, [r7, #20]
    32ac:	2b1f      	cmp	r3, #31
    32ae:	d87d      	bhi.n	33ac <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    32b0:	79bb      	ldrb	r3, [r7, #6]
    32b2:	2b01      	cmp	r3, #1
    32b4:	d004      	beq.n	32c0 <MSS_GPIO_drive_inout+0x30>
    32b6:	2b02      	cmp	r3, #2
    32b8:	d060      	beq.n	337c <MSS_GPIO_drive_inout+0xec>
    32ba:	2b00      	cmp	r3, #0
    32bc:	d02e      	beq.n	331c <MSS_GPIO_drive_inout+0x8c>
    32be:	e074      	b.n	33aa <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    32c0:	f243 0300 	movw	r3, #12288	; 0x3000
    32c4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    32c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    32cc:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    32ce:	697b      	ldr	r3, [r7, #20]
    32d0:	f04f 0201 	mov.w	r2, #1
    32d4:	fa02 f303 	lsl.w	r3, r2, r3
    32d8:	68fa      	ldr	r2, [r7, #12]
    32da:	ea42 0303 	orr.w	r3, r2, r3
    32de:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    32e0:	f243 0300 	movw	r3, #12288	; 0x3000
    32e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    32e8:	68fa      	ldr	r2, [r7, #12]
    32ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    32ee:	697a      	ldr	r2, [r7, #20]
    32f0:	f242 5348 	movw	r3, #9544	; 0x2548
    32f4:	f2c0 0301 	movt	r3, #1
    32f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    32fc:	681b      	ldr	r3, [r3, #0]
    32fe:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3300:	693b      	ldr	r3, [r7, #16]
    3302:	f043 0304 	orr.w	r3, r3, #4
    3306:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3308:	697a      	ldr	r2, [r7, #20]
    330a:	f242 5348 	movw	r3, #9544	; 0x2548
    330e:	f2c0 0301 	movt	r3, #1
    3312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3316:	693a      	ldr	r2, [r7, #16]
    3318:	601a      	str	r2, [r3, #0]
            break;
    331a:	e047      	b.n	33ac <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    331c:	f243 0300 	movw	r3, #12288	; 0x3000
    3320:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3328:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    332a:	697b      	ldr	r3, [r7, #20]
    332c:	f04f 0201 	mov.w	r2, #1
    3330:	fa02 f303 	lsl.w	r3, r2, r3
    3334:	ea6f 0303 	mvn.w	r3, r3
    3338:	68fa      	ldr	r2, [r7, #12]
    333a:	ea02 0303 	and.w	r3, r2, r3
    333e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3340:	f243 0300 	movw	r3, #12288	; 0x3000
    3344:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3348:	68fa      	ldr	r2, [r7, #12]
    334a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    334e:	697a      	ldr	r2, [r7, #20]
    3350:	f242 5348 	movw	r3, #9544	; 0x2548
    3354:	f2c0 0301 	movt	r3, #1
    3358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    335c:	681b      	ldr	r3, [r3, #0]
    335e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3360:	693b      	ldr	r3, [r7, #16]
    3362:	f043 0304 	orr.w	r3, r3, #4
    3366:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3368:	697a      	ldr	r2, [r7, #20]
    336a:	f242 5348 	movw	r3, #9544	; 0x2548
    336e:	f2c0 0301 	movt	r3, #1
    3372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3376:	693a      	ldr	r2, [r7, #16]
    3378:	601a      	str	r2, [r3, #0]
            break;
    337a:	e017      	b.n	33ac <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    337c:	697a      	ldr	r2, [r7, #20]
    337e:	f242 5348 	movw	r3, #9544	; 0x2548
    3382:	f2c0 0301 	movt	r3, #1
    3386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    338a:	681b      	ldr	r3, [r3, #0]
    338c:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    338e:	693b      	ldr	r3, [r7, #16]
    3390:	f023 0304 	bic.w	r3, r3, #4
    3394:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3396:	697a      	ldr	r2, [r7, #20]
    3398:	f242 5348 	movw	r3, #9544	; 0x2548
    339c:	f2c0 0301 	movt	r3, #1
    33a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    33a4:	693a      	ldr	r2, [r7, #16]
    33a6:	601a      	str	r2, [r3, #0]
            break;
    33a8:	e000      	b.n	33ac <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    33aa:	be00      	bkpt	0x0000
            break;
        }
    }
}
    33ac:	f107 071c 	add.w	r7, r7, #28
    33b0:	46bd      	mov	sp, r7
    33b2:	bc80      	pop	{r7}
    33b4:	4770      	bx	lr
    33b6:	bf00      	nop

000033b8 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    33b8:	b580      	push	{r7, lr}
    33ba:	b084      	sub	sp, #16
    33bc:	af00      	add	r7, sp, #0
    33be:	4603      	mov	r3, r0
    33c0:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    33c2:	79fb      	ldrb	r3, [r7, #7]
    33c4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    33c6:	68fb      	ldr	r3, [r7, #12]
    33c8:	2b1f      	cmp	r3, #31
    33ca:	d900      	bls.n	33ce <MSS_GPIO_enable_irq+0x16>
    33cc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    33ce:	68fb      	ldr	r3, [r7, #12]
    33d0:	2b1f      	cmp	r3, #31
    33d2:	d81e      	bhi.n	3412 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    33d4:	68fa      	ldr	r2, [r7, #12]
    33d6:	f242 5348 	movw	r3, #9544	; 0x2548
    33da:	f2c0 0301 	movt	r3, #1
    33de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    33e2:	681b      	ldr	r3, [r3, #0]
    33e4:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    33e6:	68fa      	ldr	r2, [r7, #12]
    33e8:	f242 5348 	movw	r3, #9544	; 0x2548
    33ec:	f2c0 0301 	movt	r3, #1
    33f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    33f4:	68ba      	ldr	r2, [r7, #8]
    33f6:	f042 0208 	orr.w	r2, r2, #8
    33fa:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    33fc:	68fa      	ldr	r2, [r7, #12]
    33fe:	f242 53c8 	movw	r3, #9672	; 0x25c8
    3402:	f2c0 0301 	movt	r3, #1
    3406:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    340a:	b21b      	sxth	r3, r3
    340c:	4618      	mov	r0, r3
    340e:	f7ff fe91 	bl	3134 <NVIC_EnableIRQ>
    }
}
    3412:	f107 0710 	add.w	r7, r7, #16
    3416:	46bd      	mov	sp, r7
    3418:	bd80      	pop	{r7, pc}
    341a:	bf00      	nop

0000341c <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    341c:	b480      	push	{r7}
    341e:	b085      	sub	sp, #20
    3420:	af00      	add	r7, sp, #0
    3422:	4603      	mov	r3, r0
    3424:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    3426:	79fb      	ldrb	r3, [r7, #7]
    3428:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    342a:	68fb      	ldr	r3, [r7, #12]
    342c:	2b1f      	cmp	r3, #31
    342e:	d900      	bls.n	3432 <MSS_GPIO_disable_irq+0x16>
    3430:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3432:	68fb      	ldr	r3, [r7, #12]
    3434:	2b1f      	cmp	r3, #31
    3436:	d813      	bhi.n	3460 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    3438:	68fa      	ldr	r2, [r7, #12]
    343a:	f242 5348 	movw	r3, #9544	; 0x2548
    343e:	f2c0 0301 	movt	r3, #1
    3442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3446:	681b      	ldr	r3, [r3, #0]
    3448:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    344a:	68fa      	ldr	r2, [r7, #12]
    344c:	f242 5348 	movw	r3, #9544	; 0x2548
    3450:	f2c0 0301 	movt	r3, #1
    3454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3458:	68ba      	ldr	r2, [r7, #8]
    345a:	f022 0208 	bic.w	r2, r2, #8
    345e:	601a      	str	r2, [r3, #0]
    }
}
    3460:	f107 0714 	add.w	r7, r7, #20
    3464:	46bd      	mov	sp, r7
    3466:	bc80      	pop	{r7}
    3468:	4770      	bx	lr
    346a:	bf00      	nop

0000346c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    346c:	b580      	push	{r7, lr}
    346e:	b084      	sub	sp, #16
    3470:	af00      	add	r7, sp, #0
    3472:	4603      	mov	r3, r0
    3474:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3476:	79fb      	ldrb	r3, [r7, #7]
    3478:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    347a:	68fb      	ldr	r3, [r7, #12]
    347c:	2b1f      	cmp	r3, #31
    347e:	d900      	bls.n	3482 <MSS_GPIO_clear_irq+0x16>
    3480:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3482:	68fb      	ldr	r3, [r7, #12]
    3484:	2b1f      	cmp	r3, #31
    3486:	d815      	bhi.n	34b4 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    3488:	f243 0300 	movw	r3, #12288	; 0x3000
    348c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3490:	68fa      	ldr	r2, [r7, #12]
    3492:	f04f 0101 	mov.w	r1, #1
    3496:	fa01 f202 	lsl.w	r2, r1, r2
    349a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    349e:	68fa      	ldr	r2, [r7, #12]
    34a0:	f242 53c8 	movw	r3, #9672	; 0x25c8
    34a4:	f2c0 0301 	movt	r3, #1
    34a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    34ac:	b21b      	sxth	r3, r3
    34ae:	4618      	mov	r0, r3
    34b0:	f7ff fe5c 	bl	316c <NVIC_ClearPendingIRQ>
    }
}
    34b4:	f107 0710 	add.w	r7, r7, #16
    34b8:	46bd      	mov	sp, r7
    34ba:	bd80      	pop	{r7, pc}

000034bc <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    34bc:	b480      	push	{r7}
    34be:	b085      	sub	sp, #20
    34c0:	af00      	add	r7, sp, #0
    34c2:	4603      	mov	r3, r0
    34c4:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    34c6:	f04f 0300 	mov.w	r3, #0
    34ca:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    34cc:	79fb      	ldrb	r3, [r7, #7]
    34ce:	2b00      	cmp	r3, #0
    34d0:	d000      	beq.n	34d4 <ACE_get_channel_type+0x18>
    34d2:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    34d4:	79fb      	ldrb	r3, [r7, #7]
    34d6:	2b00      	cmp	r3, #0
    34d8:	d107      	bne.n	34ea <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    34da:	79fa      	ldrb	r2, [r7, #7]
    34dc:	f240 53c0 	movw	r3, #1472	; 0x5c0
    34e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34e4:	5c9b      	ldrb	r3, [r3, r2]
    34e6:	73fb      	strb	r3, [r7, #15]
    34e8:	e002      	b.n	34f0 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    34ea:	f04f 0300 	mov.w	r3, #0
    34ee:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    34f0:	7bfb      	ldrb	r3, [r7, #15]
}
    34f2:	4618      	mov	r0, r3
    34f4:	f107 0714 	add.w	r7, r7, #20
    34f8:	46bd      	mov	sp, r7
    34fa:	bc80      	pop	{r7}
    34fc:	4770      	bx	lr
    34fe:	bf00      	nop

00003500 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3500:	b480      	push	{r7}
    3502:	b085      	sub	sp, #20
    3504:	af00      	add	r7, sp, #0
    3506:	4602      	mov	r2, r0
    3508:	460b      	mov	r3, r1
    350a:	71fa      	strb	r2, [r7, #7]
    350c:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    350e:	79fa      	ldrb	r2, [r7, #7]
    3510:	f240 0318 	movw	r3, #24
    3514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3518:	ea4f 1202 	mov.w	r2, r2, lsl #4
    351c:	4413      	add	r3, r2
    351e:	791b      	ldrb	r3, [r3, #4]
    3520:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    3522:	7bbb      	ldrb	r3, [r7, #14]
    3524:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3528:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    352a:	7bfb      	ldrb	r3, [r7, #15]
    352c:	f240 0210 	movw	r2, #16
    3530:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3534:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3538:	4413      	add	r3, r2
    353a:	885b      	ldrh	r3, [r3, #2]
    353c:	88ba      	ldrh	r2, [r7, #4]
    353e:	fb02 f203 	mul.w	r2, r2, r3
    3542:	7bf9      	ldrb	r1, [r7, #15]
    3544:	f240 0310 	movw	r3, #16
    3548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    354c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    3550:	fbb2 f3f3 	udiv	r3, r2, r3
    3554:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    3556:	68bb      	ldr	r3, [r7, #8]
}
    3558:	4618      	mov	r0, r3
    355a:	f107 0714 	add.w	r7, r7, #20
    355e:	46bd      	mov	sp, r7
    3560:	bc80      	pop	{r7}
    3562:	4770      	bx	lr

00003564 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    3564:	b480      	push	{r7}
    3566:	b087      	sub	sp, #28
    3568:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    356a:	f240 0300 	movw	r3, #0
    356e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3572:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    3576:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    3578:	f240 0300 	movw	r3, #0
    357c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3580:	f04f 0200 	mov.w	r2, #0
    3584:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3588:	f04f 0300 	mov.w	r3, #0
    358c:	71fb      	strb	r3, [r7, #7]
    358e:	e039      	b.n	3604 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    3590:	79fb      	ldrb	r3, [r7, #7]
    3592:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3596:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    3598:	f240 0200 	movw	r2, #0
    359c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    35a0:	7c79      	ldrb	r1, [r7, #17]
    35a2:	460b      	mov	r3, r1
    35a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    35a8:	440b      	add	r3, r1
    35aa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    35ae:	4413      	add	r3, r2
    35b0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    35b4:	791b      	ldrb	r3, [r3, #4]
    35b6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    35b8:	79fb      	ldrb	r3, [r7, #7]
    35ba:	f003 0301 	and.w	r3, r3, #1
    35be:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    35c0:	7cfb      	ldrb	r3, [r7, #19]
    35c2:	2b00      	cmp	r3, #0
    35c4:	d00d      	beq.n	35e2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    35c6:	79f9      	ldrb	r1, [r7, #7]
    35c8:	7cbb      	ldrb	r3, [r7, #18]
    35ca:	ea4f 1353 	mov.w	r3, r3, lsr #5
    35ce:	b2db      	uxtb	r3, r3
    35d0:	461a      	mov	r2, r3
    35d2:	f002 0203 	and.w	r2, r2, #3
    35d6:	f240 53b4 	movw	r3, #1460	; 0x5b4
    35da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35de:	545a      	strb	r2, [r3, r1]
    35e0:	e00c      	b.n	35fc <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    35e2:	79f9      	ldrb	r1, [r7, #7]
    35e4:	7cbb      	ldrb	r3, [r7, #18]
    35e6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    35ea:	b2db      	uxtb	r3, r3
    35ec:	461a      	mov	r2, r3
    35ee:	f002 0203 	and.w	r2, r2, #3
    35f2:	f240 53b4 	movw	r3, #1460	; 0x5b4
    35f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35fa:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    35fc:	79fb      	ldrb	r3, [r7, #7]
    35fe:	f103 0301 	add.w	r3, r3, #1
    3602:	71fb      	strb	r3, [r7, #7]
    3604:	79fb      	ldrb	r3, [r7, #7]
    3606:	2b09      	cmp	r3, #9
    3608:	d9c2      	bls.n	3590 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    360a:	f04f 0300 	mov.w	r3, #0
    360e:	60bb      	str	r3, [r7, #8]
    3610:	e073      	b.n	36fa <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    3612:	68ba      	ldr	r2, [r7, #8]
    3614:	f240 0318 	movw	r3, #24
    3618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    361c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3620:	4413      	add	r3, r2
    3622:	791b      	ldrb	r3, [r3, #4]
    3624:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    3626:	7dba      	ldrb	r2, [r7, #22]
    3628:	f242 6338 	movw	r3, #9784	; 0x2638
    362c:	f2c0 0301 	movt	r3, #1
    3630:	5c9b      	ldrb	r3, [r3, r2]
    3632:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    3634:	7dba      	ldrb	r2, [r7, #22]
    3636:	f242 6308 	movw	r3, #9736	; 0x2608
    363a:	f2c0 0301 	movt	r3, #1
    363e:	5c9b      	ldrb	r3, [r3, r2]
    3640:	2b01      	cmp	r3, #1
    3642:	d007      	beq.n	3654 <ace_init_convert+0xf0>
    3644:	2b02      	cmp	r3, #2
    3646:	d027      	beq.n	3698 <ace_init_convert+0x134>
    3648:	2b00      	cmp	r3, #0
    364a:	d147      	bne.n	36dc <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    364c:	f04f 0300 	mov.w	r3, #0
    3650:	75fb      	strb	r3, [r7, #23]
                break;
    3652:	e047      	b.n	36e4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3654:	7d3b      	ldrb	r3, [r7, #20]
    3656:	2bff      	cmp	r3, #255	; 0xff
    3658:	d100      	bne.n	365c <ace_init_convert+0xf8>
    365a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    365c:	f240 0200 	movw	r2, #0
    3660:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3664:	7d39      	ldrb	r1, [r7, #20]
    3666:	460b      	mov	r3, r1
    3668:	ea4f 0343 	mov.w	r3, r3, lsl #1
    366c:	440b      	add	r3, r1
    366e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3672:	4413      	add	r3, r2
    3674:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3678:	7a1b      	ldrb	r3, [r3, #8]
    367a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    367c:	7d7b      	ldrb	r3, [r7, #21]
    367e:	f003 0301 	and.w	r3, r3, #1
    3682:	b2db      	uxtb	r3, r3
    3684:	2b00      	cmp	r3, #0
    3686:	d003      	beq.n	3690 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    3688:	f04f 0300 	mov.w	r3, #0
    368c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    368e:	e029      	b.n	36e4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    3690:	f04f 0301 	mov.w	r3, #1
    3694:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3696:	e025      	b.n	36e4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3698:	7d3b      	ldrb	r3, [r7, #20]
    369a:	2bff      	cmp	r3, #255	; 0xff
    369c:	d100      	bne.n	36a0 <ace_init_convert+0x13c>
    369e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    36a0:	f240 0200 	movw	r2, #0
    36a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    36a8:	7d39      	ldrb	r1, [r7, #20]
    36aa:	460b      	mov	r3, r1
    36ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    36b0:	440b      	add	r3, r1
    36b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    36b6:	4413      	add	r3, r2
    36b8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    36bc:	791b      	ldrb	r3, [r3, #4]
    36be:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    36c0:	7d7b      	ldrb	r3, [r7, #21]
    36c2:	f003 0301 	and.w	r3, r3, #1
    36c6:	b2db      	uxtb	r3, r3
    36c8:	2b00      	cmp	r3, #0
    36ca:	d003      	beq.n	36d4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    36cc:	f04f 0300 	mov.w	r3, #0
    36d0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    36d2:	e007      	b.n	36e4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    36d4:	f04f 0302 	mov.w	r3, #2
    36d8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    36da:	e003      	b.n	36e4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    36dc:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    36de:	f04f 0300 	mov.w	r3, #0
    36e2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    36e4:	68ba      	ldr	r2, [r7, #8]
    36e6:	f240 53c0 	movw	r3, #1472	; 0x5c0
    36ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36ee:	7df9      	ldrb	r1, [r7, #23]
    36f0:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    36f2:	68bb      	ldr	r3, [r7, #8]
    36f4:	f103 0301 	add.w	r3, r3, #1
    36f8:	60bb      	str	r3, [r7, #8]
    36fa:	68bb      	ldr	r3, [r7, #8]
    36fc:	2b00      	cmp	r3, #0
    36fe:	dd88      	ble.n	3612 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3700:	f240 0300 	movw	r3, #0
    3704:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3708:	68fa      	ldr	r2, [r7, #12]
    370a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    370e:	f107 071c 	add.w	r7, r7, #28
    3712:	46bd      	mov	sp, r7
    3714:	bc80      	pop	{r7}
    3716:	4770      	bx	lr

00003718 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3718:	b480      	push	{r7}
    371a:	b08d      	sub	sp, #52	; 0x34
    371c:	af00      	add	r7, sp, #0
    371e:	4602      	mov	r2, r0
    3720:	460b      	mov	r3, r1
    3722:	71fa      	strb	r2, [r7, #7]
    3724:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3726:	79fa      	ldrb	r2, [r7, #7]
    3728:	f240 0318 	movw	r3, #24
    372c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3730:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3734:	4413      	add	r3, r2
    3736:	791b      	ldrb	r3, [r3, #4]
    3738:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    373a:	7cbb      	ldrb	r3, [r7, #18]
    373c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3740:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    3742:	7cba      	ldrb	r2, [r7, #18]
    3744:	f242 6368 	movw	r3, #9832	; 0x2668
    3748:	f2c0 0301 	movt	r3, #1
    374c:	5c9b      	ldrb	r3, [r3, r2]
    374e:	2bff      	cmp	r3, #255	; 0xff
    3750:	d11c      	bne.n	378c <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    3752:	7cfb      	ldrb	r3, [r7, #19]
    3754:	f240 0210 	movw	r2, #16
    3758:	f2c2 0200 	movt	r2, #8192	; 0x2000
    375c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3760:	4413      	add	r3, r2
    3762:	885b      	ldrh	r3, [r3, #2]
    3764:	88ba      	ldrh	r2, [r7, #4]
    3766:	fb02 f203 	mul.w	r2, r2, r3
    376a:	f240 1301 	movw	r3, #257	; 0x101
    376e:	f2c0 0310 	movt	r3, #16
    3772:	fba3 1302 	umull	r1, r3, r3, r2
    3776:	ebc3 0202 	rsb	r2, r3, r2
    377a:	ea4f 0252 	mov.w	r2, r2, lsr #1
    377e:	4413      	add	r3, r2
    3780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    3784:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    3786:	697b      	ldr	r3, [r7, #20]
    3788:	60fb      	str	r3, [r7, #12]
    378a:	e03d      	b.n	3808 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    378c:	7cba      	ldrb	r2, [r7, #18]
    378e:	f242 6398 	movw	r3, #9880	; 0x2698
    3792:	f2c0 0301 	movt	r3, #1
    3796:	5c9b      	ldrb	r3, [r3, r2]
    3798:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    379a:	7efa      	ldrb	r2, [r7, #27]
    379c:	f240 53b4 	movw	r3, #1460	; 0x5b4
    37a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37a4:	5c9b      	ldrb	r3, [r3, r2]
    37a6:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    37a8:	88bb      	ldrh	r3, [r7, #4]
    37aa:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    37ac:	f640 73ff 	movw	r3, #4095	; 0xfff
    37b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    37b2:	7eba      	ldrb	r2, [r7, #26]
    37b4:	f242 63c8 	movw	r3, #9928	; 0x26c8
    37b8:	f2c0 0301 	movt	r3, #1
    37bc:	5c9b      	ldrb	r3, [r3, r2]
    37be:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    37c0:	7eba      	ldrb	r2, [r7, #26]
    37c2:	f242 63cc 	movw	r3, #9932	; 0x26cc
    37c6:	f2c0 0301 	movt	r3, #1
    37ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    37ce:	b21b      	sxth	r3, r3
    37d0:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    37d2:	7cfb      	ldrb	r3, [r7, #19]
    37d4:	f240 0210 	movw	r2, #16
    37d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37e0:	4413      	add	r3, r2
    37e2:	885b      	ldrh	r3, [r3, #2]
    37e4:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    37e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    37e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    37ea:	ebc3 0302 	rsb	r3, r3, r2
    37ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    37f0:	6a39      	ldr	r1, [r7, #32]
    37f2:	fb01 f202 	mul.w	r2, r1, r2
    37f6:	fb02 f203 	mul.w	r2, r2, r3
    37fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    37fc:	fb92 f3f3 	sdiv	r3, r2, r3
    3800:	69fa      	ldr	r2, [r7, #28]
    3802:	ebc3 0302 	rsb	r3, r3, r2
    3806:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    3808:	68fb      	ldr	r3, [r7, #12]
}
    380a:	4618      	mov	r0, r3
    380c:	f107 0734 	add.w	r7, r7, #52	; 0x34
    3810:	46bd      	mov	sp, r7
    3812:	bc80      	pop	{r7}
    3814:	4770      	bx	lr
    3816:	bf00      	nop

00003818 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3818:	b580      	push	{r7, lr}
    381a:	b086      	sub	sp, #24
    381c:	af00      	add	r7, sp, #0
    381e:	4602      	mov	r2, r0
    3820:	460b      	mov	r3, r1
    3822:	71fa      	strb	r2, [r7, #7]
    3824:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    3826:	f04f 0300 	mov.w	r3, #0
    382a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    382c:	79fb      	ldrb	r3, [r7, #7]
    382e:	2b00      	cmp	r3, #0
    3830:	d000      	beq.n	3834 <ACE_convert_to_mA+0x1c>
    3832:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    3834:	79fb      	ldrb	r3, [r7, #7]
    3836:	2b00      	cmp	r3, #0
    3838:	d142      	bne.n	38c0 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    383a:	79fa      	ldrb	r2, [r7, #7]
    383c:	f240 0318 	movw	r3, #24
    3840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3844:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3848:	4413      	add	r3, r2
    384a:	791b      	ldrb	r3, [r3, #4]
    384c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    384e:	7bbb      	ldrb	r3, [r7, #14]
    3850:	2b2f      	cmp	r3, #47	; 0x2f
    3852:	d900      	bls.n	3856 <ACE_convert_to_mA+0x3e>
    3854:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3856:	7bba      	ldrb	r2, [r7, #14]
    3858:	f242 6308 	movw	r3, #9736	; 0x2608
    385c:	f2c0 0301 	movt	r3, #1
    3860:	5c9b      	ldrb	r3, [r3, r2]
    3862:	2b01      	cmp	r3, #1
    3864:	d12c      	bne.n	38c0 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3866:	7bbb      	ldrb	r3, [r7, #14]
    3868:	f003 0304 	and.w	r3, r3, #4
    386c:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3870:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3872:	7bbb      	ldrb	r3, [r7, #14]
    3874:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3878:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    387c:	b2db      	uxtb	r3, r3
    387e:	4413      	add	r3, r2
    3880:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3882:	7bfb      	ldrb	r3, [r7, #15]
    3884:	2b03      	cmp	r3, #3
    3886:	d81b      	bhi.n	38c0 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    3888:	7bfa      	ldrb	r2, [r7, #15]
    388a:	f242 43dc 	movw	r3, #9436	; 0x24dc
    388e:	f2c0 0301 	movt	r3, #1
    3892:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3896:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3898:	79fa      	ldrb	r2, [r7, #7]
    389a:	88bb      	ldrh	r3, [r7, #4]
    389c:	4610      	mov	r0, r2
    389e:	4619      	mov	r1, r3
    38a0:	f7ff ff3a 	bl	3718 <ACE_convert_to_mV>
    38a4:	4603      	mov	r3, r0
    38a6:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    38a8:	697a      	ldr	r2, [r7, #20]
    38aa:	4613      	mov	r3, r2
    38ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b0:	4413      	add	r3, r2
    38b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b6:	461a      	mov	r2, r3
    38b8:	693b      	ldr	r3, [r7, #16]
    38ba:	fbb2 f3f3 	udiv	r3, r2, r3
    38be:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    38c0:	68bb      	ldr	r3, [r7, #8]
}
    38c2:	4618      	mov	r0, r3
    38c4:	f107 0718 	add.w	r7, r7, #24
    38c8:	46bd      	mov	sp, r7
    38ca:	bd80      	pop	{r7, pc}

000038cc <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    38cc:	b580      	push	{r7, lr}
    38ce:	b086      	sub	sp, #24
    38d0:	af00      	add	r7, sp, #0
    38d2:	4602      	mov	r2, r0
    38d4:	460b      	mov	r3, r1
    38d6:	71fa      	strb	r2, [r7, #7]
    38d8:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    38da:	f04f 0300 	mov.w	r3, #0
    38de:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    38e0:	79fb      	ldrb	r3, [r7, #7]
    38e2:	2b00      	cmp	r3, #0
    38e4:	d000      	beq.n	38e8 <ACE_convert_to_uA+0x1c>
    38e6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    38e8:	79fb      	ldrb	r3, [r7, #7]
    38ea:	2b00      	cmp	r3, #0
    38ec:	d13f      	bne.n	396e <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    38ee:	79fa      	ldrb	r2, [r7, #7]
    38f0:	f240 0318 	movw	r3, #24
    38f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    38fc:	4413      	add	r3, r2
    38fe:	791b      	ldrb	r3, [r3, #4]
    3900:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3902:	7bbb      	ldrb	r3, [r7, #14]
    3904:	2b2f      	cmp	r3, #47	; 0x2f
    3906:	d900      	bls.n	390a <ACE_convert_to_uA+0x3e>
    3908:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    390a:	7bba      	ldrb	r2, [r7, #14]
    390c:	f242 6308 	movw	r3, #9736	; 0x2608
    3910:	f2c0 0301 	movt	r3, #1
    3914:	5c9b      	ldrb	r3, [r3, r2]
    3916:	2b01      	cmp	r3, #1
    3918:	d129      	bne.n	396e <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    391a:	7bbb      	ldrb	r3, [r7, #14]
    391c:	f003 0304 	and.w	r3, r3, #4
    3920:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3924:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3926:	7bbb      	ldrb	r3, [r7, #14]
    3928:	f003 0330 	and.w	r3, r3, #48	; 0x30
    392c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3930:	b2db      	uxtb	r3, r3
    3932:	4413      	add	r3, r2
    3934:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3936:	7bfb      	ldrb	r3, [r7, #15]
    3938:	2b03      	cmp	r3, #3
    393a:	d818      	bhi.n	396e <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    393c:	7bfa      	ldrb	r2, [r7, #15]
    393e:	f242 43dc 	movw	r3, #9436	; 0x24dc
    3942:	f2c0 0301 	movt	r3, #1
    3946:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    394a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    394c:	79fa      	ldrb	r2, [r7, #7]
    394e:	88bb      	ldrh	r3, [r7, #4]
    3950:	4610      	mov	r0, r2
    3952:	4619      	mov	r1, r3
    3954:	f7ff fee0 	bl	3718 <ACE_convert_to_mV>
    3958:	4603      	mov	r3, r0
    395a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    395c:	697b      	ldr	r3, [r7, #20]
    395e:	f644 6220 	movw	r2, #20000	; 0x4e20
    3962:	fb02 f203 	mul.w	r2, r2, r3
    3966:	693b      	ldr	r3, [r7, #16]
    3968:	fbb2 f3f3 	udiv	r3, r2, r3
    396c:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    396e:	68bb      	ldr	r3, [r7, #8]
}
    3970:	4618      	mov	r0, r3
    3972:	f107 0718 	add.w	r7, r7, #24
    3976:	46bd      	mov	sp, r7
    3978:	bd80      	pop	{r7, pc}
    397a:	bf00      	nop

0000397c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    397c:	b580      	push	{r7, lr}
    397e:	b084      	sub	sp, #16
    3980:	af00      	add	r7, sp, #0
    3982:	4602      	mov	r2, r0
    3984:	460b      	mov	r3, r1
    3986:	71fa      	strb	r2, [r7, #7]
    3988:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    398a:	79fa      	ldrb	r2, [r7, #7]
    398c:	88bb      	ldrh	r3, [r7, #4]
    398e:	4610      	mov	r0, r2
    3990:	4619      	mov	r1, r3
    3992:	f7ff fec1 	bl	3718 <ACE_convert_to_mV>
    3996:	4603      	mov	r3, r0
    3998:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    399a:	68fa      	ldr	r2, [r7, #12]
    399c:	4613      	mov	r3, r2
    399e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39a2:	4413      	add	r3, r2
    39a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39a8:	461a      	mov	r2, r3
    39aa:	f248 531f 	movw	r3, #34079	; 0x851f
    39ae:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    39b2:	fba3 1302 	umull	r1, r3, r3, r2
    39b6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    39ba:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    39bc:	68bb      	ldr	r3, [r7, #8]
}
    39be:	4618      	mov	r0, r3
    39c0:	f107 0710 	add.w	r7, r7, #16
    39c4:	46bd      	mov	sp, r7
    39c6:	bd80      	pop	{r7, pc}

000039c8 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    39c8:	b580      	push	{r7, lr}
    39ca:	b084      	sub	sp, #16
    39cc:	af00      	add	r7, sp, #0
    39ce:	4602      	mov	r2, r0
    39d0:	460b      	mov	r3, r1
    39d2:	71fa      	strb	r2, [r7, #7]
    39d4:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    39d6:	79fa      	ldrb	r2, [r7, #7]
    39d8:	88bb      	ldrh	r3, [r7, #4]
    39da:	4610      	mov	r0, r2
    39dc:	4619      	mov	r1, r3
    39de:	f7ff fe9b 	bl	3718 <ACE_convert_to_mV>
    39e2:	4603      	mov	r3, r0
    39e4:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    39e6:	68fb      	ldr	r3, [r7, #12]
    39e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39ec:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    39f0:	f1a3 030b 	sub.w	r3, r3, #11
    39f4:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    39f6:	68bb      	ldr	r3, [r7, #8]
}
    39f8:	4618      	mov	r0, r3
    39fa:	f107 0710 	add.w	r7, r7, #16
    39fe:	46bd      	mov	sp, r7
    3a00:	bd80      	pop	{r7, pc}
    3a02:	bf00      	nop

00003a04 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3a04:	b580      	push	{r7, lr}
    3a06:	b084      	sub	sp, #16
    3a08:	af00      	add	r7, sp, #0
    3a0a:	4602      	mov	r2, r0
    3a0c:	460b      	mov	r3, r1
    3a0e:	71fa      	strb	r2, [r7, #7]
    3a10:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    3a12:	79fa      	ldrb	r2, [r7, #7]
    3a14:	88bb      	ldrh	r3, [r7, #4]
    3a16:	4610      	mov	r0, r2
    3a18:	4619      	mov	r1, r3
    3a1a:	f7ff ffaf 	bl	397c <ACE_convert_to_Kelvin>
    3a1e:	4603      	mov	r3, r0
    3a20:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    3a22:	68fa      	ldr	r2, [r7, #12]
    3a24:	4613      	mov	r3, r2
    3a26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3a2a:	441a      	add	r2, r3
    3a2c:	f246 6367 	movw	r3, #26215	; 0x6667
    3a30:	f2c6 6366 	movt	r3, #26214	; 0x6666
    3a34:	fb83 1302 	smull	r1, r3, r3, r2
    3a38:	ea4f 0163 	mov.w	r1, r3, asr #1
    3a3c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3a40:	ebc3 0301 	rsb	r3, r3, r1
    3a44:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    3a48:	f1a3 0303 	sub.w	r3, r3, #3
    3a4c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    3a4e:	68fb      	ldr	r3, [r7, #12]
}
    3a50:	4618      	mov	r0, r3
    3a52:	f107 0710 	add.w	r7, r7, #16
    3a56:	46bd      	mov	sp, r7
    3a58:	bd80      	pop	{r7, pc}
    3a5a:	bf00      	nop

00003a5c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    3a5c:	b480      	push	{r7}
    3a5e:	b085      	sub	sp, #20
    3a60:	af00      	add	r7, sp, #0
    3a62:	4603      	mov	r3, r0
    3a64:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    3a66:	f04f 0300 	mov.w	r3, #0
    3a6a:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    3a6c:	79fb      	ldrb	r3, [r7, #7]
    3a6e:	2b00      	cmp	r3, #0
    3a70:	d109      	bne.n	3a86 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    3a72:	79fa      	ldrb	r2, [r7, #7]
    3a74:	f240 0318 	movw	r3, #24
    3a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a7c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3a80:	4413      	add	r3, r2
    3a82:	681b      	ldr	r3, [r3, #0]
    3a84:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    3a86:	68fb      	ldr	r3, [r7, #12]
}
    3a88:	4618      	mov	r0, r3
    3a8a:	f107 0714 	add.w	r7, r7, #20
    3a8e:	46bd      	mov	sp, r7
    3a90:	bc80      	pop	{r7}
    3a92:	4770      	bx	lr

00003a94 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    3a94:	b480      	push	{r7}
    3a96:	b087      	sub	sp, #28
    3a98:	af00      	add	r7, sp, #0
    3a9a:	4603      	mov	r3, r0
    3a9c:	6039      	str	r1, [r7, #0]
    3a9e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3aa0:	79fa      	ldrb	r2, [r7, #7]
    3aa2:	f240 0318 	movw	r3, #24
    3aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3aaa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3aae:	4413      	add	r3, r2
    3ab0:	791b      	ldrb	r3, [r3, #4]
    3ab2:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    3ab4:	7bbb      	ldrb	r3, [r7, #14]
    3ab6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3aba:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3abc:	7bfb      	ldrb	r3, [r7, #15]
    3abe:	f240 0210 	movw	r2, #16
    3ac2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3ac6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3aca:	4413      	add	r3, r2
    3acc:	885b      	ldrh	r3, [r3, #2]
    3ace:	461a      	mov	r2, r3
    3ad0:	683b      	ldr	r3, [r7, #0]
    3ad2:	429a      	cmp	r2, r3
    3ad4:	d20a      	bcs.n	3aec <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    3ad6:	7bfa      	ldrb	r2, [r7, #15]
    3ad8:	f240 0310 	movw	r3, #16
    3adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ae0:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    3ae4:	f103 33ff 	add.w	r3, r3, #4294967295
    3ae8:	81bb      	strh	r3, [r7, #12]
    3aea:	e01b      	b.n	3b24 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    3aec:	7bfb      	ldrb	r3, [r7, #15]
    3aee:	f240 0210 	movw	r2, #16
    3af2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3af6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3afa:	4413      	add	r3, r2
    3afc:	885b      	ldrh	r3, [r3, #2]
    3afe:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    3b00:	7bfa      	ldrb	r2, [r7, #15]
    3b02:	f240 0310 	movw	r3, #16
    3b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b0a:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    3b0e:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3b10:	697b      	ldr	r3, [r7, #20]
    3b12:	f103 33ff 	add.w	r3, r3, #4294967295
    3b16:	683a      	ldr	r2, [r7, #0]
    3b18:	fb02 f203 	mul.w	r2, r2, r3
    3b1c:	693b      	ldr	r3, [r7, #16]
    3b1e:	fbb2 f3f3 	udiv	r3, r2, r3
    3b22:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    3b24:	89bb      	ldrh	r3, [r7, #12]
}
    3b26:	4618      	mov	r0, r3
    3b28:	f107 071c 	add.w	r7, r7, #28
    3b2c:	46bd      	mov	sp, r7
    3b2e:	bc80      	pop	{r7}
    3b30:	4770      	bx	lr
    3b32:	bf00      	nop

00003b34 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    3b34:	b480      	push	{r7}
    3b36:	b085      	sub	sp, #20
    3b38:	af00      	add	r7, sp, #0
    3b3a:	4603      	mov	r3, r0
    3b3c:	6039      	str	r1, [r7, #0]
    3b3e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3b40:	79fa      	ldrb	r2, [r7, #7]
    3b42:	f240 0318 	movw	r3, #24
    3b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b4a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3b4e:	4413      	add	r3, r2
    3b50:	791b      	ldrb	r3, [r3, #4]
    3b52:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    3b54:	7bbb      	ldrb	r3, [r7, #14]
    3b56:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3b5a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3b5c:	7bfb      	ldrb	r3, [r7, #15]
    3b5e:	f240 0210 	movw	r2, #16
    3b62:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b66:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b6a:	4413      	add	r3, r2
    3b6c:	885b      	ldrh	r3, [r3, #2]
    3b6e:	461a      	mov	r2, r3
    3b70:	683b      	ldr	r3, [r7, #0]
    3b72:	429a      	cmp	r2, r3
    3b74:	d203      	bcs.n	3b7e <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    3b76:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b7a:	81bb      	strh	r3, [r7, #12]
    3b7c:	e011      	b.n	3ba2 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3b7e:	683a      	ldr	r2, [r7, #0]
    3b80:	4613      	mov	r3, r2
    3b82:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3b86:	ebc2 0103 	rsb	r1, r2, r3
    3b8a:	7bfb      	ldrb	r3, [r7, #15]
    3b8c:	f240 0210 	movw	r2, #16
    3b90:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b94:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b98:	4413      	add	r3, r2
    3b9a:	885b      	ldrh	r3, [r3, #2]
    3b9c:	fbb1 f3f3 	udiv	r3, r1, r3
    3ba0:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    3ba2:	89bb      	ldrh	r3, [r7, #12]
}
    3ba4:	4618      	mov	r0, r3
    3ba6:	f107 0714 	add.w	r7, r7, #20
    3baa:	46bd      	mov	sp, r7
    3bac:	bc80      	pop	{r7}
    3bae:	4770      	bx	lr

00003bb0 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    3bb0:	b480      	push	{r7}
    3bb2:	b08b      	sub	sp, #44	; 0x2c
    3bb4:	af00      	add	r7, sp, #0
    3bb6:	4603      	mov	r3, r0
    3bb8:	6039      	str	r1, [r7, #0]
    3bba:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3bbc:	79fa      	ldrb	r2, [r7, #7]
    3bbe:	f240 0318 	movw	r3, #24
    3bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bc6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3bca:	4413      	add	r3, r2
    3bcc:	791b      	ldrb	r3, [r3, #4]
    3bce:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    3bd0:	7abb      	ldrb	r3, [r7, #10]
    3bd2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3bd6:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    3bd8:	7aba      	ldrb	r2, [r7, #10]
    3bda:	f242 6368 	movw	r3, #9832	; 0x2668
    3bde:	f2c0 0301 	movt	r3, #1
    3be2:	5c9b      	ldrb	r3, [r3, r2]
    3be4:	2bff      	cmp	r3, #255	; 0xff
    3be6:	d11b      	bne.n	3c20 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    3be8:	683b      	ldr	r3, [r7, #0]
    3bea:	2b00      	cmp	r3, #0
    3bec:	dd02      	ble.n	3bf4 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    3bee:	683b      	ldr	r3, [r7, #0]
    3bf0:	60fb      	str	r3, [r7, #12]
    3bf2:	e002      	b.n	3bfa <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    3bf4:	f04f 0300 	mov.w	r3, #0
    3bf8:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3bfa:	68fa      	ldr	r2, [r7, #12]
    3bfc:	4613      	mov	r3, r2
    3bfe:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3c02:	ebc2 0103 	rsb	r1, r2, r3
    3c06:	7afb      	ldrb	r3, [r7, #11]
    3c08:	f240 0210 	movw	r2, #16
    3c0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3c10:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c14:	4413      	add	r3, r2
    3c16:	885b      	ldrh	r3, [r3, #2]
    3c18:	fbb1 f3f3 	udiv	r3, r1, r3
    3c1c:	813b      	strh	r3, [r7, #8]
    3c1e:	e03f      	b.n	3ca0 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    3c20:	7aba      	ldrb	r2, [r7, #10]
    3c22:	f242 6398 	movw	r3, #9880	; 0x2698
    3c26:	f2c0 0301 	movt	r3, #1
    3c2a:	5c9b      	ldrb	r3, [r3, r2]
    3c2c:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    3c2e:	7cba      	ldrb	r2, [r7, #18]
    3c30:	f240 53b4 	movw	r3, #1460	; 0x5b4
    3c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c38:	5c9b      	ldrb	r3, [r3, r2]
    3c3a:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    3c3c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c40:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    3c42:	7cfa      	ldrb	r2, [r7, #19]
    3c44:	f242 63c8 	movw	r3, #9928	; 0x26c8
    3c48:	f2c0 0301 	movt	r3, #1
    3c4c:	5c9b      	ldrb	r3, [r3, r2]
    3c4e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    3c50:	7cfa      	ldrb	r2, [r7, #19]
    3c52:	f242 63cc 	movw	r3, #9932	; 0x26cc
    3c56:	f2c0 0301 	movt	r3, #1
    3c5a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3c5e:	b21b      	sxth	r3, r3
    3c60:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    3c62:	7afb      	ldrb	r3, [r7, #11]
    3c64:	f240 0210 	movw	r2, #16
    3c68:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3c6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c70:	4413      	add	r3, r2
    3c72:	885b      	ldrh	r3, [r3, #2]
    3c74:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    3c76:	697a      	ldr	r2, [r7, #20]
    3c78:	683b      	ldr	r3, [r7, #0]
    3c7a:	ebc3 0302 	rsb	r3, r3, r2
    3c7e:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    3c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3c82:	b29a      	uxth	r2, r3
    3c84:	69bb      	ldr	r3, [r7, #24]
    3c86:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3c88:	fb01 f103 	mul.w	r1, r1, r3
    3c8c:	69fb      	ldr	r3, [r7, #28]
    3c8e:	fbb1 f1f3 	udiv	r1, r1, r3
    3c92:	6a3b      	ldr	r3, [r7, #32]
    3c94:	fbb1 f3f3 	udiv	r3, r1, r3
    3c98:	b29b      	uxth	r3, r3
    3c9a:	ebc3 0302 	rsb	r3, r3, r2
    3c9e:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3ca0:	893a      	ldrh	r2, [r7, #8]
    3ca2:	f640 73ff 	movw	r3, #4095	; 0xfff
    3ca6:	429a      	cmp	r2, r3
    3ca8:	d902      	bls.n	3cb0 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3caa:	f640 73ff 	movw	r3, #4095	; 0xfff
    3cae:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    3cb0:	893b      	ldrh	r3, [r7, #8]
}
    3cb2:	4618      	mov	r0, r3
    3cb4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3cb8:	46bd      	mov	sp, r7
    3cba:	bc80      	pop	{r7}
    3cbc:	4770      	bx	lr
    3cbe:	bf00      	nop

00003cc0 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3cc0:	b580      	push	{r7, lr}
    3cc2:	b086      	sub	sp, #24
    3cc4:	af00      	add	r7, sp, #0
    3cc6:	4603      	mov	r3, r0
    3cc8:	6039      	str	r1, [r7, #0]
    3cca:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3ccc:	f04f 0300 	mov.w	r3, #0
    3cd0:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3cd2:	f04f 0301 	mov.w	r3, #1
    3cd6:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3cd8:	79fb      	ldrb	r3, [r7, #7]
    3cda:	2b00      	cmp	r3, #0
    3cdc:	d000      	beq.n	3ce0 <ACE_convert_from_mA+0x20>
    3cde:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3ce0:	79fa      	ldrb	r2, [r7, #7]
    3ce2:	f240 0318 	movw	r3, #24
    3ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cea:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3cee:	4413      	add	r3, r2
    3cf0:	791b      	ldrb	r3, [r3, #4]
    3cf2:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3cf4:	7dbb      	ldrb	r3, [r7, #22]
    3cf6:	2b2f      	cmp	r3, #47	; 0x2f
    3cf8:	d900      	bls.n	3cfc <ACE_convert_from_mA+0x3c>
    3cfa:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3cfc:	7dba      	ldrb	r2, [r7, #22]
    3cfe:	f242 6308 	movw	r3, #9736	; 0x2608
    3d02:	f2c0 0301 	movt	r3, #1
    3d06:	5c9b      	ldrb	r3, [r3, r2]
    3d08:	2b01      	cmp	r3, #1
    3d0a:	d134      	bne.n	3d76 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3d0c:	7dbb      	ldrb	r3, [r7, #22]
    3d0e:	f003 0304 	and.w	r3, r3, #4
    3d12:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3d16:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3d18:	7dbb      	ldrb	r3, [r7, #22]
    3d1a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3d1e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3d22:	b2db      	uxtb	r3, r3
    3d24:	4413      	add	r3, r2
    3d26:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3d28:	7dfb      	ldrb	r3, [r7, #23]
    3d2a:	2b03      	cmp	r3, #3
    3d2c:	d823      	bhi.n	3d76 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3d2e:	7dfa      	ldrb	r2, [r7, #23]
    3d30:	f242 43dc 	movw	r3, #9436	; 0x24dc
    3d34:	f2c0 0301 	movt	r3, #1
    3d38:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3d3c:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    3d3e:	683b      	ldr	r3, [r7, #0]
    3d40:	693a      	ldr	r2, [r7, #16]
    3d42:	fb02 f203 	mul.w	r2, r2, r3
    3d46:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3d4a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3d4e:	fba3 1302 	umull	r1, r3, r3, r2
    3d52:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3d56:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3d58:	79fb      	ldrb	r3, [r7, #7]
    3d5a:	4618      	mov	r0, r3
    3d5c:	68f9      	ldr	r1, [r7, #12]
    3d5e:	f7ff fee9 	bl	3b34 <convert_mV_to_ppe_value>
    3d62:	4603      	mov	r3, r0
    3d64:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3d66:	897a      	ldrh	r2, [r7, #10]
    3d68:	f640 73ff 	movw	r3, #4095	; 0xfff
    3d6c:	429a      	cmp	r2, r3
    3d6e:	d902      	bls.n	3d76 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3d70:	f640 73ff 	movw	r3, #4095	; 0xfff
    3d74:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3d76:	897b      	ldrh	r3, [r7, #10]
}
    3d78:	4618      	mov	r0, r3
    3d7a:	f107 0718 	add.w	r7, r7, #24
    3d7e:	46bd      	mov	sp, r7
    3d80:	bd80      	pop	{r7, pc}
    3d82:	bf00      	nop

00003d84 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3d84:	b580      	push	{r7, lr}
    3d86:	b086      	sub	sp, #24
    3d88:	af00      	add	r7, sp, #0
    3d8a:	4603      	mov	r3, r0
    3d8c:	6039      	str	r1, [r7, #0]
    3d8e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3d90:	f04f 0300 	mov.w	r3, #0
    3d94:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3d96:	f04f 0301 	mov.w	r3, #1
    3d9a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3d9c:	79fb      	ldrb	r3, [r7, #7]
    3d9e:	2b00      	cmp	r3, #0
    3da0:	d000      	beq.n	3da4 <ACE_convert_from_uA+0x20>
    3da2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3da4:	79fa      	ldrb	r2, [r7, #7]
    3da6:	f240 0318 	movw	r3, #24
    3daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3db2:	4413      	add	r3, r2
    3db4:	791b      	ldrb	r3, [r3, #4]
    3db6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3db8:	7dbb      	ldrb	r3, [r7, #22]
    3dba:	2b2f      	cmp	r3, #47	; 0x2f
    3dbc:	d900      	bls.n	3dc0 <ACE_convert_from_uA+0x3c>
    3dbe:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3dc0:	7dba      	ldrb	r2, [r7, #22]
    3dc2:	f242 6308 	movw	r3, #9736	; 0x2608
    3dc6:	f2c0 0301 	movt	r3, #1
    3dca:	5c9b      	ldrb	r3, [r3, r2]
    3dcc:	2b01      	cmp	r3, #1
    3dce:	d134      	bne.n	3e3a <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3dd0:	7dbb      	ldrb	r3, [r7, #22]
    3dd2:	f003 0304 	and.w	r3, r3, #4
    3dd6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3dda:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3ddc:	7dbb      	ldrb	r3, [r7, #22]
    3dde:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3de2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3de6:	b2db      	uxtb	r3, r3
    3de8:	4413      	add	r3, r2
    3dea:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3dec:	7dfb      	ldrb	r3, [r7, #23]
    3dee:	2b03      	cmp	r3, #3
    3df0:	d823      	bhi.n	3e3a <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3df2:	7dfa      	ldrb	r2, [r7, #23]
    3df4:	f242 43dc 	movw	r3, #9436	; 0x24dc
    3df8:	f2c0 0301 	movt	r3, #1
    3dfc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3e00:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    3e02:	683b      	ldr	r3, [r7, #0]
    3e04:	693a      	ldr	r2, [r7, #16]
    3e06:	fb02 f203 	mul.w	r2, r2, r3
    3e0a:	f241 7359 	movw	r3, #5977	; 0x1759
    3e0e:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    3e12:	fba3 1302 	umull	r1, r3, r3, r2
    3e16:	ea4f 3393 	mov.w	r3, r3, lsr #14
    3e1a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3e1c:	79fb      	ldrb	r3, [r7, #7]
    3e1e:	4618      	mov	r0, r3
    3e20:	68f9      	ldr	r1, [r7, #12]
    3e22:	f7ff fe87 	bl	3b34 <convert_mV_to_ppe_value>
    3e26:	4603      	mov	r3, r0
    3e28:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3e2a:	897a      	ldrh	r2, [r7, #10]
    3e2c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3e30:	429a      	cmp	r2, r3
    3e32:	d902      	bls.n	3e3a <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3e34:	f640 73ff 	movw	r3, #4095	; 0xfff
    3e38:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3e3a:	897b      	ldrh	r3, [r7, #10]
}
    3e3c:	4618      	mov	r0, r3
    3e3e:	f107 0718 	add.w	r7, r7, #24
    3e42:	46bd      	mov	sp, r7
    3e44:	bd80      	pop	{r7, pc}
    3e46:	bf00      	nop

00003e48 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3e48:	b580      	push	{r7, lr}
    3e4a:	b084      	sub	sp, #16
    3e4c:	af00      	add	r7, sp, #0
    3e4e:	4603      	mov	r3, r0
    3e50:	6039      	str	r1, [r7, #0]
    3e52:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    3e54:	683a      	ldr	r2, [r7, #0]
    3e56:	4613      	mov	r3, r2
    3e58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3e5c:	4413      	add	r3, r2
    3e5e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3e62:	441a      	add	r2, r3
    3e64:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3e68:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3e6c:	fba3 1302 	umull	r1, r3, r3, r2
    3e70:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3e74:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3e76:	79fb      	ldrb	r3, [r7, #7]
    3e78:	4618      	mov	r0, r3
    3e7a:	68f9      	ldr	r1, [r7, #12]
    3e7c:	f7ff fe5a 	bl	3b34 <convert_mV_to_ppe_value>
    3e80:	4603      	mov	r3, r0
    3e82:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3e84:	897a      	ldrh	r2, [r7, #10]
    3e86:	f640 73ff 	movw	r3, #4095	; 0xfff
    3e8a:	429a      	cmp	r2, r3
    3e8c:	d902      	bls.n	3e94 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3e8e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3e92:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3e94:	897b      	ldrh	r3, [r7, #10]
}
    3e96:	4618      	mov	r0, r3
    3e98:	f107 0710 	add.w	r7, r7, #16
    3e9c:	46bd      	mov	sp, r7
    3e9e:	bd80      	pop	{r7, pc}

00003ea0 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3ea0:	b580      	push	{r7, lr}
    3ea2:	b084      	sub	sp, #16
    3ea4:	af00      	add	r7, sp, #0
    3ea6:	4603      	mov	r3, r0
    3ea8:	6039      	str	r1, [r7, #0]
    3eaa:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    3eac:	683b      	ldr	r3, [r7, #0]
    3eae:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    3eb2:	f103 030b 	add.w	r3, r3, #11
    3eb6:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    3eb8:	683b      	ldr	r3, [r7, #0]
    3eba:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3ebe:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3ec0:	79fb      	ldrb	r3, [r7, #7]
    3ec2:	4618      	mov	r0, r3
    3ec4:	68f9      	ldr	r1, [r7, #12]
    3ec6:	f7ff fe35 	bl	3b34 <convert_mV_to_ppe_value>
    3eca:	4603      	mov	r3, r0
    3ecc:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3ece:	897a      	ldrh	r2, [r7, #10]
    3ed0:	f640 73ff 	movw	r3, #4095	; 0xfff
    3ed4:	429a      	cmp	r2, r3
    3ed6:	d902      	bls.n	3ede <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3ed8:	f640 73ff 	movw	r3, #4095	; 0xfff
    3edc:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3ede:	897b      	ldrh	r3, [r7, #10]
}
    3ee0:	4618      	mov	r0, r3
    3ee2:	f107 0710 	add.w	r7, r7, #16
    3ee6:	46bd      	mov	sp, r7
    3ee8:	bd80      	pop	{r7, pc}
    3eea:	bf00      	nop

00003eec <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3eec:	b580      	push	{r7, lr}
    3eee:	b084      	sub	sp, #16
    3ef0:	af00      	add	r7, sp, #0
    3ef2:	4603      	mov	r3, r0
    3ef4:	6039      	str	r1, [r7, #0]
    3ef6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    3ef8:	683b      	ldr	r3, [r7, #0]
    3efa:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    3efe:	f103 0303 	add.w	r3, r3, #3
    3f02:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    3f04:	683b      	ldr	r3, [r7, #0]
    3f06:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    3f08:	68fa      	ldr	r2, [r7, #12]
    3f0a:	4613      	mov	r3, r2
    3f0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3f10:	441a      	add	r2, r3
    3f12:	f648 6339 	movw	r3, #36409	; 0x8e39
    3f16:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    3f1a:	fba3 1302 	umull	r1, r3, r3, r2
    3f1e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3f22:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3f24:	79fb      	ldrb	r3, [r7, #7]
    3f26:	4618      	mov	r0, r3
    3f28:	68f9      	ldr	r1, [r7, #12]
    3f2a:	f7ff ff8d 	bl	3e48 <ACE_convert_from_Kelvin>
    3f2e:	4603      	mov	r3, r0
    3f30:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3f32:	897a      	ldrh	r2, [r7, #10]
    3f34:	f640 73ff 	movw	r3, #4095	; 0xfff
    3f38:	429a      	cmp	r2, r3
    3f3a:	d902      	bls.n	3f42 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3f3c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3f40:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3f42:	897b      	ldrh	r3, [r7, #10]
}
    3f44:	4618      	mov	r0, r3
    3f46:	f107 0710 	add.w	r7, r7, #16
    3f4a:	46bd      	mov	sp, r7
    3f4c:	bd80      	pop	{r7, pc}
    3f4e:	bf00      	nop

00003f50 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    3f50:	b480      	push	{r7}
    3f52:	b085      	sub	sp, #20
    3f54:	af00      	add	r7, sp, #0
    3f56:	6078      	str	r0, [r7, #4]
    3f58:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    3f5a:	687b      	ldr	r3, [r7, #4]
    3f5c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3f60:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    3f62:	683b      	ldr	r3, [r7, #0]
    3f64:	2b00      	cmp	r3, #0
    3f66:	d005      	beq.n	3f74 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3f68:	687b      	ldr	r3, [r7, #4]
    3f6a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3f6e:	b2da      	uxtb	r2, r3
    3f70:	683b      	ldr	r3, [r7, #0]
    3f72:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    3f74:	89fb      	ldrh	r3, [r7, #14]
}
    3f76:	4618      	mov	r0, r3
    3f78:	f107 0714 	add.w	r7, r7, #20
    3f7c:	46bd      	mov	sp, r7
    3f7e:	bc80      	pop	{r7}
    3f80:	4770      	bx	lr
    3f82:	bf00      	nop

00003f84 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3f84:	b480      	push	{r7}
    3f86:	b083      	sub	sp, #12
    3f88:	af00      	add	r7, sp, #0
    3f8a:	4603      	mov	r3, r0
    3f8c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3f8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3f9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3f9e:	88f9      	ldrh	r1, [r7, #6]
    3fa0:	f001 011f 	and.w	r1, r1, #31
    3fa4:	f04f 0001 	mov.w	r0, #1
    3fa8:	fa00 f101 	lsl.w	r1, r0, r1
    3fac:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3fb4:	f107 070c 	add.w	r7, r7, #12
    3fb8:	46bd      	mov	sp, r7
    3fba:	bc80      	pop	{r7}
    3fbc:	4770      	bx	lr
    3fbe:	bf00      	nop

00003fc0 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3fc0:	b480      	push	{r7}
    3fc2:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3fc4:	46bd      	mov	sp, r7
    3fc6:	bc80      	pop	{r7}
    3fc8:	4770      	bx	lr
    3fca:	bf00      	nop

00003fcc <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    3fcc:	b480      	push	{r7}
    3fce:	b085      	sub	sp, #20
    3fd0:	af00      	add	r7, sp, #0
    3fd2:	4603      	mov	r3, r0
    3fd4:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    3fd6:	f04f 0300 	mov.w	r3, #0
    3fda:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    3fdc:	68fb      	ldr	r3, [r7, #12]
}
    3fde:	4618      	mov	r0, r3
    3fe0:	f107 0714 	add.w	r7, r7, #20
    3fe4:	46bd      	mov	sp, r7
    3fe6:	bc80      	pop	{r7}
    3fe8:	4770      	bx	lr
    3fea:	bf00      	nop

00003fec <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    3fec:	b480      	push	{r7}
    3fee:	b085      	sub	sp, #20
    3ff0:	af00      	add	r7, sp, #0
    3ff2:	4603      	mov	r3, r0
    3ff4:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    3ff6:	f04f 0300 	mov.w	r3, #0
    3ffa:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    3ffc:	68fb      	ldr	r3, [r7, #12]
}
    3ffe:	4618      	mov	r0, r3
    4000:	f107 0714 	add.w	r7, r7, #20
    4004:	46bd      	mov	sp, r7
    4006:	bc80      	pop	{r7}
    4008:	4770      	bx	lr
    400a:	bf00      	nop

0000400c <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    400c:	b480      	push	{r7}
    400e:	b083      	sub	sp, #12
    4010:	af00      	add	r7, sp, #0
    4012:	4602      	mov	r2, r0
    4014:	460b      	mov	r3, r1
    4016:	71fa      	strb	r2, [r7, #7]
    4018:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    401a:	f107 070c 	add.w	r7, r7, #12
    401e:	46bd      	mov	sp, r7
    4020:	bc80      	pop	{r7}
    4022:	4770      	bx	lr

00004024 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    4024:	b480      	push	{r7}
    4026:	b083      	sub	sp, #12
    4028:	af00      	add	r7, sp, #0
    402a:	4602      	mov	r2, r0
    402c:	460b      	mov	r3, r1
    402e:	71fa      	strb	r2, [r7, #7]
    4030:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    4032:	f107 070c 	add.w	r7, r7, #12
    4036:	46bd      	mov	sp, r7
    4038:	bc80      	pop	{r7}
    403a:	4770      	bx	lr

0000403c <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    403c:	b480      	push	{r7}
    403e:	b083      	sub	sp, #12
    4040:	af00      	add	r7, sp, #0
    4042:	4602      	mov	r2, r0
    4044:	460b      	mov	r3, r1
    4046:	71fa      	strb	r2, [r7, #7]
    4048:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    404a:	f107 070c 	add.w	r7, r7, #12
    404e:	46bd      	mov	sp, r7
    4050:	bc80      	pop	{r7}
    4052:	4770      	bx	lr

00004054 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    4054:	b480      	push	{r7}
    4056:	b083      	sub	sp, #12
    4058:	af00      	add	r7, sp, #0
    405a:	4602      	mov	r2, r0
    405c:	460b      	mov	r3, r1
    405e:	71fa      	strb	r2, [r7, #7]
    4060:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    4062:	f107 070c 	add.w	r7, r7, #12
    4066:	46bd      	mov	sp, r7
    4068:	bc80      	pop	{r7}
    406a:	4770      	bx	lr

0000406c <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    406c:	b480      	push	{r7}
    406e:	b083      	sub	sp, #12
    4070:	af00      	add	r7, sp, #0
    4072:	4602      	mov	r2, r0
    4074:	460b      	mov	r3, r1
    4076:	71fa      	strb	r2, [r7, #7]
    4078:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    407a:	f107 070c 	add.w	r7, r7, #12
    407e:	46bd      	mov	sp, r7
    4080:	bc80      	pop	{r7}
    4082:	4770      	bx	lr

00004084 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    4084:	b480      	push	{r7}
    4086:	b085      	sub	sp, #20
    4088:	af00      	add	r7, sp, #0
    408a:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    408c:	f04f 0300 	mov.w	r3, #0
    4090:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    4092:	7bfb      	ldrb	r3, [r7, #15]
}
    4094:	4618      	mov	r0, r3
    4096:	f107 0714 	add.w	r7, r7, #20
    409a:	46bd      	mov	sp, r7
    409c:	bc80      	pop	{r7}
    409e:	4770      	bx	lr

000040a0 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    40a0:	b480      	push	{r7}
    40a2:	b085      	sub	sp, #20
    40a4:	af00      	add	r7, sp, #0
    40a6:	4603      	mov	r3, r0
    40a8:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    40aa:	f04f 33ff 	mov.w	r3, #4294967295
    40ae:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    40b0:	68fb      	ldr	r3, [r7, #12]
}
    40b2:	4618      	mov	r0, r3
    40b4:	f107 0714 	add.w	r7, r7, #20
    40b8:	46bd      	mov	sp, r7
    40ba:	bc80      	pop	{r7}
    40bc:	4770      	bx	lr
    40be:	bf00      	nop

000040c0 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    40c0:	b480      	push	{r7}
    40c2:	b085      	sub	sp, #20
    40c4:	af00      	add	r7, sp, #0
    40c6:	4603      	mov	r3, r0
    40c8:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    40ca:	f04f 0300 	mov.w	r3, #0
    40ce:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    40d0:	68fb      	ldr	r3, [r7, #12]
}
    40d2:	4618      	mov	r0, r3
    40d4:	f107 0714 	add.w	r7, r7, #20
    40d8:	46bd      	mov	sp, r7
    40da:	bc80      	pop	{r7}
    40dc:	4770      	bx	lr
    40de:	bf00      	nop

000040e0 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    40e0:	b480      	push	{r7}
    40e2:	b085      	sub	sp, #20
    40e4:	af00      	add	r7, sp, #0
    40e6:	4603      	mov	r3, r0
    40e8:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    40ea:	f04f 0301 	mov.w	r3, #1
    40ee:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    40f0:	7bfb      	ldrb	r3, [r7, #15]
}
    40f2:	4618      	mov	r0, r3
    40f4:	f107 0714 	add.w	r7, r7, #20
    40f8:	46bd      	mov	sp, r7
    40fa:	bc80      	pop	{r7}
    40fc:	4770      	bx	lr
    40fe:	bf00      	nop

00004100 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    4100:	b480      	push	{r7}
    4102:	b085      	sub	sp, #20
    4104:	af00      	add	r7, sp, #0
    4106:	4603      	mov	r3, r0
    4108:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    410a:	f04f 0300 	mov.w	r3, #0
    410e:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    4110:	68fb      	ldr	r3, [r7, #12]
}
    4112:	4618      	mov	r0, r3
    4114:	f107 0714 	add.w	r7, r7, #20
    4118:	46bd      	mov	sp, r7
    411a:	bc80      	pop	{r7}
    411c:	4770      	bx	lr
    411e:	bf00      	nop

00004120 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    4120:	b480      	push	{r7}
    4122:	b085      	sub	sp, #20
    4124:	af00      	add	r7, sp, #0
    4126:	4603      	mov	r3, r0
    4128:	6039      	str	r1, [r7, #0]
    412a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    412c:	f04f 0300 	mov.w	r3, #0
    4130:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    4132:	7bfb      	ldrb	r3, [r7, #15]
}
    4134:	4618      	mov	r0, r3
    4136:	f107 0714 	add.w	r7, r7, #20
    413a:	46bd      	mov	sp, r7
    413c:	bc80      	pop	{r7}
    413e:	4770      	bx	lr

00004140 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    4140:	b480      	push	{r7}
    4142:	b085      	sub	sp, #20
    4144:	af00      	add	r7, sp, #0
    4146:	4603      	mov	r3, r0
    4148:	6039      	str	r1, [r7, #0]
    414a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    414c:	f04f 0300 	mov.w	r3, #0
    4150:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    4152:	7bfb      	ldrb	r3, [r7, #15]
}
    4154:	4618      	mov	r0, r3
    4156:	f107 0714 	add.w	r7, r7, #20
    415a:	46bd      	mov	sp, r7
    415c:	bc80      	pop	{r7}
    415e:	4770      	bx	lr

00004160 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    4160:	b480      	push	{r7}
    4162:	b083      	sub	sp, #12
    4164:	af00      	add	r7, sp, #0
    4166:	4603      	mov	r3, r0
    4168:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    416a:	f107 070c 	add.w	r7, r7, #12
    416e:	46bd      	mov	sp, r7
    4170:	bc80      	pop	{r7}
    4172:	4770      	bx	lr

00004174 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    4174:	b480      	push	{r7}
    4176:	b083      	sub	sp, #12
    4178:	af00      	add	r7, sp, #0
    417a:	4603      	mov	r3, r0
    417c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    417e:	f107 070c 	add.w	r7, r7, #12
    4182:	46bd      	mov	sp, r7
    4184:	bc80      	pop	{r7}
    4186:	4770      	bx	lr

00004188 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    4188:	b480      	push	{r7}
    418a:	b083      	sub	sp, #12
    418c:	af00      	add	r7, sp, #0
    418e:	4603      	mov	r3, r0
    4190:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    4192:	f107 070c 	add.w	r7, r7, #12
    4196:	46bd      	mov	sp, r7
    4198:	bc80      	pop	{r7}
    419a:	4770      	bx	lr

0000419c <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    419c:	b480      	push	{r7}
    419e:	b083      	sub	sp, #12
    41a0:	af00      	add	r7, sp, #0
    41a2:	4603      	mov	r3, r0
    41a4:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    41a6:	f107 070c 	add.w	r7, r7, #12
    41aa:	46bd      	mov	sp, r7
    41ac:	bc80      	pop	{r7}
    41ae:	4770      	bx	lr

000041b0 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    41b0:	b480      	push	{r7}
    41b2:	b083      	sub	sp, #12
    41b4:	af00      	add	r7, sp, #0
    41b6:	4603      	mov	r3, r0
    41b8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    41ba:	f107 070c 	add.w	r7, r7, #12
    41be:	46bd      	mov	sp, r7
    41c0:	bc80      	pop	{r7}
    41c2:	4770      	bx	lr

000041c4 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    41c4:	b480      	push	{r7}
    41c6:	b083      	sub	sp, #12
    41c8:	af00      	add	r7, sp, #0
    41ca:	4603      	mov	r3, r0
    41cc:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    41ce:	f107 070c 	add.w	r7, r7, #12
    41d2:	46bd      	mov	sp, r7
    41d4:	bc80      	pop	{r7}
    41d6:	4770      	bx	lr

000041d8 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    41d8:	b480      	push	{r7}
    41da:	b083      	sub	sp, #12
    41dc:	af00      	add	r7, sp, #0
    41de:	4603      	mov	r3, r0
    41e0:	6039      	str	r1, [r7, #0]
    41e2:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    41e4:	f107 070c 	add.w	r7, r7, #12
    41e8:	46bd      	mov	sp, r7
    41ea:	bc80      	pop	{r7}
    41ec:	4770      	bx	lr
    41ee:	bf00      	nop

000041f0 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    41f0:	b480      	push	{r7}
    41f2:	b083      	sub	sp, #12
    41f4:	af00      	add	r7, sp, #0
    41f6:	4603      	mov	r3, r0
    41f8:	6039      	str	r1, [r7, #0]
    41fa:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    41fc:	f107 070c 	add.w	r7, r7, #12
    4200:	46bd      	mov	sp, r7
    4202:	bc80      	pop	{r7}
    4204:	4770      	bx	lr
    4206:	bf00      	nop

00004208 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    4208:	b480      	push	{r7}
    420a:	b083      	sub	sp, #12
    420c:	af00      	add	r7, sp, #0
    420e:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    4210:	f107 070c 	add.w	r7, r7, #12
    4214:	46bd      	mov	sp, r7
    4216:	bc80      	pop	{r7}
    4218:	4770      	bx	lr
    421a:	bf00      	nop

0000421c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    421c:	b480      	push	{r7}
    421e:	b083      	sub	sp, #12
    4220:	af00      	add	r7, sp, #0
    4222:	4603      	mov	r3, r0
    4224:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    4226:	f107 070c 	add.w	r7, r7, #12
    422a:	46bd      	mov	sp, r7
    422c:	bc80      	pop	{r7}
    422e:	4770      	bx	lr

00004230 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    4230:	4668      	mov	r0, sp
    4232:	f020 0107 	bic.w	r1, r0, #7
    4236:	468d      	mov	sp, r1
    4238:	b589      	push	{r0, r3, r7, lr}
    423a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    423c:	f04f 0000 	mov.w	r0, #0
    4240:	f7ff ffec 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    4244:	f04f 0076 	mov.w	r0, #118	; 0x76
    4248:	f7ff fe9c 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    424c:	46bd      	mov	sp, r7
    424e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4252:	4685      	mov	sp, r0
    4254:	4770      	bx	lr
    4256:	bf00      	nop

00004258 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    4258:	4668      	mov	r0, sp
    425a:	f020 0107 	bic.w	r1, r0, #7
    425e:	468d      	mov	sp, r1
    4260:	b589      	push	{r0, r3, r7, lr}
    4262:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    4264:	f04f 0001 	mov.w	r0, #1
    4268:	f7ff ffd8 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    426c:	f04f 0077 	mov.w	r0, #119	; 0x77
    4270:	f7ff fe88 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4274:	46bd      	mov	sp, r7
    4276:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    427a:	4685      	mov	sp, r0
    427c:	4770      	bx	lr
    427e:	bf00      	nop

00004280 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    4280:	4668      	mov	r0, sp
    4282:	f020 0107 	bic.w	r1, r0, #7
    4286:	468d      	mov	sp, r1
    4288:	b589      	push	{r0, r3, r7, lr}
    428a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    428c:	f04f 0002 	mov.w	r0, #2
    4290:	f7ff ffc4 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    4294:	f04f 0078 	mov.w	r0, #120	; 0x78
    4298:	f7ff fe74 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    429c:	46bd      	mov	sp, r7
    429e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42a2:	4685      	mov	sp, r0
    42a4:	4770      	bx	lr
    42a6:	bf00      	nop

000042a8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    42a8:	4668      	mov	r0, sp
    42aa:	f020 0107 	bic.w	r1, r0, #7
    42ae:	468d      	mov	sp, r1
    42b0:	b589      	push	{r0, r3, r7, lr}
    42b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    42b4:	f04f 0003 	mov.w	r0, #3
    42b8:	f7ff ffb0 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    42bc:	f04f 0079 	mov.w	r0, #121	; 0x79
    42c0:	f7ff fe60 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    42c4:	46bd      	mov	sp, r7
    42c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42ca:	4685      	mov	sp, r0
    42cc:	4770      	bx	lr
    42ce:	bf00      	nop

000042d0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    42d0:	4668      	mov	r0, sp
    42d2:	f020 0107 	bic.w	r1, r0, #7
    42d6:	468d      	mov	sp, r1
    42d8:	b589      	push	{r0, r3, r7, lr}
    42da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    42dc:	f04f 0004 	mov.w	r0, #4
    42e0:	f7ff ff9c 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    42e4:	f04f 007a 	mov.w	r0, #122	; 0x7a
    42e8:	f7ff fe4c 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    42ec:	46bd      	mov	sp, r7
    42ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42f2:	4685      	mov	sp, r0
    42f4:	4770      	bx	lr
    42f6:	bf00      	nop

000042f8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    42f8:	4668      	mov	r0, sp
    42fa:	f020 0107 	bic.w	r1, r0, #7
    42fe:	468d      	mov	sp, r1
    4300:	b589      	push	{r0, r3, r7, lr}
    4302:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    4304:	f04f 0005 	mov.w	r0, #5
    4308:	f7ff ff88 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    430c:	f04f 007b 	mov.w	r0, #123	; 0x7b
    4310:	f7ff fe38 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4314:	46bd      	mov	sp, r7
    4316:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    431a:	4685      	mov	sp, r0
    431c:	4770      	bx	lr
    431e:	bf00      	nop

00004320 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    4320:	4668      	mov	r0, sp
    4322:	f020 0107 	bic.w	r1, r0, #7
    4326:	468d      	mov	sp, r1
    4328:	b589      	push	{r0, r3, r7, lr}
    432a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    432c:	f04f 0006 	mov.w	r0, #6
    4330:	f7ff ff74 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    4334:	f04f 007c 	mov.w	r0, #124	; 0x7c
    4338:	f7ff fe24 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    433c:	46bd      	mov	sp, r7
    433e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4342:	4685      	mov	sp, r0
    4344:	4770      	bx	lr
    4346:	bf00      	nop

00004348 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    4348:	4668      	mov	r0, sp
    434a:	f020 0107 	bic.w	r1, r0, #7
    434e:	468d      	mov	sp, r1
    4350:	b589      	push	{r0, r3, r7, lr}
    4352:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    4354:	f04f 0007 	mov.w	r0, #7
    4358:	f7ff ff60 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    435c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    4360:	f7ff fe10 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4364:	46bd      	mov	sp, r7
    4366:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    436a:	4685      	mov	sp, r0
    436c:	4770      	bx	lr
    436e:	bf00      	nop

00004370 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    4370:	4668      	mov	r0, sp
    4372:	f020 0107 	bic.w	r1, r0, #7
    4376:	468d      	mov	sp, r1
    4378:	b589      	push	{r0, r3, r7, lr}
    437a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    437c:	f04f 0008 	mov.w	r0, #8
    4380:	f7ff ff4c 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    4384:	f04f 007e 	mov.w	r0, #126	; 0x7e
    4388:	f7ff fdfc 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    438c:	46bd      	mov	sp, r7
    438e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4392:	4685      	mov	sp, r0
    4394:	4770      	bx	lr
    4396:	bf00      	nop

00004398 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    4398:	4668      	mov	r0, sp
    439a:	f020 0107 	bic.w	r1, r0, #7
    439e:	468d      	mov	sp, r1
    43a0:	b589      	push	{r0, r3, r7, lr}
    43a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    43a4:	f04f 0009 	mov.w	r0, #9
    43a8:	f7ff ff38 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    43ac:	f04f 007f 	mov.w	r0, #127	; 0x7f
    43b0:	f7ff fde8 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    43b4:	46bd      	mov	sp, r7
    43b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43ba:	4685      	mov	sp, r0
    43bc:	4770      	bx	lr
    43be:	bf00      	nop

000043c0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    43c0:	4668      	mov	r0, sp
    43c2:	f020 0107 	bic.w	r1, r0, #7
    43c6:	468d      	mov	sp, r1
    43c8:	b589      	push	{r0, r3, r7, lr}
    43ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    43cc:	f04f 000a 	mov.w	r0, #10
    43d0:	f7ff ff24 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    43d4:	f04f 0080 	mov.w	r0, #128	; 0x80
    43d8:	f7ff fdd4 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    43dc:	46bd      	mov	sp, r7
    43de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43e2:	4685      	mov	sp, r0
    43e4:	4770      	bx	lr
    43e6:	bf00      	nop

000043e8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    43e8:	4668      	mov	r0, sp
    43ea:	f020 0107 	bic.w	r1, r0, #7
    43ee:	468d      	mov	sp, r1
    43f0:	b589      	push	{r0, r3, r7, lr}
    43f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    43f4:	f04f 000b 	mov.w	r0, #11
    43f8:	f7ff ff10 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    43fc:	f04f 0081 	mov.w	r0, #129	; 0x81
    4400:	f7ff fdc0 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4404:	46bd      	mov	sp, r7
    4406:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    440a:	4685      	mov	sp, r0
    440c:	4770      	bx	lr
    440e:	bf00      	nop

00004410 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    4410:	4668      	mov	r0, sp
    4412:	f020 0107 	bic.w	r1, r0, #7
    4416:	468d      	mov	sp, r1
    4418:	b589      	push	{r0, r3, r7, lr}
    441a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    441c:	f04f 000c 	mov.w	r0, #12
    4420:	f7ff fefc 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    4424:	f04f 0082 	mov.w	r0, #130	; 0x82
    4428:	f7ff fdac 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    442c:	46bd      	mov	sp, r7
    442e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4432:	4685      	mov	sp, r0
    4434:	4770      	bx	lr
    4436:	bf00      	nop

00004438 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    4438:	4668      	mov	r0, sp
    443a:	f020 0107 	bic.w	r1, r0, #7
    443e:	468d      	mov	sp, r1
    4440:	b589      	push	{r0, r3, r7, lr}
    4442:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    4444:	f04f 000d 	mov.w	r0, #13
    4448:	f7ff fee8 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    444c:	f04f 0083 	mov.w	r0, #131	; 0x83
    4450:	f7ff fd98 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4454:	46bd      	mov	sp, r7
    4456:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    445a:	4685      	mov	sp, r0
    445c:	4770      	bx	lr
    445e:	bf00      	nop

00004460 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    4460:	4668      	mov	r0, sp
    4462:	f020 0107 	bic.w	r1, r0, #7
    4466:	468d      	mov	sp, r1
    4468:	b589      	push	{r0, r3, r7, lr}
    446a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    446c:	f04f 000e 	mov.w	r0, #14
    4470:	f7ff fed4 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    4474:	f04f 0084 	mov.w	r0, #132	; 0x84
    4478:	f7ff fd84 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    447c:	46bd      	mov	sp, r7
    447e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4482:	4685      	mov	sp, r0
    4484:	4770      	bx	lr
    4486:	bf00      	nop

00004488 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    4488:	4668      	mov	r0, sp
    448a:	f020 0107 	bic.w	r1, r0, #7
    448e:	468d      	mov	sp, r1
    4490:	b589      	push	{r0, r3, r7, lr}
    4492:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    4494:	f04f 000f 	mov.w	r0, #15
    4498:	f7ff fec0 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    449c:	f04f 0085 	mov.w	r0, #133	; 0x85
    44a0:	f7ff fd70 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    44a4:	46bd      	mov	sp, r7
    44a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44aa:	4685      	mov	sp, r0
    44ac:	4770      	bx	lr
    44ae:	bf00      	nop

000044b0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    44b0:	4668      	mov	r0, sp
    44b2:	f020 0107 	bic.w	r1, r0, #7
    44b6:	468d      	mov	sp, r1
    44b8:	b589      	push	{r0, r3, r7, lr}
    44ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    44bc:	f04f 0010 	mov.w	r0, #16
    44c0:	f7ff feac 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    44c4:	f04f 0086 	mov.w	r0, #134	; 0x86
    44c8:	f7ff fd5c 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    44cc:	46bd      	mov	sp, r7
    44ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44d2:	4685      	mov	sp, r0
    44d4:	4770      	bx	lr
    44d6:	bf00      	nop

000044d8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    44d8:	4668      	mov	r0, sp
    44da:	f020 0107 	bic.w	r1, r0, #7
    44de:	468d      	mov	sp, r1
    44e0:	b589      	push	{r0, r3, r7, lr}
    44e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    44e4:	f04f 0011 	mov.w	r0, #17
    44e8:	f7ff fe98 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    44ec:	f04f 0087 	mov.w	r0, #135	; 0x87
    44f0:	f7ff fd48 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    44f4:	46bd      	mov	sp, r7
    44f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    44fa:	4685      	mov	sp, r0
    44fc:	4770      	bx	lr
    44fe:	bf00      	nop

00004500 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    4500:	4668      	mov	r0, sp
    4502:	f020 0107 	bic.w	r1, r0, #7
    4506:	468d      	mov	sp, r1
    4508:	b589      	push	{r0, r3, r7, lr}
    450a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    450c:	f04f 0012 	mov.w	r0, #18
    4510:	f7ff fe84 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    4514:	f04f 0088 	mov.w	r0, #136	; 0x88
    4518:	f7ff fd34 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    451c:	46bd      	mov	sp, r7
    451e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4522:	4685      	mov	sp, r0
    4524:	4770      	bx	lr
    4526:	bf00      	nop

00004528 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    4528:	4668      	mov	r0, sp
    452a:	f020 0107 	bic.w	r1, r0, #7
    452e:	468d      	mov	sp, r1
    4530:	b589      	push	{r0, r3, r7, lr}
    4532:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    4534:	f04f 0013 	mov.w	r0, #19
    4538:	f7ff fe70 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    453c:	f04f 0089 	mov.w	r0, #137	; 0x89
    4540:	f7ff fd20 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4544:	46bd      	mov	sp, r7
    4546:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    454a:	4685      	mov	sp, r0
    454c:	4770      	bx	lr
    454e:	bf00      	nop

00004550 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    4550:	4668      	mov	r0, sp
    4552:	f020 0107 	bic.w	r1, r0, #7
    4556:	468d      	mov	sp, r1
    4558:	b589      	push	{r0, r3, r7, lr}
    455a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    455c:	f04f 0014 	mov.w	r0, #20
    4560:	f7ff fe5c 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    4564:	f04f 008a 	mov.w	r0, #138	; 0x8a
    4568:	f7ff fd0c 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    456c:	46bd      	mov	sp, r7
    456e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4572:	4685      	mov	sp, r0
    4574:	4770      	bx	lr
    4576:	bf00      	nop

00004578 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    4578:	4668      	mov	r0, sp
    457a:	f020 0107 	bic.w	r1, r0, #7
    457e:	468d      	mov	sp, r1
    4580:	b589      	push	{r0, r3, r7, lr}
    4582:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    4584:	f04f 0015 	mov.w	r0, #21
    4588:	f7ff fe48 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    458c:	f04f 008b 	mov.w	r0, #139	; 0x8b
    4590:	f7ff fcf8 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4594:	46bd      	mov	sp, r7
    4596:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    459a:	4685      	mov	sp, r0
    459c:	4770      	bx	lr
    459e:	bf00      	nop

000045a0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    45a0:	4668      	mov	r0, sp
    45a2:	f020 0107 	bic.w	r1, r0, #7
    45a6:	468d      	mov	sp, r1
    45a8:	b589      	push	{r0, r3, r7, lr}
    45aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    45ac:	f04f 0016 	mov.w	r0, #22
    45b0:	f7ff fe34 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    45b4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    45b8:	f7ff fce4 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    45bc:	46bd      	mov	sp, r7
    45be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    45c2:	4685      	mov	sp, r0
    45c4:	4770      	bx	lr
    45c6:	bf00      	nop

000045c8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    45c8:	4668      	mov	r0, sp
    45ca:	f020 0107 	bic.w	r1, r0, #7
    45ce:	468d      	mov	sp, r1
    45d0:	b589      	push	{r0, r3, r7, lr}
    45d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    45d4:	f04f 0017 	mov.w	r0, #23
    45d8:	f7ff fe20 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    45dc:	f04f 008d 	mov.w	r0, #141	; 0x8d
    45e0:	f7ff fcd0 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    45e4:	46bd      	mov	sp, r7
    45e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    45ea:	4685      	mov	sp, r0
    45ec:	4770      	bx	lr
    45ee:	bf00      	nop

000045f0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    45f0:	4668      	mov	r0, sp
    45f2:	f020 0107 	bic.w	r1, r0, #7
    45f6:	468d      	mov	sp, r1
    45f8:	b589      	push	{r0, r3, r7, lr}
    45fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    45fc:	f04f 0018 	mov.w	r0, #24
    4600:	f7ff fe0c 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    4604:	f04f 008e 	mov.w	r0, #142	; 0x8e
    4608:	f7ff fcbc 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    460c:	46bd      	mov	sp, r7
    460e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4612:	4685      	mov	sp, r0
    4614:	4770      	bx	lr
    4616:	bf00      	nop

00004618 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    4618:	4668      	mov	r0, sp
    461a:	f020 0107 	bic.w	r1, r0, #7
    461e:	468d      	mov	sp, r1
    4620:	b589      	push	{r0, r3, r7, lr}
    4622:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    4624:	f04f 0019 	mov.w	r0, #25
    4628:	f7ff fdf8 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    462c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    4630:	f7ff fca8 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4634:	46bd      	mov	sp, r7
    4636:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    463a:	4685      	mov	sp, r0
    463c:	4770      	bx	lr
    463e:	bf00      	nop

00004640 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    4640:	4668      	mov	r0, sp
    4642:	f020 0107 	bic.w	r1, r0, #7
    4646:	468d      	mov	sp, r1
    4648:	b589      	push	{r0, r3, r7, lr}
    464a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    464c:	f04f 001a 	mov.w	r0, #26
    4650:	f7ff fde4 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    4654:	f04f 0090 	mov.w	r0, #144	; 0x90
    4658:	f7ff fc94 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    465c:	46bd      	mov	sp, r7
    465e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4662:	4685      	mov	sp, r0
    4664:	4770      	bx	lr
    4666:	bf00      	nop

00004668 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    4668:	4668      	mov	r0, sp
    466a:	f020 0107 	bic.w	r1, r0, #7
    466e:	468d      	mov	sp, r1
    4670:	b589      	push	{r0, r3, r7, lr}
    4672:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    4674:	f04f 001b 	mov.w	r0, #27
    4678:	f7ff fdd0 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    467c:	f04f 0091 	mov.w	r0, #145	; 0x91
    4680:	f7ff fc80 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4684:	46bd      	mov	sp, r7
    4686:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    468a:	4685      	mov	sp, r0
    468c:	4770      	bx	lr
    468e:	bf00      	nop

00004690 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    4690:	4668      	mov	r0, sp
    4692:	f020 0107 	bic.w	r1, r0, #7
    4696:	468d      	mov	sp, r1
    4698:	b589      	push	{r0, r3, r7, lr}
    469a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    469c:	f04f 001c 	mov.w	r0, #28
    46a0:	f7ff fdbc 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    46a4:	f04f 0092 	mov.w	r0, #146	; 0x92
    46a8:	f7ff fc6c 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    46ac:	46bd      	mov	sp, r7
    46ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    46b2:	4685      	mov	sp, r0
    46b4:	4770      	bx	lr
    46b6:	bf00      	nop

000046b8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    46b8:	4668      	mov	r0, sp
    46ba:	f020 0107 	bic.w	r1, r0, #7
    46be:	468d      	mov	sp, r1
    46c0:	b589      	push	{r0, r3, r7, lr}
    46c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    46c4:	f04f 001d 	mov.w	r0, #29
    46c8:	f7ff fda8 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    46cc:	f04f 0093 	mov.w	r0, #147	; 0x93
    46d0:	f7ff fc58 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    46d4:	46bd      	mov	sp, r7
    46d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    46da:	4685      	mov	sp, r0
    46dc:	4770      	bx	lr
    46de:	bf00      	nop

000046e0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    46e0:	4668      	mov	r0, sp
    46e2:	f020 0107 	bic.w	r1, r0, #7
    46e6:	468d      	mov	sp, r1
    46e8:	b589      	push	{r0, r3, r7, lr}
    46ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    46ec:	f04f 001e 	mov.w	r0, #30
    46f0:	f7ff fd94 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    46f4:	f04f 0094 	mov.w	r0, #148	; 0x94
    46f8:	f7ff fc44 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    46fc:	46bd      	mov	sp, r7
    46fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4702:	4685      	mov	sp, r0
    4704:	4770      	bx	lr
    4706:	bf00      	nop

00004708 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    4708:	4668      	mov	r0, sp
    470a:	f020 0107 	bic.w	r1, r0, #7
    470e:	468d      	mov	sp, r1
    4710:	b589      	push	{r0, r3, r7, lr}
    4712:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    4714:	f04f 001f 	mov.w	r0, #31
    4718:	f7ff fd80 	bl	421c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    471c:	f04f 0095 	mov.w	r0, #149	; 0x95
    4720:	f7ff fc30 	bl	3f84 <NVIC_ClearPendingIRQ>
}
    4724:	46bd      	mov	sp, r7
    4726:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    472a:	4685      	mov	sp, r0
    472c:	4770      	bx	lr
    472e:	bf00      	nop

00004730 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    4730:	b580      	push	{r7, lr}
    4732:	b084      	sub	sp, #16
    4734:	af00      	add	r7, sp, #0
    4736:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    4738:	f64f 73ff 	movw	r3, #65535	; 0xffff
    473c:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    473e:	f04f 0300 	mov.w	r3, #0
    4742:	813b      	strh	r3, [r7, #8]
    4744:	e02d      	b.n	47a2 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    4746:	8939      	ldrh	r1, [r7, #8]
    4748:	f240 0228 	movw	r2, #40	; 0x28
    474c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4750:	460b      	mov	r3, r1
    4752:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4756:	440b      	add	r3, r1
    4758:	ea4f 0383 	mov.w	r3, r3, lsl #2
    475c:	4413      	add	r3, r2
    475e:	681b      	ldr	r3, [r3, #0]
    4760:	2b00      	cmp	r3, #0
    4762:	d01a      	beq.n	479a <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    4764:	8939      	ldrh	r1, [r7, #8]
    4766:	f240 0228 	movw	r2, #40	; 0x28
    476a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    476e:	460b      	mov	r3, r1
    4770:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4774:	440b      	add	r3, r1
    4776:	ea4f 0383 	mov.w	r3, r3, lsl #2
    477a:	4413      	add	r3, r2
    477c:	681b      	ldr	r3, [r3, #0]
    477e:	6878      	ldr	r0, [r7, #4]
    4780:	4619      	mov	r1, r3
    4782:	f04f 0209 	mov.w	r2, #9
    4786:	f003 fb25 	bl	7dd4 <strncmp>
    478a:	4603      	mov	r3, r0
    478c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    478e:	68fb      	ldr	r3, [r7, #12]
    4790:	2b00      	cmp	r3, #0
    4792:	d102      	bne.n	479a <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    4794:	893b      	ldrh	r3, [r7, #8]
    4796:	817b      	strh	r3, [r7, #10]
                break;
    4798:	e006      	b.n	47a8 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    479a:	893b      	ldrh	r3, [r7, #8]
    479c:	f103 0301 	add.w	r3, r3, #1
    47a0:	813b      	strh	r3, [r7, #8]
    47a2:	893b      	ldrh	r3, [r7, #8]
    47a4:	2b01      	cmp	r3, #1
    47a6:	d9ce      	bls.n	4746 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    47a8:	897b      	ldrh	r3, [r7, #10]
}
    47aa:	4618      	mov	r0, r3
    47ac:	f107 0710 	add.w	r7, r7, #16
    47b0:	46bd      	mov	sp, r7
    47b2:	bd80      	pop	{r7, pc}

000047b4 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    47b4:	b480      	push	{r7}
    47b6:	b085      	sub	sp, #20
    47b8:	af00      	add	r7, sp, #0
    47ba:	4603      	mov	r3, r0
    47bc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    47be:	88fb      	ldrh	r3, [r7, #6]
    47c0:	2b01      	cmp	r3, #1
    47c2:	d900      	bls.n	47c6 <ACE_load_sse+0x12>
    47c4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    47c6:	88fb      	ldrh	r3, [r7, #6]
    47c8:	2b01      	cmp	r3, #1
    47ca:	f200 8085 	bhi.w	48d8 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    47ce:	88f9      	ldrh	r1, [r7, #6]
    47d0:	f240 0228 	movw	r2, #40	; 0x28
    47d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47d8:	460b      	mov	r3, r1
    47da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47de:	440b      	add	r3, r1
    47e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47e4:	4413      	add	r3, r2
    47e6:	f103 0310 	add.w	r3, r3, #16
    47ea:	781b      	ldrb	r3, [r3, #0]
    47ec:	2b02      	cmp	r3, #2
    47ee:	d900      	bls.n	47f2 <ACE_load_sse+0x3e>
    47f0:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    47f2:	88f9      	ldrh	r1, [r7, #6]
    47f4:	f240 0228 	movw	r2, #40	; 0x28
    47f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47fc:	460b      	mov	r3, r1
    47fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4802:	440b      	add	r3, r1
    4804:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4808:	4413      	add	r3, r2
    480a:	f103 0310 	add.w	r3, r3, #16
    480e:	781b      	ldrb	r3, [r3, #0]
    4810:	2b02      	cmp	r3, #2
    4812:	d861      	bhi.n	48d8 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    4814:	88f9      	ldrh	r1, [r7, #6]
    4816:	f240 0228 	movw	r2, #40	; 0x28
    481a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    481e:	460b      	mov	r3, r1
    4820:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4824:	440b      	add	r3, r1
    4826:	ea4f 0383 	mov.w	r3, r3, lsl #2
    482a:	4413      	add	r3, r2
    482c:	f103 0310 	add.w	r3, r3, #16
    4830:	781b      	ldrb	r3, [r3, #0]
    4832:	461a      	mov	r2, r3
    4834:	f242 63d4 	movw	r3, #9940	; 0x26d4
    4838:	f2c0 0301 	movt	r3, #1
    483c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4840:	f04f 0200 	mov.w	r2, #0
    4844:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    4846:	88f9      	ldrh	r1, [r7, #6]
    4848:	f240 0228 	movw	r2, #40	; 0x28
    484c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4850:	460b      	mov	r3, r1
    4852:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4856:	440b      	add	r3, r1
    4858:	ea4f 0383 	mov.w	r3, r3, lsl #2
    485c:	4413      	add	r3, r2
    485e:	f103 030c 	add.w	r3, r3, #12
    4862:	681b      	ldr	r3, [r3, #0]
    4864:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    4866:	88f9      	ldrh	r1, [r7, #6]
    4868:	f240 0228 	movw	r2, #40	; 0x28
    486c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4870:	460b      	mov	r3, r1
    4872:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4876:	440b      	add	r3, r1
    4878:	ea4f 0383 	mov.w	r3, r3, lsl #2
    487c:	4413      	add	r3, r2
    487e:	88db      	ldrh	r3, [r3, #6]
    4880:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    4882:	f04f 0300 	mov.w	r3, #0
    4886:	813b      	strh	r3, [r7, #8]
    4888:	e014      	b.n	48b4 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    488a:	f240 0300 	movw	r3, #0
    488e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4892:	8979      	ldrh	r1, [r7, #10]
    4894:	893a      	ldrh	r2, [r7, #8]
    4896:	440a      	add	r2, r1
    4898:	68f9      	ldr	r1, [r7, #12]
    489a:	8809      	ldrh	r1, [r1, #0]
    489c:	f502 7200 	add.w	r2, r2, #512	; 0x200
    48a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    48a4:	68fb      	ldr	r3, [r7, #12]
    48a6:	f103 0302 	add.w	r3, r3, #2
    48aa:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    48ac:	893b      	ldrh	r3, [r7, #8]
    48ae:	f103 0301 	add.w	r3, r3, #1
    48b2:	813b      	strh	r3, [r7, #8]
    48b4:	88f9      	ldrh	r1, [r7, #6]
    48b6:	f240 0228 	movw	r2, #40	; 0x28
    48ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
    48be:	460b      	mov	r3, r1
    48c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48c4:	440b      	add	r3, r1
    48c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48ca:	4413      	add	r3, r2
    48cc:	f103 0308 	add.w	r3, r3, #8
    48d0:	881b      	ldrh	r3, [r3, #0]
    48d2:	893a      	ldrh	r2, [r7, #8]
    48d4:	429a      	cmp	r2, r3
    48d6:	d3d8      	bcc.n	488a <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    48d8:	f107 0714 	add.w	r7, r7, #20
    48dc:	46bd      	mov	sp, r7
    48de:	bc80      	pop	{r7}
    48e0:	4770      	bx	lr
    48e2:	bf00      	nop

000048e4 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    48e4:	b480      	push	{r7}
    48e6:	b085      	sub	sp, #20
    48e8:	af00      	add	r7, sp, #0
    48ea:	4603      	mov	r3, r0
    48ec:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    48ee:	88fb      	ldrh	r3, [r7, #6]
    48f0:	2b01      	cmp	r3, #1
    48f2:	d900      	bls.n	48f6 <ACE_start_sse+0x12>
    48f4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    48f6:	88fb      	ldrh	r3, [r7, #6]
    48f8:	2b01      	cmp	r3, #1
    48fa:	f200 808d 	bhi.w	4a18 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    48fe:	88f9      	ldrh	r1, [r7, #6]
    4900:	f240 0228 	movw	r2, #40	; 0x28
    4904:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4908:	460b      	mov	r3, r1
    490a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    490e:	440b      	add	r3, r1
    4910:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4914:	4413      	add	r3, r2
    4916:	f103 0310 	add.w	r3, r3, #16
    491a:	781b      	ldrb	r3, [r3, #0]
    491c:	2b02      	cmp	r3, #2
    491e:	d900      	bls.n	4922 <ACE_start_sse+0x3e>
    4920:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    4922:	88f9      	ldrh	r1, [r7, #6]
    4924:	f240 0228 	movw	r2, #40	; 0x28
    4928:	f2c2 0200 	movt	r2, #8192	; 0x2000
    492c:	460b      	mov	r3, r1
    492e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4932:	440b      	add	r3, r1
    4934:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4938:	4413      	add	r3, r2
    493a:	88da      	ldrh	r2, [r3, #6]
    493c:	f240 13ff 	movw	r3, #511	; 0x1ff
    4940:	429a      	cmp	r2, r3
    4942:	d900      	bls.n	4946 <ACE_start_sse+0x62>
    4944:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    4946:	88f9      	ldrh	r1, [r7, #6]
    4948:	f240 0228 	movw	r2, #40	; 0x28
    494c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4950:	460b      	mov	r3, r1
    4952:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4956:	440b      	add	r3, r1
    4958:	ea4f 0383 	mov.w	r3, r3, lsl #2
    495c:	4413      	add	r3, r2
    495e:	88db      	ldrh	r3, [r3, #6]
    4960:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    4962:	89fb      	ldrh	r3, [r7, #14]
    4964:	2bff      	cmp	r3, #255	; 0xff
    4966:	d818      	bhi.n	499a <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    4968:	88f9      	ldrh	r1, [r7, #6]
    496a:	f240 0228 	movw	r2, #40	; 0x28
    496e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4972:	460b      	mov	r3, r1
    4974:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4978:	440b      	add	r3, r1
    497a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    497e:	4413      	add	r3, r2
    4980:	f103 0310 	add.w	r3, r3, #16
    4984:	781b      	ldrb	r3, [r3, #0]
    4986:	461a      	mov	r2, r3
    4988:	f242 63e0 	movw	r3, #9952	; 0x26e0
    498c:	f2c0 0301 	movt	r3, #1
    4990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4994:	89fa      	ldrh	r2, [r7, #14]
    4996:	601a      	str	r2, [r3, #0]
    4998:	e019      	b.n	49ce <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    499a:	88f9      	ldrh	r1, [r7, #6]
    499c:	f240 0228 	movw	r2, #40	; 0x28
    49a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    49a4:	460b      	mov	r3, r1
    49a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    49aa:	440b      	add	r3, r1
    49ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    49b0:	4413      	add	r3, r2
    49b2:	f103 0310 	add.w	r3, r3, #16
    49b6:	781b      	ldrb	r3, [r3, #0]
    49b8:	461a      	mov	r2, r3
    49ba:	f242 63ec 	movw	r3, #9964	; 0x26ec
    49be:	f2c0 0301 	movt	r3, #1
    49c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    49c6:	89fa      	ldrh	r2, [r7, #14]
    49c8:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    49cc:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    49ce:	88f9      	ldrh	r1, [r7, #6]
    49d0:	f240 0228 	movw	r2, #40	; 0x28
    49d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    49d8:	460b      	mov	r3, r1
    49da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    49de:	440b      	add	r3, r1
    49e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    49e4:	4413      	add	r3, r2
    49e6:	f103 0310 	add.w	r3, r3, #16
    49ea:	781b      	ldrb	r3, [r3, #0]
    49ec:	461a      	mov	r2, r3
    49ee:	f242 63d4 	movw	r3, #9940	; 0x26d4
    49f2:	f2c0 0301 	movt	r3, #1
    49f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    49fa:	f04f 0201 	mov.w	r2, #1
    49fe:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    4a00:	f240 0300 	movw	r3, #0
    4a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a08:	f240 0200 	movw	r2, #0
    4a0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a10:	6852      	ldr	r2, [r2, #4]
    4a12:	f042 0201 	orr.w	r2, r2, #1
    4a16:	605a      	str	r2, [r3, #4]
    }
}
    4a18:	f107 0714 	add.w	r7, r7, #20
    4a1c:	46bd      	mov	sp, r7
    4a1e:	bc80      	pop	{r7}
    4a20:	4770      	bx	lr
    4a22:	bf00      	nop

00004a24 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    4a24:	b480      	push	{r7}
    4a26:	b085      	sub	sp, #20
    4a28:	af00      	add	r7, sp, #0
    4a2a:	4603      	mov	r3, r0
    4a2c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4a2e:	88fb      	ldrh	r3, [r7, #6]
    4a30:	2b01      	cmp	r3, #1
    4a32:	d900      	bls.n	4a36 <ACE_restart_sse+0x12>
    4a34:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4a36:	88f9      	ldrh	r1, [r7, #6]
    4a38:	f240 0228 	movw	r2, #40	; 0x28
    4a3c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4a40:	460b      	mov	r3, r1
    4a42:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a46:	440b      	add	r3, r1
    4a48:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a4c:	4413      	add	r3, r2
    4a4e:	f103 0310 	add.w	r3, r3, #16
    4a52:	781b      	ldrb	r3, [r3, #0]
    4a54:	2b02      	cmp	r3, #2
    4a56:	d900      	bls.n	4a5a <ACE_restart_sse+0x36>
    4a58:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    4a5a:	88f9      	ldrh	r1, [r7, #6]
    4a5c:	f240 0228 	movw	r2, #40	; 0x28
    4a60:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4a64:	460b      	mov	r3, r1
    4a66:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a6a:	440b      	add	r3, r1
    4a6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a70:	4413      	add	r3, r2
    4a72:	88da      	ldrh	r2, [r3, #6]
    4a74:	f240 13ff 	movw	r3, #511	; 0x1ff
    4a78:	429a      	cmp	r2, r3
    4a7a:	d900      	bls.n	4a7e <ACE_restart_sse+0x5a>
    4a7c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4a7e:	88fb      	ldrh	r3, [r7, #6]
    4a80:	2b01      	cmp	r3, #1
    4a82:	d85c      	bhi.n	4b3e <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    4a84:	88f9      	ldrh	r1, [r7, #6]
    4a86:	f240 0228 	movw	r2, #40	; 0x28
    4a8a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4a8e:	460b      	mov	r3, r1
    4a90:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a94:	440b      	add	r3, r1
    4a96:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4a9a:	4413      	add	r3, r2
    4a9c:	889b      	ldrh	r3, [r3, #4]
    4a9e:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    4aa0:	89fb      	ldrh	r3, [r7, #14]
    4aa2:	2bff      	cmp	r3, #255	; 0xff
    4aa4:	d818      	bhi.n	4ad8 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    4aa6:	88f9      	ldrh	r1, [r7, #6]
    4aa8:	f240 0228 	movw	r2, #40	; 0x28
    4aac:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4ab0:	460b      	mov	r3, r1
    4ab2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4ab6:	440b      	add	r3, r1
    4ab8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4abc:	4413      	add	r3, r2
    4abe:	f103 0310 	add.w	r3, r3, #16
    4ac2:	781b      	ldrb	r3, [r3, #0]
    4ac4:	461a      	mov	r2, r3
    4ac6:	f242 63e0 	movw	r3, #9952	; 0x26e0
    4aca:	f2c0 0301 	movt	r3, #1
    4ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4ad2:	89fa      	ldrh	r2, [r7, #14]
    4ad4:	601a      	str	r2, [r3, #0]
    4ad6:	e019      	b.n	4b0c <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    4ad8:	88f9      	ldrh	r1, [r7, #6]
    4ada:	f240 0228 	movw	r2, #40	; 0x28
    4ade:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4ae2:	460b      	mov	r3, r1
    4ae4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4ae8:	440b      	add	r3, r1
    4aea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4aee:	4413      	add	r3, r2
    4af0:	f103 0310 	add.w	r3, r3, #16
    4af4:	781b      	ldrb	r3, [r3, #0]
    4af6:	461a      	mov	r2, r3
    4af8:	f242 63ec 	movw	r3, #9964	; 0x26ec
    4afc:	f2c0 0301 	movt	r3, #1
    4b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4b04:	89fa      	ldrh	r2, [r7, #14]
    4b06:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4b0a:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4b0c:	88f9      	ldrh	r1, [r7, #6]
    4b0e:	f240 0228 	movw	r2, #40	; 0x28
    4b12:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4b16:	460b      	mov	r3, r1
    4b18:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4b1c:	440b      	add	r3, r1
    4b1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4b22:	4413      	add	r3, r2
    4b24:	f103 0310 	add.w	r3, r3, #16
    4b28:	781b      	ldrb	r3, [r3, #0]
    4b2a:	461a      	mov	r2, r3
    4b2c:	f242 63d4 	movw	r3, #9940	; 0x26d4
    4b30:	f2c0 0301 	movt	r3, #1
    4b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4b38:	f04f 0201 	mov.w	r2, #1
    4b3c:	601a      	str	r2, [r3, #0]
    }
}
    4b3e:	f107 0714 	add.w	r7, r7, #20
    4b42:	46bd      	mov	sp, r7
    4b44:	bc80      	pop	{r7}
    4b46:	4770      	bx	lr

00004b48 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    4b48:	b480      	push	{r7}
    4b4a:	b083      	sub	sp, #12
    4b4c:	af00      	add	r7, sp, #0
    4b4e:	4603      	mov	r3, r0
    4b50:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4b52:	88fb      	ldrh	r3, [r7, #6]
    4b54:	2b01      	cmp	r3, #1
    4b56:	d900      	bls.n	4b5a <ACE_stop_sse+0x12>
    4b58:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4b5a:	88fb      	ldrh	r3, [r7, #6]
    4b5c:	2b01      	cmp	r3, #1
    4b5e:	d818      	bhi.n	4b92 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    4b60:	88f9      	ldrh	r1, [r7, #6]
    4b62:	f240 0228 	movw	r2, #40	; 0x28
    4b66:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4b6a:	460b      	mov	r3, r1
    4b6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4b70:	440b      	add	r3, r1
    4b72:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4b76:	4413      	add	r3, r2
    4b78:	f103 0310 	add.w	r3, r3, #16
    4b7c:	781b      	ldrb	r3, [r3, #0]
    4b7e:	461a      	mov	r2, r3
    4b80:	f242 63d4 	movw	r3, #9940	; 0x26d4
    4b84:	f2c0 0301 	movt	r3, #1
    4b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4b8c:	f04f 0200 	mov.w	r2, #0
    4b90:	601a      	str	r2, [r3, #0]
    }
}
    4b92:	f107 070c 	add.w	r7, r7, #12
    4b96:	46bd      	mov	sp, r7
    4b98:	bc80      	pop	{r7}
    4b9a:	4770      	bx	lr

00004b9c <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    4b9c:	b480      	push	{r7}
    4b9e:	b083      	sub	sp, #12
    4ba0:	af00      	add	r7, sp, #0
    4ba2:	4603      	mov	r3, r0
    4ba4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4ba6:	88fb      	ldrh	r3, [r7, #6]
    4ba8:	2b01      	cmp	r3, #1
    4baa:	d900      	bls.n	4bae <ACE_resume_sse+0x12>
    4bac:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4bae:	88fb      	ldrh	r3, [r7, #6]
    4bb0:	2b01      	cmp	r3, #1
    4bb2:	d818      	bhi.n	4be6 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4bb4:	88f9      	ldrh	r1, [r7, #6]
    4bb6:	f240 0228 	movw	r2, #40	; 0x28
    4bba:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4bbe:	460b      	mov	r3, r1
    4bc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4bc4:	440b      	add	r3, r1
    4bc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4bca:	4413      	add	r3, r2
    4bcc:	f103 0310 	add.w	r3, r3, #16
    4bd0:	781b      	ldrb	r3, [r3, #0]
    4bd2:	461a      	mov	r2, r3
    4bd4:	f242 63d4 	movw	r3, #9940	; 0x26d4
    4bd8:	f2c0 0301 	movt	r3, #1
    4bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4be0:	f04f 0201 	mov.w	r2, #1
    4be4:	601a      	str	r2, [r3, #0]
    }
}
    4be6:	f107 070c 	add.w	r7, r7, #12
    4bea:	46bd      	mov	sp, r7
    4bec:	bc80      	pop	{r7}
    4bee:	4770      	bx	lr

00004bf0 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4bf0:	b480      	push	{r7}
    4bf2:	b083      	sub	sp, #12
    4bf4:	af00      	add	r7, sp, #0
    4bf6:	4603      	mov	r3, r0
    4bf8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4bfa:	79fb      	ldrb	r3, [r7, #7]
    4bfc:	2b14      	cmp	r3, #20
    4bfe:	d900      	bls.n	4c02 <ACE_enable_sse_irq+0x12>
    4c00:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    4c02:	f240 0300 	movw	r3, #0
    4c06:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c0a:	f240 0200 	movw	r2, #0
    4c0e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c12:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4c16:	6811      	ldr	r1, [r2, #0]
    4c18:	79fa      	ldrb	r2, [r7, #7]
    4c1a:	f04f 0001 	mov.w	r0, #1
    4c1e:	fa00 f202 	lsl.w	r2, r0, r2
    4c22:	ea41 0202 	orr.w	r2, r1, r2
    4c26:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4c2a:	601a      	str	r2, [r3, #0]
}
    4c2c:	f107 070c 	add.w	r7, r7, #12
    4c30:	46bd      	mov	sp, r7
    4c32:	bc80      	pop	{r7}
    4c34:	4770      	bx	lr
    4c36:	bf00      	nop

00004c38 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4c38:	b480      	push	{r7}
    4c3a:	b085      	sub	sp, #20
    4c3c:	af00      	add	r7, sp, #0
    4c3e:	4603      	mov	r3, r0
    4c40:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4c42:	79fb      	ldrb	r3, [r7, #7]
    4c44:	2b14      	cmp	r3, #20
    4c46:	d900      	bls.n	4c4a <ACE_disable_sse_irq+0x12>
    4c48:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    4c4a:	f240 0300 	movw	r3, #0
    4c4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c52:	f240 0200 	movw	r2, #0
    4c56:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c5a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4c5e:	6811      	ldr	r1, [r2, #0]
    4c60:	79fa      	ldrb	r2, [r7, #7]
    4c62:	f04f 0001 	mov.w	r0, #1
    4c66:	fa00 f202 	lsl.w	r2, r0, r2
    4c6a:	ea6f 0202 	mvn.w	r2, r2
    4c6e:	ea01 0202 	and.w	r2, r1, r2
    4c72:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4c76:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    4c78:	f240 0300 	movw	r3, #0
    4c7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4c80:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4c84:	681b      	ldr	r3, [r3, #0]
    4c86:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4c88:	68fb      	ldr	r3, [r7, #12]
    4c8a:	f103 0301 	add.w	r3, r3, #1
    4c8e:	60fb      	str	r3, [r7, #12]
}
    4c90:	f107 0714 	add.w	r7, r7, #20
    4c94:	46bd      	mov	sp, r7
    4c96:	bc80      	pop	{r7}
    4c98:	4770      	bx	lr
    4c9a:	bf00      	nop

00004c9c <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4c9c:	b480      	push	{r7}
    4c9e:	b085      	sub	sp, #20
    4ca0:	af00      	add	r7, sp, #0
    4ca2:	4603      	mov	r3, r0
    4ca4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4ca6:	79fb      	ldrb	r3, [r7, #7]
    4ca8:	2b14      	cmp	r3, #20
    4caa:	d900      	bls.n	4cae <ACE_clear_sse_irq+0x12>
    4cac:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    4cae:	f240 0300 	movw	r3, #0
    4cb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4cb6:	f240 0200 	movw	r2, #0
    4cba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4cbe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4cc2:	f102 0208 	add.w	r2, r2, #8
    4cc6:	6811      	ldr	r1, [r2, #0]
    4cc8:	79fa      	ldrb	r2, [r7, #7]
    4cca:	f04f 0001 	mov.w	r0, #1
    4cce:	fa00 f202 	lsl.w	r2, r0, r2
    4cd2:	ea41 0202 	orr.w	r2, r1, r2
    4cd6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4cda:	f103 0308 	add.w	r3, r3, #8
    4cde:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    4ce0:	f240 0300 	movw	r3, #0
    4ce4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ce8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4cec:	f103 0308 	add.w	r3, r3, #8
    4cf0:	681b      	ldr	r3, [r3, #0]
    4cf2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4cf4:	68fb      	ldr	r3, [r7, #12]
    4cf6:	f103 0301 	add.w	r3, r3, #1
    4cfa:	60fb      	str	r3, [r7, #12]
}
    4cfc:	f107 0714 	add.w	r7, r7, #20
    4d00:	46bd      	mov	sp, r7
    4d02:	bc80      	pop	{r7}
    4d04:	4770      	bx	lr
    4d06:	bf00      	nop

00004d08 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    4d08:	b480      	push	{r7}
    4d0a:	b083      	sub	sp, #12
    4d0c:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    4d0e:	f240 0300 	movw	r3, #0
    4d12:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d16:	685b      	ldr	r3, [r3, #4]
    4d18:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    4d1a:	f240 0300 	movw	r3, #0
    4d1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d22:	f240 0200 	movw	r2, #0
    4d26:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d2a:	6852      	ldr	r2, [r2, #4]
    4d2c:	f022 0201 	bic.w	r2, r2, #1
    4d30:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    4d32:	f240 0300 	movw	r3, #0
    4d36:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d3a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4d3e:	f103 0304 	add.w	r3, r3, #4
    4d42:	681b      	ldr	r3, [r3, #0]
    4d44:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    4d46:	f240 0300 	movw	r3, #0
    4d4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d4e:	f240 0200 	movw	r2, #0
    4d52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d56:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    4d5a:	f102 0204 	add.w	r2, r2, #4
    4d5e:	6812      	ldr	r2, [r2, #0]
    4d60:	f022 0201 	bic.w	r2, r2, #1
    4d64:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4d68:	f103 0304 	add.w	r3, r3, #4
    4d6c:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    4d6e:	f240 0300 	movw	r3, #0
    4d72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d76:	f240 0200 	movw	r2, #0
    4d7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4d80:	f042 0210 	orr.w	r2, r2, #16
    4d84:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    4d86:	f240 0300 	movw	r3, #0
    4d8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d8e:	f240 0200 	movw	r2, #0
    4d92:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d96:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    4d9a:	f042 0210 	orr.w	r2, r2, #16
    4d9e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    4da2:	f240 0300 	movw	r3, #0
    4da6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4daa:	f240 0200 	movw	r2, #0
    4dae:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4db2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    4db6:	f042 0210 	orr.w	r2, r2, #16
    4dba:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4dbe:	f240 0300 	movw	r3, #0
    4dc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4dc6:	f240 0200 	movw	r2, #0
    4dca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4dce:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4dd2:	f102 0210 	add.w	r2, r2, #16
    4dd6:	6812      	ldr	r2, [r2, #0]
    4dd8:	f042 0204 	orr.w	r2, r2, #4
    4ddc:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4de0:	f103 0310 	add.w	r3, r3, #16
    4de4:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4de6:	f240 0300 	movw	r3, #0
    4dea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4dee:	f240 0200 	movw	r2, #0
    4df2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4df6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4dfa:	f102 021c 	add.w	r2, r2, #28
    4dfe:	6812      	ldr	r2, [r2, #0]
    4e00:	f042 0204 	orr.w	r2, r2, #4
    4e04:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4e08:	f103 031c 	add.w	r3, r3, #28
    4e0c:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4e0e:	f240 0300 	movw	r3, #0
    4e12:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e16:	f240 0200 	movw	r2, #0
    4e1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e1e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4e22:	f102 0228 	add.w	r2, r2, #40	; 0x28
    4e26:	6812      	ldr	r2, [r2, #0]
    4e28:	f042 0204 	orr.w	r2, r2, #4
    4e2c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4e30:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4e34:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    4e36:	f240 0300 	movw	r3, #0
    4e3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e3e:	f240 0200 	movw	r2, #0
    4e42:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e46:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    4e4a:	6812      	ldr	r2, [r2, #0]
    4e4c:	f042 0204 	orr.w	r2, r2, #4
    4e50:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    4e54:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    4e56:	f240 0300 	movw	r3, #0
    4e5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e5e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4e62:	f103 0304 	add.w	r3, r3, #4
    4e66:	687a      	ldr	r2, [r7, #4]
    4e68:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    4e6a:	f240 0300 	movw	r3, #0
    4e6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e72:	683a      	ldr	r2, [r7, #0]
    4e74:	605a      	str	r2, [r3, #4]
}
    4e76:	f107 070c 	add.w	r7, r7, #12
    4e7a:	46bd      	mov	sp, r7
    4e7c:	bc80      	pop	{r7}
    4e7e:	4770      	bx	lr

00004e80 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    4e80:	b480      	push	{r7}
    4e82:	b083      	sub	sp, #12
    4e84:	af00      	add	r7, sp, #0
    4e86:	4603      	mov	r3, r0
    4e88:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4e8a:	79fb      	ldrb	r3, [r7, #7]
    4e8c:	2b00      	cmp	r3, #0
    4e8e:	d000      	beq.n	4e92 <ACE_get_default_m_factor+0x12>
    4e90:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4e92:	79fa      	ldrb	r2, [r7, #7]
    4e94:	f242 43fc 	movw	r3, #9468	; 0x24fc
    4e98:	f2c0 0301 	movt	r3, #1
    4e9c:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4ea0:	b21b      	sxth	r3, r3
}
    4ea2:	4618      	mov	r0, r3
    4ea4:	f107 070c 	add.w	r7, r7, #12
    4ea8:	46bd      	mov	sp, r7
    4eaa:	bc80      	pop	{r7}
    4eac:	4770      	bx	lr
    4eae:	bf00      	nop

00004eb0 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    4eb0:	b480      	push	{r7}
    4eb2:	b083      	sub	sp, #12
    4eb4:	af00      	add	r7, sp, #0
    4eb6:	4603      	mov	r3, r0
    4eb8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4eba:	79fb      	ldrb	r3, [r7, #7]
    4ebc:	2b00      	cmp	r3, #0
    4ebe:	d000      	beq.n	4ec2 <ACE_get_default_c_offset+0x12>
    4ec0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4ec2:	79fb      	ldrb	r3, [r7, #7]
    4ec4:	f242 42fc 	movw	r2, #9468	; 0x24fc
    4ec8:	f2c0 0201 	movt	r2, #1
    4ecc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4ed0:	4413      	add	r3, r2
    4ed2:	885b      	ldrh	r3, [r3, #2]
    4ed4:	b21b      	sxth	r3, r3
}
    4ed6:	4618      	mov	r0, r3
    4ed8:	f107 070c 	add.w	r7, r7, #12
    4edc:	46bd      	mov	sp, r7
    4ede:	bc80      	pop	{r7}
    4ee0:	4770      	bx	lr
    4ee2:	bf00      	nop

00004ee4 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    4ee4:	b5b0      	push	{r4, r5, r7, lr}
    4ee6:	b092      	sub	sp, #72	; 0x48
    4ee8:	af00      	add	r7, sp, #0
    4eea:	4613      	mov	r3, r2
    4eec:	4602      	mov	r2, r0
    4eee:	71fa      	strb	r2, [r7, #7]
    4ef0:	460a      	mov	r2, r1
    4ef2:	80ba      	strh	r2, [r7, #4]
    4ef4:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    4ef6:	f242 724c 	movw	r2, #10060	; 0x274c
    4efa:	f2c0 0201 	movt	r2, #1
    4efe:	f107 030c 	add.w	r3, r7, #12
    4f02:	e892 0003 	ldmia.w	r2, {r0, r1}
    4f06:	6018      	str	r0, [r3, #0]
    4f08:	f103 0304 	add.w	r3, r3, #4
    4f0c:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4f0e:	79fb      	ldrb	r3, [r7, #7]
    4f10:	2b00      	cmp	r3, #0
    4f12:	d000      	beq.n	4f16 <ACE_set_linear_transform+0x32>
    4f14:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    4f16:	79fb      	ldrb	r3, [r7, #7]
    4f18:	2b00      	cmp	r3, #0
    4f1a:	f040 809d 	bne.w	5058 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    4f1e:	79fa      	ldrb	r2, [r7, #7]
    4f20:	f240 0318 	movw	r3, #24
    4f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f28:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f2c:	4413      	add	r3, r2
    4f2e:	791b      	ldrb	r3, [r3, #4]
    4f30:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    4f32:	7cfa      	ldrb	r2, [r7, #19]
    4f34:	f107 030c 	add.w	r3, r7, #12
    4f38:	4610      	mov	r0, r2
    4f3a:	4619      	mov	r1, r3
    4f3c:	f000 f928 	bl	5190 <get_calibration>
        
        m1 = calibration.m1;
    4f40:	89fb      	ldrh	r3, [r7, #14]
    4f42:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    4f46:	8a3b      	ldrh	r3, [r7, #16]
    4f48:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    4f4c:	89bb      	ldrh	r3, [r7, #12]
    4f4e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    4f52:	88bb      	ldrh	r3, [r7, #4]
    4f54:	4618      	mov	r0, r3
    4f56:	f000 f883 	bl	5060 <extend_sign>
    4f5a:	4604      	mov	r4, r0
    4f5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    4f60:	4618      	mov	r0, r3
    4f62:	f000 f87d 	bl	5060 <extend_sign>
    4f66:	4603      	mov	r3, r0
    4f68:	fb03 f304 	mul.w	r3, r3, r4
    4f6c:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    4f6e:	69fb      	ldr	r3, [r7, #28]
    4f70:	461c      	mov	r4, r3
    4f72:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4f76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4f7a:	4618      	mov	r0, r3
    4f7c:	f000 f870 	bl	5060 <extend_sign>
    4f80:	4603      	mov	r3, r0
    4f82:	461a      	mov	r2, r3
    4f84:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4f88:	fb02 f105 	mul.w	r1, r2, r5
    4f8c:	fb04 f003 	mul.w	r0, r4, r3
    4f90:	4401      	add	r1, r0
    4f92:	fba4 2302 	umull	r2, r3, r4, r2
    4f96:	4419      	add	r1, r3
    4f98:	460b      	mov	r3, r1
    4f9a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    4f9e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    4fa2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    4fa6:	f000 f8b3 	bl	5110 <adjust_to_16bit_ace_format>
    4faa:	4603      	mov	r3, r0
    4fac:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    4fae:	88bb      	ldrh	r3, [r7, #4]
    4fb0:	4618      	mov	r0, r3
    4fb2:	f000 f855 	bl	5060 <extend_sign>
    4fb6:	4604      	mov	r4, r0
    4fb8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    4fbc:	4618      	mov	r0, r3
    4fbe:	f000 f84f 	bl	5060 <extend_sign>
    4fc2:	4603      	mov	r3, r0
    4fc4:	fb03 f304 	mul.w	r3, r3, r4
    4fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    4fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    4fcc:	461c      	mov	r4, r3
    4fce:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4fd2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4fd6:	4618      	mov	r0, r3
    4fd8:	f000 f842 	bl	5060 <extend_sign>
    4fdc:	4603      	mov	r3, r0
    4fde:	461a      	mov	r2, r3
    4fe0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4fe4:	fb02 f105 	mul.w	r1, r2, r5
    4fe8:	fb04 f003 	mul.w	r0, r4, r3
    4fec:	4401      	add	r1, r0
    4fee:	fba4 2302 	umull	r2, r3, r4, r2
    4ff2:	4419      	add	r1, r3
    4ff4:	460b      	mov	r3, r1
    4ff6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    4ffa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    4ffe:	887b      	ldrh	r3, [r7, #2]
    5000:	4618      	mov	r0, r3
    5002:	f000 f82d 	bl	5060 <extend_sign>
    5006:	4604      	mov	r4, r0
    5008:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    500c:	4618      	mov	r0, r3
    500e:	f000 f827 	bl	5060 <extend_sign>
    5012:	4603      	mov	r3, r0
    5014:	fb03 f304 	mul.w	r3, r3, r4
    5018:	461a      	mov	r2, r3
    501a:	ea4f 73e2 	mov.w	r3, r2, asr #31
    501e:	ea4f 4192 	mov.w	r1, r2, lsr #18
    5022:	ea4f 3083 	mov.w	r0, r3, lsl #14
    5026:	ea40 0101 	orr.w	r1, r0, r1
    502a:	63f9      	str	r1, [r7, #60]	; 0x3c
    502c:	ea4f 3382 	mov.w	r3, r2, lsl #14
    5030:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    5032:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    5036:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    503a:	1812      	adds	r2, r2, r0
    503c:	eb43 0301 	adc.w	r3, r3, r1
    5040:	4610      	mov	r0, r2
    5042:	4619      	mov	r1, r3
    5044:	f000 f824 	bl	5090 <adjust_to_24bit_ace_format>
    5048:	4603      	mov	r3, r0
    504a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    504c:	79fb      	ldrb	r3, [r7, #7]
    504e:	4618      	mov	r0, r3
    5050:	6979      	ldr	r1, [r7, #20]
    5052:	69ba      	ldr	r2, [r7, #24]
    5054:	f000 fa5c 	bl	5510 <write_transform_coefficients>
    }
}
    5058:	f107 0748 	add.w	r7, r7, #72	; 0x48
    505c:	46bd      	mov	sp, r7
    505e:	bdb0      	pop	{r4, r5, r7, pc}

00005060 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    5060:	b480      	push	{r7}
    5062:	b085      	sub	sp, #20
    5064:	af00      	add	r7, sp, #0
    5066:	4603      	mov	r3, r0
    5068:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    506a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    506e:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    5070:	88fa      	ldrh	r2, [r7, #6]
    5072:	68fb      	ldr	r3, [r7, #12]
    5074:	ea82 0203 	eor.w	r2, r2, r3
    5078:	68fb      	ldr	r3, [r7, #12]
    507a:	ebc3 0302 	rsb	r3, r3, r2
    507e:	60bb      	str	r3, [r7, #8]
    
    return y;
    5080:	68bb      	ldr	r3, [r7, #8]
}
    5082:	4618      	mov	r0, r3
    5084:	f107 0714 	add.w	r7, r7, #20
    5088:	46bd      	mov	sp, r7
    508a:	bc80      	pop	{r7}
    508c:	4770      	bx	lr
    508e:	bf00      	nop

00005090 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    5090:	b4b0      	push	{r4, r5, r7}
    5092:	b089      	sub	sp, #36	; 0x24
    5094:	af00      	add	r7, sp, #0
    5096:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    509a:	f04f 30ff 	mov.w	r0, #4294967295
    509e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    50a2:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    50a6:	f04f 0000 	mov.w	r0, #0
    50aa:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    50ae:	ea4f 31e1 	mov.w	r1, r1, asr #15
    50b2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    50b6:	e9d7 0100 	ldrd	r0, r1, [r7]
    50ba:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    50be:	4284      	cmp	r4, r0
    50c0:	eb75 0c01 	sbcs.w	ip, r5, r1
    50c4:	da04      	bge.n	50d0 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    50c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    50ca:	e9c7 0100 	strd	r0, r1, [r7]
    50ce:	e00b      	b.n	50e8 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    50d0:	e9d7 4500 	ldrd	r4, r5, [r7]
    50d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    50d8:	4284      	cmp	r4, r0
    50da:	eb75 0c01 	sbcs.w	ip, r5, r1
    50de:	da03      	bge.n	50e8 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    50e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    50e4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    50e8:	6879      	ldr	r1, [r7, #4]
    50ea:	ea4f 4181 	mov.w	r1, r1, lsl #18
    50ee:	6838      	ldr	r0, [r7, #0]
    50f0:	ea4f 3290 	mov.w	r2, r0, lsr #14
    50f4:	ea41 0202 	orr.w	r2, r1, r2
    50f8:	6879      	ldr	r1, [r7, #4]
    50fa:	ea4f 33a1 	mov.w	r3, r1, asr #14
    50fe:	4613      	mov	r3, r2
    5100:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    5102:	68fb      	ldr	r3, [r7, #12]
}
    5104:	4618      	mov	r0, r3
    5106:	f107 0724 	add.w	r7, r7, #36	; 0x24
    510a:	46bd      	mov	sp, r7
    510c:	bcb0      	pop	{r4, r5, r7}
    510e:	4770      	bx	lr

00005110 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    5110:	b4b0      	push	{r4, r5, r7}
    5112:	b089      	sub	sp, #36	; 0x24
    5114:	af00      	add	r7, sp, #0
    5116:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    511a:	f04f 30ff 	mov.w	r0, #4294967295
    511e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    5122:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    5126:	f04f 0000 	mov.w	r0, #0
    512a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    512e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    5132:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    5136:	e9d7 0100 	ldrd	r0, r1, [r7]
    513a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    513e:	4284      	cmp	r4, r0
    5140:	eb75 0c01 	sbcs.w	ip, r5, r1
    5144:	da04      	bge.n	5150 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    5146:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    514a:	e9c7 0100 	strd	r0, r1, [r7]
    514e:	e00b      	b.n	5168 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    5150:	e9d7 4500 	ldrd	r4, r5, [r7]
    5154:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    5158:	4284      	cmp	r4, r0
    515a:	eb75 0c01 	sbcs.w	ip, r5, r1
    515e:	da03      	bge.n	5168 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    5160:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    5164:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    5168:	6879      	ldr	r1, [r7, #4]
    516a:	ea4f 3101 	mov.w	r1, r1, lsl #12
    516e:	6838      	ldr	r0, [r7, #0]
    5170:	ea4f 5210 	mov.w	r2, r0, lsr #20
    5174:	ea41 0202 	orr.w	r2, r1, r2
    5178:	6879      	ldr	r1, [r7, #4]
    517a:	ea4f 5321 	mov.w	r3, r1, asr #20
    517e:	4613      	mov	r3, r2
    5180:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    5182:	68fb      	ldr	r3, [r7, #12]
}
    5184:	4618      	mov	r0, r3
    5186:	f107 0724 	add.w	r7, r7, #36	; 0x24
    518a:	46bd      	mov	sp, r7
    518c:	bcb0      	pop	{r4, r5, r7}
    518e:	4770      	bx	lr

00005190 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    5190:	b490      	push	{r4, r7}
    5192:	b0a4      	sub	sp, #144	; 0x90
    5194:	af00      	add	r7, sp, #0
    5196:	4603      	mov	r3, r0
    5198:	6039      	str	r1, [r7, #0]
    519a:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    519c:	f04f 030f 	mov.w	r3, #15
    51a0:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    51a2:	f04f 0301 	mov.w	r3, #1
    51a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    51a8:	f04f 0301 	mov.w	r3, #1
    51ac:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    51ae:	f242 63fc 	movw	r3, #9980	; 0x26fc
    51b2:	f2c0 0301 	movt	r3, #1
    51b6:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    51ba:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    51bc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    51c0:	f04f 0300 	mov.w	r3, #0
    51c4:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    51c6:	79fa      	ldrb	r2, [r7, #7]
    51c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    51ca:	ea02 0303 	and.w	r3, r2, r3
    51ce:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    51d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    51d2:	f107 0290 	add.w	r2, r7, #144	; 0x90
    51d6:	4413      	add	r3, r2
    51d8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    51dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    51e0:	79fb      	ldrb	r3, [r7, #7]
    51e2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    51e6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    51ea:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    51ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    51ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    51f2:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    51f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    51f6:	2b04      	cmp	r3, #4
    51f8:	d906      	bls.n	5208 <get_calibration+0x78>
    51fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    51fc:	2b08      	cmp	r3, #8
    51fe:	d803      	bhi.n	5208 <get_calibration+0x78>
    5200:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5202:	f103 0301 	add.w	r3, r3, #1
    5206:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    5208:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    520c:	2b05      	cmp	r3, #5
    520e:	f200 8151 	bhi.w	54b4 <get_calibration+0x324>
    5212:	a201      	add	r2, pc, #4	; (adr r2, 5218 <get_calibration+0x88>)
    5214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5218:	00005231 	.word	0x00005231
    521c:	0000527f 	.word	0x0000527f
    5220:	000052d5 	.word	0x000052d5
    5224:	0000533b 	.word	0x0000533b
    5228:	000053ad 	.word	0x000053ad
    522c:	00005415 	.word	0x00005415
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    5230:	f240 0200 	movw	r2, #0
    5234:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5238:	6f79      	ldr	r1, [r7, #116]	; 0x74
    523a:	460b      	mov	r3, r1
    523c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5240:	440b      	add	r3, r1
    5242:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5246:	4413      	add	r3, r2
    5248:	f503 7308 	add.w	r3, r3, #544	; 0x220
    524c:	791b      	ldrb	r3, [r3, #4]
    524e:	b2db      	uxtb	r3, r3
    5250:	f003 0306 	and.w	r3, r3, #6
    5254:	ea4f 0353 	mov.w	r3, r3, lsr #1
    5258:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    525a:	f242 63f8 	movw	r3, #9976	; 0x26f8
    525e:	f2c0 0301 	movt	r3, #1
    5262:	681b      	ldr	r3, [r3, #0]
    5264:	f103 0390 	add.w	r3, r3, #144	; 0x90
    5268:	461a      	mov	r2, r3
    526a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    526c:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    5270:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    5272:	440b      	add	r3, r1
    5274:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5278:	4413      	add	r3, r2
    527a:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    527c:	e122      	b.n	54c4 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    527e:	f240 0200 	movw	r2, #0
    5282:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5286:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5288:	460b      	mov	r3, r1
    528a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    528e:	440b      	add	r3, r1
    5290:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5294:	4413      	add	r3, r2
    5296:	f503 7308 	add.w	r3, r3, #544	; 0x220
    529a:	791b      	ldrb	r3, [r3, #4]
    529c:	b2db      	uxtb	r3, r3
    529e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    52a2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    52a6:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    52a8:	f242 63f8 	movw	r3, #9976	; 0x26f8
    52ac:	f2c0 0301 	movt	r3, #1
    52b0:	681b      	ldr	r3, [r3, #0]
    52b2:	f103 0390 	add.w	r3, r3, #144	; 0x90
    52b6:	461a      	mov	r2, r3
    52b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    52ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    52be:	f103 0301 	add.w	r3, r3, #1
    52c2:	ea4f 0183 	mov.w	r1, r3, lsl #2
    52c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    52c8:	440b      	add	r3, r1
    52ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    52ce:	4413      	add	r3, r2
    52d0:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    52d2:	e0f7      	b.n	54c4 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    52d4:	f240 0200 	movw	r2, #0
    52d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    52dc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    52de:	460b      	mov	r3, r1
    52e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    52e4:	440b      	add	r3, r1
    52e6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    52ea:	4413      	add	r3, r2
    52ec:	f503 7308 	add.w	r3, r3, #544	; 0x220
    52f0:	7a1b      	ldrb	r3, [r3, #8]
    52f2:	b2db      	uxtb	r3, r3
    52f4:	461a      	mov	r2, r3
    52f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    52f8:	ea02 0303 	and.w	r3, r2, r3
    52fc:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    52fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    5300:	2b00      	cmp	r3, #0
    5302:	d10c      	bne.n	531e <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    5304:	f242 63f8 	movw	r3, #9976	; 0x26f8
    5308:	f2c0 0301 	movt	r3, #1
    530c:	681b      	ldr	r3, [r3, #0]
    530e:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    5312:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5314:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5318:	4413      	add	r3, r2
    531a:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    531c:	e0d2      	b.n	54c4 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    531e:	f242 63f8 	movw	r3, #9976	; 0x26f8
    5322:	f2c0 0301 	movt	r3, #1
    5326:	681b      	ldr	r3, [r3, #0]
    5328:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    532c:	461a      	mov	r2, r3
    532e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5330:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5334:	4413      	add	r3, r2
    5336:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    5338:	e0c4      	b.n	54c4 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    533a:	f240 0200 	movw	r2, #0
    533e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5342:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5344:	460b      	mov	r3, r1
    5346:	ea4f 0343 	mov.w	r3, r3, lsl #1
    534a:	440b      	add	r3, r1
    534c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5350:	4413      	add	r3, r2
    5352:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5356:	791b      	ldrb	r3, [r3, #4]
    5358:	b2db      	uxtb	r3, r3
    535a:	461a      	mov	r2, r3
    535c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    535e:	ea02 0303 	and.w	r3, r2, r3
    5362:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    5366:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    536a:	2b00      	cmp	r3, #0
    536c:	d10c      	bne.n	5388 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    536e:	f242 63f8 	movw	r3, #9976	; 0x26f8
    5372:	f2c0 0301 	movt	r3, #1
    5376:	681b      	ldr	r3, [r3, #0]
    5378:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    537c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    537e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5382:	4413      	add	r3, r2
    5384:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    5386:	e09d      	b.n	54c4 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    5388:	f242 63f8 	movw	r3, #9976	; 0x26f8
    538c:	f2c0 0301 	movt	r3, #1
    5390:	681b      	ldr	r3, [r3, #0]
    5392:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    5396:	461a      	mov	r2, r3
    5398:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    539a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    539e:	f103 0301 	add.w	r3, r3, #1
    53a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    53a6:	4413      	add	r3, r2
    53a8:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    53aa:	e08b      	b.n	54c4 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    53ac:	f242 730c 	movw	r3, #9996	; 0x270c
    53b0:	f2c0 0301 	movt	r3, #1
    53b4:	f107 0c08 	add.w	ip, r7, #8
    53b8:	461c      	mov	r4, r3
    53ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    53bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    53c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    53c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    53c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    53c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    53cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    53d0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    53d4:	79fa      	ldrb	r2, [r7, #7]
    53d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    53d8:	ea02 0303 	and.w	r3, r2, r3
    53dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    53e0:	f107 0290 	add.w	r2, r7, #144	; 0x90
    53e4:	4413      	add	r3, r2
    53e6:	f853 3c88 	ldr.w	r3, [r3, #-136]
    53ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    53ee:	f242 63f8 	movw	r3, #9976	; 0x26f8
    53f2:	f2c0 0301 	movt	r3, #1
    53f6:	681b      	ldr	r3, [r3, #0]
    53f8:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    53fc:	461a      	mov	r2, r3
    53fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    5400:	ea4f 0183 	mov.w	r1, r3, lsl #2
    5404:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    5408:	440b      	add	r3, r1
    540a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    540e:	4413      	add	r3, r2
    5410:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    5412:	e057      	b.n	54c4 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    5414:	f240 0200 	movw	r2, #0
    5418:	f2c4 0202 	movt	r2, #16386	; 0x4002
    541c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    541e:	460b      	mov	r3, r1
    5420:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5424:	440b      	add	r3, r1
    5426:	ea4f 1303 	mov.w	r3, r3, lsl #4
    542a:	4413      	add	r3, r2
    542c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5430:	791b      	ldrb	r3, [r3, #4]
    5432:	b2db      	uxtb	r3, r3
    5434:	f003 0301 	and.w	r3, r3, #1
    5438:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    543c:	f240 0200 	movw	r2, #0
    5440:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5444:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5446:	460b      	mov	r3, r1
    5448:	ea4f 0343 	mov.w	r3, r3, lsl #1
    544c:	440b      	add	r3, r1
    544e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5452:	4413      	add	r3, r2
    5454:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5458:	791b      	ldrb	r3, [r3, #4]
    545a:	b2db      	uxtb	r3, r3
    545c:	f003 0302 	and.w	r3, r3, #2
    5460:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    5464:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    5468:	2b00      	cmp	r3, #0
    546a:	d003      	beq.n	5474 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    546c:	f04f 0301 	mov.w	r3, #1
    5470:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    5474:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    5478:	2b00      	cmp	r3, #0
    547a:	d003      	beq.n	5484 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    547c:	f04f 0301 	mov.w	r3, #1
    5480:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    5484:	f242 63f8 	movw	r3, #9976	; 0x26f8
    5488:	f2c0 0301 	movt	r3, #1
    548c:	681b      	ldr	r3, [r3, #0]
    548e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    5492:	461a      	mov	r2, r3
    5494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    5496:	ea4f 0143 	mov.w	r1, r3, lsl #1
    549a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    549e:	440b      	add	r3, r1
    54a0:	ea4f 0143 	mov.w	r1, r3, lsl #1
    54a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    54a8:	440b      	add	r3, r1
    54aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    54ae:	4413      	add	r3, r2
    54b0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    54b2:	e007      	b.n	54c4 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    54b4:	683b      	ldr	r3, [r7, #0]
    54b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    54ba:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    54bc:	683b      	ldr	r3, [r7, #0]
    54be:	f04f 0200 	mov.w	r2, #0
    54c2:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    54c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    54c6:	2b00      	cmp	r3, #0
    54c8:	d007      	beq.n	54da <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    54ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    54cc:	881a      	ldrh	r2, [r3, #0]
    54ce:	683b      	ldr	r3, [r7, #0]
    54d0:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    54d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    54d4:	885a      	ldrh	r2, [r3, #2]
    54d6:	683b      	ldr	r3, [r7, #0]
    54d8:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    54da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    54dc:	f242 43e4 	movw	r3, #9444	; 0x24e4
    54e0:	f2c0 0301 	movt	r3, #1
    54e4:	5c9b      	ldrb	r3, [r3, r2]
    54e6:	2b00      	cmp	r3, #0
    54e8:	d008      	beq.n	54fc <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    54ea:	f242 63f8 	movw	r3, #9976	; 0x26f8
    54ee:	f2c0 0301 	movt	r3, #1
    54f2:	681b      	ldr	r3, [r3, #0]
    54f4:	8b9a      	ldrh	r2, [r3, #28]
    54f6:	683b      	ldr	r3, [r7, #0]
    54f8:	801a      	strh	r2, [r3, #0]
    54fa:	e003      	b.n	5504 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    54fc:	683b      	ldr	r3, [r7, #0]
    54fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    5502:	801a      	strh	r2, [r3, #0]
    }
}
    5504:	f107 0790 	add.w	r7, r7, #144	; 0x90
    5508:	46bd      	mov	sp, r7
    550a:	bc90      	pop	{r4, r7}
    550c:	4770      	bx	lr
    550e:	bf00      	nop

00005510 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    5510:	b480      	push	{r7}
    5512:	b087      	sub	sp, #28
    5514:	af00      	add	r7, sp, #0
    5516:	4603      	mov	r3, r0
    5518:	60b9      	str	r1, [r7, #8]
    551a:	607a      	str	r2, [r7, #4]
    551c:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    551e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    5522:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    5524:	7bfa      	ldrb	r2, [r7, #15]
    5526:	f242 43fc 	movw	r3, #9468	; 0x24fc
    552a:	f2c0 0301 	movt	r3, #1
    552e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    5532:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    5534:	7bfb      	ldrb	r3, [r7, #15]
    5536:	f242 42fc 	movw	r2, #9468	; 0x24fc
    553a:	f2c0 0201 	movt	r2, #1
    553e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5542:	4413      	add	r3, r2
    5544:	885b      	ldrh	r3, [r3, #2]
    5546:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    5548:	f240 0300 	movw	r3, #0
    554c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5550:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    5552:	f240 0200 	movw	r2, #0
    5556:	f2c4 0202 	movt	r2, #16386	; 0x4002
    555a:	8a39      	ldrh	r1, [r7, #16]
    555c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    5560:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    5564:	697a      	ldr	r2, [r7, #20]
    5566:	ea01 0102 	and.w	r1, r1, r2
    556a:	68ba      	ldr	r2, [r7, #8]
    556c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5570:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    5574:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    5578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    557c:	f240 0300 	movw	r3, #0
    5580:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5584:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    5586:	f240 0200 	movw	r2, #0
    558a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    558e:	8a79      	ldrh	r1, [r7, #18]
    5590:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    5594:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    5598:	697a      	ldr	r2, [r7, #20]
    559a:	ea01 0102 	and.w	r1, r1, r2
    559e:	687a      	ldr	r2, [r7, #4]
    55a0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    55a4:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    55a8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    55ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    55b0:	f107 071c 	add.w	r7, r7, #28
    55b4:	46bd      	mov	sp, r7
    55b6:	bc80      	pop	{r7}
    55b8:	4770      	bx	lr
    55ba:	bf00      	nop

000055bc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    55bc:	b580      	push	{r7, lr}
    55be:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    55c0:	f7fe fcfe 	bl	3fc0 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    55c4:	f7fd ffce 	bl	3564 <ace_init_convert>
}
    55c8:	bd80      	pop	{r7, pc}
    55ca:	bf00      	nop

000055cc <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    55cc:	b480      	push	{r7}
    55ce:	b083      	sub	sp, #12
    55d0:	af00      	add	r7, sp, #0
    55d2:	4603      	mov	r3, r0
    55d4:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    55d6:	f240 0300 	movw	r3, #0
    55da:	f2c4 0302 	movt	r3, #16386	; 0x4002
    55de:	79fa      	ldrb	r2, [r7, #7]
    55e0:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    55e4:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    55e8:	b2d2      	uxtb	r2, r2
    55ea:	651a      	str	r2, [r3, #80]	; 0x50
}
    55ec:	f107 070c 	add.w	r7, r7, #12
    55f0:	46bd      	mov	sp, r7
    55f2:	bc80      	pop	{r7}
    55f4:	4770      	bx	lr
    55f6:	bf00      	nop

000055f8 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    55f8:	b480      	push	{r7}
    55fa:	b085      	sub	sp, #20
    55fc:	af00      	add	r7, sp, #0
    55fe:	4603      	mov	r3, r0
    5600:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    5602:	f04f 0300 	mov.w	r3, #0
    5606:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    5608:	79fb      	ldrb	r3, [r7, #7]
    560a:	2b02      	cmp	r3, #2
    560c:	d900      	bls.n	5610 <ACE_get_adc_result+0x18>
    560e:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    5610:	79fb      	ldrb	r3, [r7, #7]
    5612:	2b02      	cmp	r3, #2
    5614:	d81b      	bhi.n	564e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    5616:	79fa      	ldrb	r2, [r7, #7]
    5618:	f242 7354 	movw	r3, #10068	; 0x2754
    561c:	f2c0 0301 	movt	r3, #1
    5620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5624:	681b      	ldr	r3, [r3, #0]
    5626:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    562a:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    562c:	68fb      	ldr	r3, [r7, #12]
    562e:	2b00      	cmp	r3, #0
    5630:	d0f1      	beq.n	5616 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    5632:	79fa      	ldrb	r2, [r7, #7]
    5634:	f242 7354 	movw	r3, #10068	; 0x2754
    5638:	f2c0 0301 	movt	r3, #1
    563c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5640:	681b      	ldr	r3, [r3, #0]
    5642:	b29b      	uxth	r3, r3
    5644:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5648:	ea4f 5313 	mov.w	r3, r3, lsr #20
    564c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    564e:	897b      	ldrh	r3, [r7, #10]
}
    5650:	4618      	mov	r0, r3
    5652:	f107 0714 	add.w	r7, r7, #20
    5656:	46bd      	mov	sp, r7
    5658:	bc80      	pop	{r7}
    565a:	4770      	bx	lr

0000565c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    565c:	b490      	push	{r4, r7}
    565e:	b086      	sub	sp, #24
    5660:	af00      	add	r7, sp, #0
    5662:	71f8      	strb	r0, [r7, #7]
    5664:	71b9      	strb	r1, [r7, #6]
    5666:	717a      	strb	r2, [r7, #5]
    5668:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    566a:	79fb      	ldrb	r3, [r7, #7]
    566c:	2b02      	cmp	r3, #2
    566e:	d900      	bls.n	5672 <ACE_configure_sdd+0x16>
    5670:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5672:	79fb      	ldrb	r3, [r7, #7]
    5674:	2b02      	cmp	r3, #2
    5676:	f200 80bc 	bhi.w	57f2 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    567a:	f242 72a0 	movw	r2, #10144	; 0x27a0
    567e:	f2c0 0201 	movt	r2, #1
    5682:	f107 030c 	add.w	r3, r7, #12
    5686:	6812      	ldr	r2, [r2, #0]
    5688:	4611      	mov	r1, r2
    568a:	8019      	strh	r1, [r3, #0]
    568c:	f103 0302 	add.w	r3, r3, #2
    5690:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5694:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    5696:	f04f 0301 	mov.w	r3, #1
    569a:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    569c:	f04f 0300 	mov.w	r3, #0
    56a0:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    56a2:	79fb      	ldrb	r3, [r7, #7]
    56a4:	f107 0218 	add.w	r2, r7, #24
    56a8:	4413      	add	r3, r2
    56aa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    56ae:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    56b0:	f240 0300 	movw	r3, #0
    56b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56b8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    56bc:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    56be:	f240 0300 	movw	r3, #0
    56c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56c6:	f04f 0200 	mov.w	r2, #0
    56ca:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    56ce:	f240 0200 	movw	r2, #0
    56d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    56d6:	7c79      	ldrb	r1, [r7, #17]
    56d8:	460b      	mov	r3, r1
    56da:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56de:	440b      	add	r3, r1
    56e0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    56e4:	4413      	add	r3, r2
    56e6:	f503 7306 	add.w	r3, r3, #536	; 0x218
    56ea:	797a      	ldrb	r2, [r7, #5]
    56ec:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    56ee:	797b      	ldrb	r3, [r7, #5]
    56f0:	f003 0301 	and.w	r3, r3, #1
    56f4:	b2db      	uxtb	r3, r3
    56f6:	2b00      	cmp	r3, #0
    56f8:	d002      	beq.n	5700 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    56fa:	f04f 0300 	mov.w	r3, #0
    56fe:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    5700:	797b      	ldrb	r3, [r7, #5]
    5702:	f003 0302 	and.w	r3, r3, #2
    5706:	2b00      	cmp	r3, #0
    5708:	d002      	beq.n	5710 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    570a:	f04f 0301 	mov.w	r3, #1
    570e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    5710:	f240 0200 	movw	r2, #0
    5714:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5718:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    571a:	f242 7390 	movw	r3, #10128	; 0x2790
    571e:	f2c0 0301 	movt	r3, #1
    5722:	681b      	ldr	r3, [r3, #0]
    5724:	79fc      	ldrb	r4, [r7, #7]
    5726:	f897 c012 	ldrb.w	ip, [r7, #18]
    572a:	7cf8      	ldrb	r0, [r7, #19]
    572c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    5730:	44a4      	add	ip, r4
    5732:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5736:	4460      	add	r0, ip
    5738:	4403      	add	r3, r0
    573a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    573e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    5740:	460b      	mov	r3, r1
    5742:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5746:	440b      	add	r3, r1
    5748:	ea4f 1303 	mov.w	r3, r3, lsl #4
    574c:	4413      	add	r3, r2
    574e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    5752:	4602      	mov	r2, r0
    5754:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5756:	f240 0300 	movw	r3, #0
    575a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    575e:	697a      	ldr	r2, [r7, #20]
    5760:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    5764:	79fa      	ldrb	r2, [r7, #7]
    5766:	f242 7360 	movw	r3, #10080	; 0x2760
    576a:	f2c0 0301 	movt	r3, #1
    576e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5772:	79ba      	ldrb	r2, [r7, #6]
    5774:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    5776:	79fa      	ldrb	r2, [r7, #7]
    5778:	f242 7360 	movw	r3, #10080	; 0x2760
    577c:	f2c0 0301 	movt	r3, #1
    5780:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5784:	79f9      	ldrb	r1, [r7, #7]
    5786:	f242 7360 	movw	r3, #10080	; 0x2760
    578a:	f2c0 0301 	movt	r3, #1
    578e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5792:	681b      	ldr	r3, [r3, #0]
    5794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5798:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    579a:	793b      	ldrb	r3, [r7, #4]
    579c:	2b00      	cmp	r3, #0
    579e:	d115      	bne.n	57cc <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    57a0:	f240 0300 	movw	r3, #0
    57a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    57a8:	f240 0200 	movw	r2, #0
    57ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57b0:	6911      	ldr	r1, [r2, #16]
    57b2:	79f8      	ldrb	r0, [r7, #7]
    57b4:	f242 726c 	movw	r2, #10092	; 0x276c
    57b8:	f2c0 0201 	movt	r2, #1
    57bc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    57c0:	ea6f 0202 	mvn.w	r2, r2
    57c4:	ea01 0202 	and.w	r2, r1, r2
    57c8:	611a      	str	r2, [r3, #16]
    57ca:	e012      	b.n	57f2 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    57cc:	f240 0300 	movw	r3, #0
    57d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    57d4:	f240 0200 	movw	r2, #0
    57d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57dc:	6911      	ldr	r1, [r2, #16]
    57de:	79f8      	ldrb	r0, [r7, #7]
    57e0:	f242 726c 	movw	r2, #10092	; 0x276c
    57e4:	f2c0 0201 	movt	r2, #1
    57e8:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    57ec:	ea41 0202 	orr.w	r2, r1, r2
    57f0:	611a      	str	r2, [r3, #16]
        }
    }
}
    57f2:	f107 0718 	add.w	r7, r7, #24
    57f6:	46bd      	mov	sp, r7
    57f8:	bc90      	pop	{r4, r7}
    57fa:	4770      	bx	lr

000057fc <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    57fc:	b480      	push	{r7}
    57fe:	b083      	sub	sp, #12
    5800:	af00      	add	r7, sp, #0
    5802:	4603      	mov	r3, r0
    5804:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5806:	79fb      	ldrb	r3, [r7, #7]
    5808:	2b02      	cmp	r3, #2
    580a:	d900      	bls.n	580e <ACE_enable_sdd+0x12>
    580c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    580e:	79fb      	ldrb	r3, [r7, #7]
    5810:	2b02      	cmp	r3, #2
    5812:	d811      	bhi.n	5838 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    5814:	79fa      	ldrb	r2, [r7, #7]
    5816:	f242 7360 	movw	r3, #10080	; 0x2760
    581a:	f2c0 0301 	movt	r3, #1
    581e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5822:	79f9      	ldrb	r1, [r7, #7]
    5824:	f242 7360 	movw	r3, #10080	; 0x2760
    5828:	f2c0 0301 	movt	r3, #1
    582c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5830:	681b      	ldr	r3, [r3, #0]
    5832:	f043 0320 	orr.w	r3, r3, #32
    5836:	6013      	str	r3, [r2, #0]
    }
}
    5838:	f107 070c 	add.w	r7, r7, #12
    583c:	46bd      	mov	sp, r7
    583e:	bc80      	pop	{r7}
    5840:	4770      	bx	lr
    5842:	bf00      	nop

00005844 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    5844:	b480      	push	{r7}
    5846:	b083      	sub	sp, #12
    5848:	af00      	add	r7, sp, #0
    584a:	4603      	mov	r3, r0
    584c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    584e:	79fb      	ldrb	r3, [r7, #7]
    5850:	2b02      	cmp	r3, #2
    5852:	d900      	bls.n	5856 <ACE_disable_sdd+0x12>
    5854:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5856:	79fb      	ldrb	r3, [r7, #7]
    5858:	2b02      	cmp	r3, #2
    585a:	d811      	bhi.n	5880 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    585c:	79fa      	ldrb	r2, [r7, #7]
    585e:	f242 7360 	movw	r3, #10080	; 0x2760
    5862:	f2c0 0301 	movt	r3, #1
    5866:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    586a:	79f9      	ldrb	r1, [r7, #7]
    586c:	f242 7360 	movw	r3, #10080	; 0x2760
    5870:	f2c0 0301 	movt	r3, #1
    5874:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5878:	681b      	ldr	r3, [r3, #0]
    587a:	f023 0320 	bic.w	r3, r3, #32
    587e:	6013      	str	r3, [r2, #0]
    }
}
    5880:	f107 070c 	add.w	r7, r7, #12
    5884:	46bd      	mov	sp, r7
    5886:	bc80      	pop	{r7}
    5888:	4770      	bx	lr
    588a:	bf00      	nop

0000588c <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    588c:	b480      	push	{r7}
    588e:	b083      	sub	sp, #12
    5890:	af00      	add	r7, sp, #0
    5892:	4603      	mov	r3, r0
    5894:	6039      	str	r1, [r7, #0]
    5896:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5898:	79fb      	ldrb	r3, [r7, #7]
    589a:	2b02      	cmp	r3, #2
    589c:	d900      	bls.n	58a0 <ACE_set_sdd_value+0x14>
    589e:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    58a0:	79fb      	ldrb	r3, [r7, #7]
    58a2:	2b02      	cmp	r3, #2
    58a4:	d813      	bhi.n	58ce <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    58a6:	79fa      	ldrb	r2, [r7, #7]
    58a8:	f242 7384 	movw	r3, #10116	; 0x2784
    58ac:	f2c0 0301 	movt	r3, #1
    58b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    58b4:	683a      	ldr	r2, [r7, #0]
    58b6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    58ba:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    58bc:	79fa      	ldrb	r2, [r7, #7]
    58be:	f242 7378 	movw	r3, #10104	; 0x2778
    58c2:	f2c0 0301 	movt	r3, #1
    58c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    58ca:	683a      	ldr	r2, [r7, #0]
    58cc:	601a      	str	r2, [r3, #0]
    }
}
    58ce:	f107 070c 	add.w	r7, r7, #12
    58d2:	46bd      	mov	sp, r7
    58d4:	bc80      	pop	{r7}
    58d6:	4770      	bx	lr

000058d8 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    58d8:	b480      	push	{r7}
    58da:	b087      	sub	sp, #28
    58dc:	af00      	add	r7, sp, #0
    58de:	60f8      	str	r0, [r7, #12]
    58e0:	60b9      	str	r1, [r7, #8]
    58e2:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    58e4:	f240 0300 	movw	r3, #0
    58e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58ec:	691b      	ldr	r3, [r3, #16]
    58ee:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    58f0:	68fb      	ldr	r3, [r7, #12]
    58f2:	f1b3 3fff 	cmp.w	r3, #4294967295
    58f6:	d012      	beq.n	591e <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    58f8:	f240 0300 	movw	r3, #0
    58fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5900:	68fa      	ldr	r2, [r7, #12]
    5902:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5906:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    5908:	f240 0300 	movw	r3, #0
    590c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5910:	68fa      	ldr	r2, [r7, #12]
    5912:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    5916:	697b      	ldr	r3, [r7, #20]
    5918:	f043 0301 	orr.w	r3, r3, #1
    591c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    591e:	68bb      	ldr	r3, [r7, #8]
    5920:	f1b3 3fff 	cmp.w	r3, #4294967295
    5924:	d013      	beq.n	594e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    5926:	f240 0300 	movw	r3, #0
    592a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    592e:	68ba      	ldr	r2, [r7, #8]
    5930:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5934:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    5938:	f240 0300 	movw	r3, #0
    593c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5940:	68ba      	ldr	r2, [r7, #8]
    5942:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    5946:	697b      	ldr	r3, [r7, #20]
    5948:	f043 0302 	orr.w	r3, r3, #2
    594c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    594e:	687b      	ldr	r3, [r7, #4]
    5950:	f1b3 3fff 	cmp.w	r3, #4294967295
    5954:	d01c      	beq.n	5990 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    5956:	f240 0300 	movw	r3, #0
    595a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    595e:	687a      	ldr	r2, [r7, #4]
    5960:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5964:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    5968:	f240 0300 	movw	r3, #0
    596c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5970:	687a      	ldr	r2, [r7, #4]
    5972:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5976:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    597a:	f240 0300 	movw	r3, #0
    597e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5982:	687a      	ldr	r2, [r7, #4]
    5984:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    5988:	697b      	ldr	r3, [r7, #20]
    598a:	f043 0304 	orr.w	r3, r3, #4
    598e:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    5990:	f240 0300 	movw	r3, #0
    5994:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5998:	697a      	ldr	r2, [r7, #20]
    599a:	611a      	str	r2, [r3, #16]
}
    599c:	f107 071c 	add.w	r7, r7, #28
    59a0:	46bd      	mov	sp, r7
    59a2:	bc80      	pop	{r7}
    59a4:	4770      	bx	lr
    59a6:	bf00      	nop

000059a8 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    59a8:	b480      	push	{r7}
    59aa:	b087      	sub	sp, #28
    59ac:	af00      	add	r7, sp, #0
    59ae:	4602      	mov	r2, r0
    59b0:	460b      	mov	r3, r1
    59b2:	71fa      	strb	r2, [r7, #7]
    59b4:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    59b6:	79fb      	ldrb	r3, [r7, #7]
    59b8:	f003 0301 	and.w	r3, r3, #1
    59bc:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    59be:	79fb      	ldrb	r3, [r7, #7]
    59c0:	2b09      	cmp	r3, #9
    59c2:	d900      	bls.n	59c6 <ACE_set_comp_reference+0x1e>
    59c4:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    59c6:	79bb      	ldrb	r3, [r7, #6]
    59c8:	2b03      	cmp	r3, #3
    59ca:	d900      	bls.n	59ce <ACE_set_comp_reference+0x26>
    59cc:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    59ce:	693b      	ldr	r3, [r7, #16]
    59d0:	2b00      	cmp	r3, #0
    59d2:	d100      	bne.n	59d6 <ACE_set_comp_reference+0x2e>
    59d4:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    59d6:	79fb      	ldrb	r3, [r7, #7]
    59d8:	2b09      	cmp	r3, #9
    59da:	f200 80b9 	bhi.w	5b50 <ACE_set_comp_reference+0x1a8>
    59de:	79bb      	ldrb	r3, [r7, #6]
    59e0:	2b03      	cmp	r3, #3
    59e2:	f200 80b5 	bhi.w	5b50 <ACE_set_comp_reference+0x1a8>
    59e6:	693b      	ldr	r3, [r7, #16]
    59e8:	2b00      	cmp	r3, #0
    59ea:	f000 80b1 	beq.w	5b50 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    59ee:	79fa      	ldrb	r2, [r7, #7]
    59f0:	f242 7394 	movw	r3, #10132	; 0x2794
    59f4:	f2c0 0301 	movt	r3, #1
    59f8:	5c9b      	ldrb	r3, [r3, r2]
    59fa:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    59fc:	f240 0300 	movw	r3, #0
    5a00:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a04:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5a08:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5a0a:	f240 0300 	movw	r3, #0
    5a0e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a12:	f04f 0200 	mov.w	r2, #0
    5a16:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    5a1a:	79bb      	ldrb	r3, [r7, #6]
    5a1c:	2b03      	cmp	r3, #3
    5a1e:	d146      	bne.n	5aae <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    5a20:	f240 0100 	movw	r1, #0
    5a24:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a28:	7bf8      	ldrb	r0, [r7, #15]
    5a2a:	f240 0200 	movw	r2, #0
    5a2e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a32:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a36:	4663      	mov	r3, ip
    5a38:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a3c:	4463      	add	r3, ip
    5a3e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a42:	4413      	add	r3, r2
    5a44:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a48:	791b      	ldrb	r3, [r3, #4]
    5a4a:	b2db      	uxtb	r3, r3
    5a4c:	461a      	mov	r2, r3
    5a4e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    5a52:	4603      	mov	r3, r0
    5a54:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a58:	4403      	add	r3, r0
    5a5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a5e:	440b      	add	r3, r1
    5a60:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a64:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    5a66:	f240 0100 	movw	r1, #0
    5a6a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a6e:	7bf8      	ldrb	r0, [r7, #15]
    5a70:	f240 0200 	movw	r2, #0
    5a74:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a78:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a7c:	4663      	mov	r3, ip
    5a7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a82:	4463      	add	r3, ip
    5a84:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a88:	4413      	add	r3, r2
    5a8a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a8e:	7a1b      	ldrb	r3, [r3, #8]
    5a90:	b2db      	uxtb	r3, r3
    5a92:	461a      	mov	r2, r3
    5a94:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    5a98:	4603      	mov	r3, r0
    5a9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a9e:	4403      	add	r3, r0
    5aa0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5aa4:	440b      	add	r3, r1
    5aa6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5aaa:	721a      	strb	r2, [r3, #8]
    5aac:	e049      	b.n	5b42 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    5aae:	f240 0200 	movw	r2, #0
    5ab2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5ab6:	7bf8      	ldrb	r0, [r7, #15]
    5ab8:	f240 0100 	movw	r1, #0
    5abc:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5ac0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5ac4:	4663      	mov	r3, ip
    5ac6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5aca:	4463      	add	r3, ip
    5acc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5ad0:	440b      	add	r3, r1
    5ad2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5ad6:	791b      	ldrb	r3, [r3, #4]
    5ad8:	b2db      	uxtb	r3, r3
    5ada:	f043 0320 	orr.w	r3, r3, #32
    5ade:	b2d9      	uxtb	r1, r3
    5ae0:	4603      	mov	r3, r0
    5ae2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5ae6:	4403      	add	r3, r0
    5ae8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5aec:	4413      	add	r3, r2
    5aee:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5af2:	460a      	mov	r2, r1
    5af4:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    5af6:	f240 0200 	movw	r2, #0
    5afa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5afe:	7bf8      	ldrb	r0, [r7, #15]
    5b00:	f240 0100 	movw	r1, #0
    5b04:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5b08:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b0c:	4663      	mov	r3, ip
    5b0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b12:	4463      	add	r3, ip
    5b14:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b18:	440b      	add	r3, r1
    5b1a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b1e:	7a1b      	ldrb	r3, [r3, #8]
    5b20:	b2db      	uxtb	r3, r3
    5b22:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    5b26:	79b9      	ldrb	r1, [r7, #6]
    5b28:	440b      	add	r3, r1
    5b2a:	b2d9      	uxtb	r1, r3
    5b2c:	4603      	mov	r3, r0
    5b2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b32:	4403      	add	r3, r0
    5b34:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b38:	4413      	add	r3, r2
    5b3a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b3e:	460a      	mov	r2, r1
    5b40:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5b42:	f240 0300 	movw	r3, #0
    5b46:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5b4a:	697a      	ldr	r2, [r7, #20]
    5b4c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5b50:	f107 071c 	add.w	r7, r7, #28
    5b54:	46bd      	mov	sp, r7
    5b56:	bc80      	pop	{r7}
    5b58:	4770      	bx	lr
    5b5a:	bf00      	nop

00005b5c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    5b5c:	b480      	push	{r7}
    5b5e:	b087      	sub	sp, #28
    5b60:	af00      	add	r7, sp, #0
    5b62:	4602      	mov	r2, r0
    5b64:	460b      	mov	r3, r1
    5b66:	71fa      	strb	r2, [r7, #7]
    5b68:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5b6a:	79fb      	ldrb	r3, [r7, #7]
    5b6c:	2b09      	cmp	r3, #9
    5b6e:	d900      	bls.n	5b72 <ACE_set_comp_hysteresis+0x16>
    5b70:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    5b72:	79bb      	ldrb	r3, [r7, #6]
    5b74:	2b03      	cmp	r3, #3
    5b76:	d900      	bls.n	5b7a <ACE_set_comp_hysteresis+0x1e>
    5b78:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    5b7a:	79fb      	ldrb	r3, [r7, #7]
    5b7c:	2b09      	cmp	r3, #9
    5b7e:	d87b      	bhi.n	5c78 <ACE_set_comp_hysteresis+0x11c>
    5b80:	79bb      	ldrb	r3, [r7, #6]
    5b82:	2b03      	cmp	r3, #3
    5b84:	d878      	bhi.n	5c78 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5b86:	79fa      	ldrb	r2, [r7, #7]
    5b88:	f242 7394 	movw	r3, #10132	; 0x2794
    5b8c:	f2c0 0301 	movt	r3, #1
    5b90:	5c9b      	ldrb	r3, [r3, r2]
    5b92:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5b94:	79fb      	ldrb	r3, [r7, #7]
    5b96:	f003 0301 	and.w	r3, r3, #1
    5b9a:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5b9c:	f240 0300 	movw	r3, #0
    5ba0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5ba4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5ba8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5baa:	f240 0300 	movw	r3, #0
    5bae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5bb2:	f04f 0200 	mov.w	r2, #0
    5bb6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    5bba:	693b      	ldr	r3, [r7, #16]
    5bbc:	2b00      	cmp	r3, #0
    5bbe:	d02a      	beq.n	5c16 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    5bc0:	f240 0200 	movw	r2, #0
    5bc4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5bc8:	7bf8      	ldrb	r0, [r7, #15]
    5bca:	f240 0100 	movw	r1, #0
    5bce:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5bd2:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5bd6:	4663      	mov	r3, ip
    5bd8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5bdc:	4463      	add	r3, ip
    5bde:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5be2:	440b      	add	r3, r1
    5be4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5be8:	791b      	ldrb	r3, [r3, #4]
    5bea:	b2db      	uxtb	r3, r3
    5bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5bf0:	79b9      	ldrb	r1, [r7, #6]
    5bf2:	ea4f 1181 	mov.w	r1, r1, lsl #6
    5bf6:	b2c9      	uxtb	r1, r1
    5bf8:	ea43 0301 	orr.w	r3, r3, r1
    5bfc:	b2d9      	uxtb	r1, r3
    5bfe:	4603      	mov	r3, r0
    5c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5c04:	4403      	add	r3, r0
    5c06:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5c0a:	4413      	add	r3, r2
    5c0c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5c10:	460a      	mov	r2, r1
    5c12:	711a      	strb	r2, [r3, #4]
    5c14:	e029      	b.n	5c6a <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    5c16:	f240 0200 	movw	r2, #0
    5c1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c1e:	7bf8      	ldrb	r0, [r7, #15]
    5c20:	f240 0100 	movw	r1, #0
    5c24:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5c28:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5c2c:	4663      	mov	r3, ip
    5c2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5c32:	4463      	add	r3, ip
    5c34:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5c38:	440b      	add	r3, r1
    5c3a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5c3e:	7a1b      	ldrb	r3, [r3, #8]
    5c40:	b2db      	uxtb	r3, r3
    5c42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5c46:	79b9      	ldrb	r1, [r7, #6]
    5c48:	ea4f 1181 	mov.w	r1, r1, lsl #6
    5c4c:	b2c9      	uxtb	r1, r1
    5c4e:	ea43 0301 	orr.w	r3, r3, r1
    5c52:	b2d9      	uxtb	r1, r3
    5c54:	4603      	mov	r3, r0
    5c56:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5c5a:	4403      	add	r3, r0
    5c5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5c60:	4413      	add	r3, r2
    5c62:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5c66:	460a      	mov	r2, r1
    5c68:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5c6a:	f240 0300 	movw	r3, #0
    5c6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c72:	697a      	ldr	r2, [r7, #20]
    5c74:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5c78:	f107 071c 	add.w	r7, r7, #28
    5c7c:	46bd      	mov	sp, r7
    5c7e:	bc80      	pop	{r7}
    5c80:	4770      	bx	lr
    5c82:	bf00      	nop

00005c84 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    5c84:	b480      	push	{r7}
    5c86:	b087      	sub	sp, #28
    5c88:	af00      	add	r7, sp, #0
    5c8a:	4603      	mov	r3, r0
    5c8c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c8e:	79fb      	ldrb	r3, [r7, #7]
    5c90:	2b09      	cmp	r3, #9
    5c92:	d900      	bls.n	5c96 <ACE_enable_comp+0x12>
    5c94:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5c96:	79fb      	ldrb	r3, [r7, #7]
    5c98:	2b09      	cmp	r3, #9
    5c9a:	d86c      	bhi.n	5d76 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5c9c:	79fa      	ldrb	r2, [r7, #7]
    5c9e:	f242 7394 	movw	r3, #10132	; 0x2794
    5ca2:	f2c0 0301 	movt	r3, #1
    5ca6:	5c9b      	ldrb	r3, [r3, r2]
    5ca8:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5caa:	79fb      	ldrb	r3, [r7, #7]
    5cac:	f003 0301 	and.w	r3, r3, #1
    5cb0:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5cb2:	f240 0300 	movw	r3, #0
    5cb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5cbe:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5cc0:	f240 0300 	movw	r3, #0
    5cc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cc8:	f04f 0200 	mov.w	r2, #0
    5ccc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5cd0:	693b      	ldr	r3, [r7, #16]
    5cd2:	2b00      	cmp	r3, #0
    5cd4:	d024      	beq.n	5d20 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    5cd6:	f240 0200 	movw	r2, #0
    5cda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5cde:	7bf8      	ldrb	r0, [r7, #15]
    5ce0:	f240 0100 	movw	r1, #0
    5ce4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5ce8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5cec:	4663      	mov	r3, ip
    5cee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5cf2:	4463      	add	r3, ip
    5cf4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5cf8:	440b      	add	r3, r1
    5cfa:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5cfe:	791b      	ldrb	r3, [r3, #4]
    5d00:	b2db      	uxtb	r3, r3
    5d02:	f043 0310 	orr.w	r3, r3, #16
    5d06:	b2d9      	uxtb	r1, r3
    5d08:	4603      	mov	r3, r0
    5d0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5d0e:	4403      	add	r3, r0
    5d10:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5d14:	4413      	add	r3, r2
    5d16:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5d1a:	460a      	mov	r2, r1
    5d1c:	711a      	strb	r2, [r3, #4]
    5d1e:	e023      	b.n	5d68 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    5d20:	f240 0200 	movw	r2, #0
    5d24:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d28:	7bf8      	ldrb	r0, [r7, #15]
    5d2a:	f240 0100 	movw	r1, #0
    5d2e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5d32:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5d36:	4663      	mov	r3, ip
    5d38:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5d3c:	4463      	add	r3, ip
    5d3e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5d42:	440b      	add	r3, r1
    5d44:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5d48:	7a1b      	ldrb	r3, [r3, #8]
    5d4a:	b2db      	uxtb	r3, r3
    5d4c:	f043 0310 	orr.w	r3, r3, #16
    5d50:	b2d9      	uxtb	r1, r3
    5d52:	4603      	mov	r3, r0
    5d54:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5d58:	4403      	add	r3, r0
    5d5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5d5e:	4413      	add	r3, r2
    5d60:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5d64:	460a      	mov	r2, r1
    5d66:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5d68:	f240 0300 	movw	r3, #0
    5d6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d70:	697a      	ldr	r2, [r7, #20]
    5d72:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5d76:	f107 071c 	add.w	r7, r7, #28
    5d7a:	46bd      	mov	sp, r7
    5d7c:	bc80      	pop	{r7}
    5d7e:	4770      	bx	lr

00005d80 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    5d80:	b480      	push	{r7}
    5d82:	b087      	sub	sp, #28
    5d84:	af00      	add	r7, sp, #0
    5d86:	4603      	mov	r3, r0
    5d88:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d8a:	79fb      	ldrb	r3, [r7, #7]
    5d8c:	2b09      	cmp	r3, #9
    5d8e:	d900      	bls.n	5d92 <ACE_disable_comp+0x12>
    5d90:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5d92:	79fb      	ldrb	r3, [r7, #7]
    5d94:	2b09      	cmp	r3, #9
    5d96:	d86a      	bhi.n	5e6e <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5d98:	79fa      	ldrb	r2, [r7, #7]
    5d9a:	f242 7394 	movw	r3, #10132	; 0x2794
    5d9e:	f2c0 0301 	movt	r3, #1
    5da2:	5c9b      	ldrb	r3, [r3, r2]
    5da4:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5da6:	79fb      	ldrb	r3, [r7, #7]
    5da8:	f003 0301 	and.w	r3, r3, #1
    5dac:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5dae:	f240 0300 	movw	r3, #0
    5db2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5db6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5dba:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5dbc:	f240 0300 	movw	r3, #0
    5dc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5dc4:	f04f 0200 	mov.w	r2, #0
    5dc8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5dcc:	693b      	ldr	r3, [r7, #16]
    5dce:	2b00      	cmp	r3, #0
    5dd0:	d023      	beq.n	5e1a <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5dd2:	f240 0100 	movw	r1, #0
    5dd6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5dda:	7bf8      	ldrb	r0, [r7, #15]
    5ddc:	f240 0200 	movw	r2, #0
    5de0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5de4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5de8:	4663      	mov	r3, ip
    5dea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5dee:	4463      	add	r3, ip
    5df0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5df4:	4413      	add	r3, r2
    5df6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5dfa:	791b      	ldrb	r3, [r3, #4]
    5dfc:	b2db      	uxtb	r3, r3
    5dfe:	461a      	mov	r2, r3
    5e00:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5e04:	4603      	mov	r3, r0
    5e06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5e0a:	4403      	add	r3, r0
    5e0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5e10:	440b      	add	r3, r1
    5e12:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5e16:	711a      	strb	r2, [r3, #4]
    5e18:	e022      	b.n	5e60 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5e1a:	f240 0100 	movw	r1, #0
    5e1e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5e22:	7bf8      	ldrb	r0, [r7, #15]
    5e24:	f240 0200 	movw	r2, #0
    5e28:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5e2c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5e30:	4663      	mov	r3, ip
    5e32:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5e36:	4463      	add	r3, ip
    5e38:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5e3c:	4413      	add	r3, r2
    5e3e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5e42:	7a1b      	ldrb	r3, [r3, #8]
    5e44:	b2db      	uxtb	r3, r3
    5e46:	461a      	mov	r2, r3
    5e48:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5e4c:	4603      	mov	r3, r0
    5e4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5e52:	4403      	add	r3, r0
    5e54:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5e58:	440b      	add	r3, r1
    5e5a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5e5e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5e60:	f240 0300 	movw	r3, #0
    5e64:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e68:	697a      	ldr	r2, [r7, #20]
    5e6a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5e6e:	f107 071c 	add.w	r7, r7, #28
    5e72:	46bd      	mov	sp, r7
    5e74:	bc80      	pop	{r7}
    5e76:	4770      	bx	lr

00005e78 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5e78:	b480      	push	{r7}
    5e7a:	b083      	sub	sp, #12
    5e7c:	af00      	add	r7, sp, #0
    5e7e:	4603      	mov	r3, r0
    5e80:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5e82:	79fb      	ldrb	r3, [r7, #7]
    5e84:	2b09      	cmp	r3, #9
    5e86:	d900      	bls.n	5e8a <ACE_enable_comp_rise_irq+0x12>
    5e88:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5e8a:	f240 0300 	movw	r3, #0
    5e8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e92:	f240 0200 	movw	r2, #0
    5e96:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5e9a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5e9e:	f102 020c 	add.w	r2, r2, #12
    5ea2:	6811      	ldr	r1, [r2, #0]
    5ea4:	79fa      	ldrb	r2, [r7, #7]
    5ea6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5eaa:	fa00 f202 	lsl.w	r2, r0, r2
    5eae:	ea41 0202 	orr.w	r2, r1, r2
    5eb2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5eb6:	f103 030c 	add.w	r3, r3, #12
    5eba:	601a      	str	r2, [r3, #0]
}
    5ebc:	f107 070c 	add.w	r7, r7, #12
    5ec0:	46bd      	mov	sp, r7
    5ec2:	bc80      	pop	{r7}
    5ec4:	4770      	bx	lr
    5ec6:	bf00      	nop

00005ec8 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5ec8:	b480      	push	{r7}
    5eca:	b085      	sub	sp, #20
    5ecc:	af00      	add	r7, sp, #0
    5ece:	4603      	mov	r3, r0
    5ed0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5ed2:	79fb      	ldrb	r3, [r7, #7]
    5ed4:	2b09      	cmp	r3, #9
    5ed6:	d900      	bls.n	5eda <ACE_disable_comp_rise_irq+0x12>
    5ed8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5eda:	f240 0300 	movw	r3, #0
    5ede:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5ee2:	f240 0200 	movw	r2, #0
    5ee6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5eea:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5eee:	f102 020c 	add.w	r2, r2, #12
    5ef2:	6811      	ldr	r1, [r2, #0]
    5ef4:	79fa      	ldrb	r2, [r7, #7]
    5ef6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5efa:	fa00 f202 	lsl.w	r2, r0, r2
    5efe:	ea6f 0202 	mvn.w	r2, r2
    5f02:	ea01 0202 	and.w	r2, r1, r2
    5f06:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5f0a:	f103 030c 	add.w	r3, r3, #12
    5f0e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5f10:	f240 0300 	movw	r3, #0
    5f14:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5f18:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5f1c:	f103 030c 	add.w	r3, r3, #12
    5f20:	681b      	ldr	r3, [r3, #0]
    5f22:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5f24:	68fb      	ldr	r3, [r7, #12]
    5f26:	f103 0301 	add.w	r3, r3, #1
    5f2a:	60fb      	str	r3, [r7, #12]
}
    5f2c:	f107 0714 	add.w	r7, r7, #20
    5f30:	46bd      	mov	sp, r7
    5f32:	bc80      	pop	{r7}
    5f34:	4770      	bx	lr
    5f36:	bf00      	nop

00005f38 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5f38:	b480      	push	{r7}
    5f3a:	b085      	sub	sp, #20
    5f3c:	af00      	add	r7, sp, #0
    5f3e:	4603      	mov	r3, r0
    5f40:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5f42:	79fb      	ldrb	r3, [r7, #7]
    5f44:	2b09      	cmp	r3, #9
    5f46:	d900      	bls.n	5f4a <ACE_clear_comp_rise_irq+0x12>
    5f48:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5f4a:	f240 0300 	movw	r3, #0
    5f4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5f52:	f240 0200 	movw	r2, #0
    5f56:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5f5a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5f5e:	f102 0214 	add.w	r2, r2, #20
    5f62:	6811      	ldr	r1, [r2, #0]
    5f64:	79fa      	ldrb	r2, [r7, #7]
    5f66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5f6a:	fa00 f202 	lsl.w	r2, r0, r2
    5f6e:	ea41 0202 	orr.w	r2, r1, r2
    5f72:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5f76:	f103 0314 	add.w	r3, r3, #20
    5f7a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5f7c:	f240 0300 	movw	r3, #0
    5f80:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5f84:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5f88:	f103 0314 	add.w	r3, r3, #20
    5f8c:	681b      	ldr	r3, [r3, #0]
    5f8e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5f90:	68fb      	ldr	r3, [r7, #12]
    5f92:	f103 0301 	add.w	r3, r3, #1
    5f96:	60fb      	str	r3, [r7, #12]
}
    5f98:	f107 0714 	add.w	r7, r7, #20
    5f9c:	46bd      	mov	sp, r7
    5f9e:	bc80      	pop	{r7}
    5fa0:	4770      	bx	lr
    5fa2:	bf00      	nop

00005fa4 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5fa4:	b480      	push	{r7}
    5fa6:	b083      	sub	sp, #12
    5fa8:	af00      	add	r7, sp, #0
    5faa:	4603      	mov	r3, r0
    5fac:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5fae:	79fb      	ldrb	r3, [r7, #7]
    5fb0:	2b09      	cmp	r3, #9
    5fb2:	d900      	bls.n	5fb6 <ACE_enable_comp_fall_irq+0x12>
    5fb4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5fb6:	f240 0300 	movw	r3, #0
    5fba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5fbe:	f240 0200 	movw	r2, #0
    5fc2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5fc6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5fca:	f102 020c 	add.w	r2, r2, #12
    5fce:	6811      	ldr	r1, [r2, #0]
    5fd0:	79fa      	ldrb	r2, [r7, #7]
    5fd2:	f04f 0001 	mov.w	r0, #1
    5fd6:	fa00 f202 	lsl.w	r2, r0, r2
    5fda:	ea41 0202 	orr.w	r2, r1, r2
    5fde:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5fe2:	f103 030c 	add.w	r3, r3, #12
    5fe6:	601a      	str	r2, [r3, #0]
}
    5fe8:	f107 070c 	add.w	r7, r7, #12
    5fec:	46bd      	mov	sp, r7
    5fee:	bc80      	pop	{r7}
    5ff0:	4770      	bx	lr
    5ff2:	bf00      	nop

00005ff4 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5ff4:	b480      	push	{r7}
    5ff6:	b085      	sub	sp, #20
    5ff8:	af00      	add	r7, sp, #0
    5ffa:	4603      	mov	r3, r0
    5ffc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5ffe:	79fb      	ldrb	r3, [r7, #7]
    6000:	2b09      	cmp	r3, #9
    6002:	d900      	bls.n	6006 <ACE_disable_comp_fall_irq+0x12>
    6004:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    6006:	f240 0300 	movw	r3, #0
    600a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    600e:	f240 0200 	movw	r2, #0
    6012:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6016:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    601a:	f102 020c 	add.w	r2, r2, #12
    601e:	6811      	ldr	r1, [r2, #0]
    6020:	79fa      	ldrb	r2, [r7, #7]
    6022:	f04f 0001 	mov.w	r0, #1
    6026:	fa00 f202 	lsl.w	r2, r0, r2
    602a:	ea6f 0202 	mvn.w	r2, r2
    602e:	ea01 0202 	and.w	r2, r1, r2
    6032:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    6036:	f103 030c 	add.w	r3, r3, #12
    603a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    603c:	f240 0300 	movw	r3, #0
    6040:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6044:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    6048:	f103 030c 	add.w	r3, r3, #12
    604c:	681b      	ldr	r3, [r3, #0]
    604e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    6050:	68fb      	ldr	r3, [r7, #12]
    6052:	f103 0301 	add.w	r3, r3, #1
    6056:	60fb      	str	r3, [r7, #12]
}
    6058:	f107 0714 	add.w	r7, r7, #20
    605c:	46bd      	mov	sp, r7
    605e:	bc80      	pop	{r7}
    6060:	4770      	bx	lr
    6062:	bf00      	nop

00006064 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    6064:	b480      	push	{r7}
    6066:	b085      	sub	sp, #20
    6068:	af00      	add	r7, sp, #0
    606a:	4603      	mov	r3, r0
    606c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    606e:	79fb      	ldrb	r3, [r7, #7]
    6070:	2b09      	cmp	r3, #9
    6072:	d900      	bls.n	6076 <ACE_clear_comp_fall_irq+0x12>
    6074:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    6076:	f240 0300 	movw	r3, #0
    607a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    607e:	f240 0200 	movw	r2, #0
    6082:	f2c4 0202 	movt	r2, #16386	; 0x4002
    6086:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    608a:	f102 0214 	add.w	r2, r2, #20
    608e:	6811      	ldr	r1, [r2, #0]
    6090:	79fa      	ldrb	r2, [r7, #7]
    6092:	f04f 0001 	mov.w	r0, #1
    6096:	fa00 f202 	lsl.w	r2, r0, r2
    609a:	ea41 0202 	orr.w	r2, r1, r2
    609e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    60a2:	f103 0314 	add.w	r3, r3, #20
    60a6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    60a8:	f240 0300 	movw	r3, #0
    60ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    60b0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    60b4:	f103 0314 	add.w	r3, r3, #20
    60b8:	681b      	ldr	r3, [r3, #0]
    60ba:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    60bc:	68fb      	ldr	r3, [r7, #12]
    60be:	f103 0301 	add.w	r3, r3, #1
    60c2:	60fb      	str	r3, [r7, #12]
}
    60c4:	f107 0714 	add.w	r7, r7, #20
    60c8:	46bd      	mov	sp, r7
    60ca:	bc80      	pop	{r7}
    60cc:	4770      	bx	lr
    60ce:	bf00      	nop

000060d0 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    60d0:	b480      	push	{r7}
    60d2:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    60d4:	f240 0300 	movw	r3, #0
    60d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    60dc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    60e0:	f103 0310 	add.w	r3, r3, #16
    60e4:	681b      	ldr	r3, [r3, #0]
}
    60e6:	4618      	mov	r0, r3
    60e8:	46bd      	mov	sp, r7
    60ea:	bc80      	pop	{r7}
    60ec:	4770      	bx	lr
    60ee:	bf00      	nop

000060f0 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    60f0:	b480      	push	{r7}
    60f2:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    60f4:	f04f 0301 	mov.w	r3, #1
}
    60f8:	4618      	mov	r0, r3
    60fa:	46bd      	mov	sp, r7
    60fc:	bc80      	pop	{r7}
    60fe:	4770      	bx	lr

00006100 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    6100:	b480      	push	{r7}
    6102:	b083      	sub	sp, #12
    6104:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    6106:	f04f 0300 	mov.w	r3, #0
    610a:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    610c:	79fb      	ldrb	r3, [r7, #7]
}
    610e:	4618      	mov	r0, r3
    6110:	f107 070c 	add.w	r7, r7, #12
    6114:	46bd      	mov	sp, r7
    6116:	bc80      	pop	{r7}
    6118:	4770      	bx	lr
    611a:	bf00      	nop

0000611c <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    611c:	b480      	push	{r7}
    611e:	b083      	sub	sp, #12
    6120:	af00      	add	r7, sp, #0
    6122:	4603      	mov	r3, r0
    6124:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    6126:	79fb      	ldrb	r3, [r7, #7]
    6128:	f103 0301 	add.w	r3, r3, #1
    612c:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    612e:	79fb      	ldrb	r3, [r7, #7]
    6130:	2b00      	cmp	r3, #0
    6132:	d002      	beq.n	613a <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    6134:	f04f 0300 	mov.w	r3, #0
    6138:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    613a:	79fb      	ldrb	r3, [r7, #7]
}
    613c:	4618      	mov	r0, r3
    613e:	f107 070c 	add.w	r7, r7, #12
    6142:	46bd      	mov	sp, r7
    6144:	bc80      	pop	{r7}
    6146:	4770      	bx	lr

00006148 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    6148:	b580      	push	{r7, lr}
    614a:	b084      	sub	sp, #16
    614c:	af00      	add	r7, sp, #0
    614e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    6150:	f04f 0301 	mov.w	r3, #1
    6154:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    6156:	f04f 0300 	mov.w	r3, #0
    615a:	813b      	strh	r3, [r7, #8]
    615c:	e025      	b.n	61aa <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    615e:	893a      	ldrh	r2, [r7, #8]
    6160:	f240 0318 	movw	r3, #24
    6164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6168:	ea4f 1202 	mov.w	r2, r2, lsl #4
    616c:	4413      	add	r3, r2
    616e:	681b      	ldr	r3, [r3, #0]
    6170:	2b00      	cmp	r3, #0
    6172:	d016      	beq.n	61a2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    6174:	893a      	ldrh	r2, [r7, #8]
    6176:	f240 0318 	movw	r3, #24
    617a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    617e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6182:	4413      	add	r3, r2
    6184:	681b      	ldr	r3, [r3, #0]
    6186:	6878      	ldr	r0, [r7, #4]
    6188:	4619      	mov	r1, r3
    618a:	f04f 0210 	mov.w	r2, #16
    618e:	f001 fe21 	bl	7dd4 <strncmp>
    6192:	4603      	mov	r3, r0
    6194:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    6196:	68fb      	ldr	r3, [r7, #12]
    6198:	2b00      	cmp	r3, #0
    619a:	d102      	bne.n	61a2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    619c:	893b      	ldrh	r3, [r7, #8]
    619e:	72fb      	strb	r3, [r7, #11]
                break;
    61a0:	e006      	b.n	61b0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    61a2:	893b      	ldrh	r3, [r7, #8]
    61a4:	f103 0301 	add.w	r3, r3, #1
    61a8:	813b      	strh	r3, [r7, #8]
    61aa:	893b      	ldrh	r3, [r7, #8]
    61ac:	2b00      	cmp	r3, #0
    61ae:	d0d6      	beq.n	615e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    61b0:	7afb      	ldrb	r3, [r7, #11]
}
    61b2:	4618      	mov	r0, r3
    61b4:	f107 0710 	add.w	r7, r7, #16
    61b8:	46bd      	mov	sp, r7
    61ba:	bd80      	pop	{r7, pc}

000061bc <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    61bc:	b480      	push	{r7}
    61be:	b085      	sub	sp, #20
    61c0:	af00      	add	r7, sp, #0
    61c2:	4603      	mov	r3, r0
    61c4:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    61c6:	f04f 0301 	mov.w	r3, #1
    61ca:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    61cc:	f04f 0300 	mov.w	r3, #0
    61d0:	81bb      	strh	r3, [r7, #12]
    61d2:	e012      	b.n	61fa <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    61d4:	89ba      	ldrh	r2, [r7, #12]
    61d6:	f240 0318 	movw	r3, #24
    61da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61de:	ea4f 1202 	mov.w	r2, r2, lsl #4
    61e2:	4413      	add	r3, r2
    61e4:	791b      	ldrb	r3, [r3, #4]
    61e6:	79fa      	ldrb	r2, [r7, #7]
    61e8:	429a      	cmp	r2, r3
    61ea:	d102      	bne.n	61f2 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    61ec:	89bb      	ldrh	r3, [r7, #12]
    61ee:	73fb      	strb	r3, [r7, #15]
            break;
    61f0:	e006      	b.n	6200 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    61f2:	89bb      	ldrh	r3, [r7, #12]
    61f4:	f103 0301 	add.w	r3, r3, #1
    61f8:	81bb      	strh	r3, [r7, #12]
    61fa:	89bb      	ldrh	r3, [r7, #12]
    61fc:	2b00      	cmp	r3, #0
    61fe:	d0e9      	beq.n	61d4 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    6200:	7bfb      	ldrb	r3, [r7, #15]
}
    6202:	4618      	mov	r0, r3
    6204:	f107 0714 	add.w	r7, r7, #20
    6208:	46bd      	mov	sp, r7
    620a:	bc80      	pop	{r7}
    620c:	4770      	bx	lr
    620e:	bf00      	nop

00006210 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    6210:	b480      	push	{r7}
    6212:	b085      	sub	sp, #20
    6214:	af00      	add	r7, sp, #0
    6216:	4603      	mov	r3, r0
    6218:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    621a:	79fa      	ldrb	r2, [r7, #7]
    621c:	f240 0318 	movw	r3, #24
    6220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6224:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6228:	4413      	add	r3, r2
    622a:	88db      	ldrh	r3, [r3, #6]
    622c:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    622e:	f240 0300 	movw	r3, #0
    6232:	f2c4 0302 	movt	r3, #16386	; 0x4002
    6236:	89fa      	ldrh	r2, [r7, #14]
    6238:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    623c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6240:	ea4f 4313 	mov.w	r3, r3, lsr #16
    6244:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    6246:	89bb      	ldrh	r3, [r7, #12]
    6248:	b21b      	sxth	r3, r3
    624a:	2b00      	cmp	r3, #0
    624c:	da02      	bge.n	6254 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    624e:	f04f 0300 	mov.w	r3, #0
    6252:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    6254:	89bb      	ldrh	r3, [r7, #12]
}
    6256:	4618      	mov	r0, r3
    6258:	f107 0714 	add.w	r7, r7, #20
    625c:	46bd      	mov	sp, r7
    625e:	bc80      	pop	{r7}
    6260:	4770      	bx	lr
    6262:	bf00      	nop

00006264 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    6264:	b580      	push	{r7, lr}
    6266:	b090      	sub	sp, #64	; 0x40
    6268:	af00      	add	r7, sp, #0
    626a:	60f8      	str	r0, [r7, #12]
    626c:	60b9      	str	r1, [r7, #8]
    626e:	80fa      	strh	r2, [r7, #6]
    6270:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6272:	68fb      	ldr	r3, [r7, #12]
    6274:	2b00      	cmp	r3, #0
    6276:	d123      	bne.n	62c0 <UART_init+0x5c>
    6278:	f242 73a4 	movw	r3, #10148	; 0x27a4
    627c:	f2c0 0301 	movt	r3, #1
    6280:	f107 0c10 	add.w	ip, r7, #16
    6284:	469e      	mov	lr, r3
    6286:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    628a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    628e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6292:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6296:	e89e 0003 	ldmia.w	lr, {r0, r1}
    629a:	f8cc 0000 	str.w	r0, [ip]
    629e:	f10c 0c04 	add.w	ip, ip, #4
    62a2:	f8ac 1000 	strh.w	r1, [ip]
    62a6:	f10c 0c02 	add.w	ip, ip, #2
    62aa:	ea4f 4311 	mov.w	r3, r1, lsr #16
    62ae:	f88c 3000 	strb.w	r3, [ip]
    62b2:	f107 0310 	add.w	r3, r7, #16
    62b6:	4618      	mov	r0, r3
    62b8:	f04f 0130 	mov.w	r1, #48	; 0x30
    62bc:	f7fb ff6c 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    62c0:	797b      	ldrb	r3, [r7, #5]
    62c2:	2b07      	cmp	r3, #7
    62c4:	d923      	bls.n	630e <UART_init+0xaa>
    62c6:	f242 73a4 	movw	r3, #10148	; 0x27a4
    62ca:	f2c0 0301 	movt	r3, #1
    62ce:	f107 0c10 	add.w	ip, r7, #16
    62d2:	469e      	mov	lr, r3
    62d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62e4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    62e8:	f8cc 0000 	str.w	r0, [ip]
    62ec:	f10c 0c04 	add.w	ip, ip, #4
    62f0:	f8ac 1000 	strh.w	r1, [ip]
    62f4:	f10c 0c02 	add.w	ip, ip, #2
    62f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    62fc:	f88c 3000 	strb.w	r3, [ip]
    6300:	f107 0310 	add.w	r3, r7, #16
    6304:	4618      	mov	r0, r3
    6306:	f04f 0131 	mov.w	r1, #49	; 0x31
    630a:	f7fb ff45 	bl	2198 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    630e:	88fa      	ldrh	r2, [r7, #6]
    6310:	f641 73ff 	movw	r3, #8191	; 0x1fff
    6314:	429a      	cmp	r2, r3
    6316:	d923      	bls.n	6360 <UART_init+0xfc>
    6318:	f242 73a4 	movw	r3, #10148	; 0x27a4
    631c:	f2c0 0301 	movt	r3, #1
    6320:	f107 0c10 	add.w	ip, r7, #16
    6324:	469e      	mov	lr, r3
    6326:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    632a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    632e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6332:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6336:	e89e 0003 	ldmia.w	lr, {r0, r1}
    633a:	f8cc 0000 	str.w	r0, [ip]
    633e:	f10c 0c04 	add.w	ip, ip, #4
    6342:	f8ac 1000 	strh.w	r1, [ip]
    6346:	f10c 0c02 	add.w	ip, ip, #2
    634a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    634e:	f88c 3000 	strb.w	r3, [ip]
    6352:	f107 0310 	add.w	r3, r7, #16
    6356:	4618      	mov	r0, r3
    6358:	f04f 0132 	mov.w	r1, #50	; 0x32
    635c:	f7fb ff1c 	bl	2198 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    6360:	68fb      	ldr	r3, [r7, #12]
    6362:	2b00      	cmp	r3, #0
    6364:	f000 80ca 	beq.w	64fc <UART_init+0x298>
    6368:	797b      	ldrb	r3, [r7, #5]
    636a:	2b07      	cmp	r3, #7
    636c:	f200 80c6 	bhi.w	64fc <UART_init+0x298>
    6370:	88fa      	ldrh	r2, [r7, #6]
    6372:	f641 73ff 	movw	r3, #8191	; 0x1fff
    6376:	429a      	cmp	r2, r3
    6378:	f200 80c0 	bhi.w	64fc <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    637c:	68bb      	ldr	r3, [r7, #8]
    637e:	f103 0208 	add.w	r2, r3, #8
    6382:	88fb      	ldrh	r3, [r7, #6]
    6384:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6388:	4610      	mov	r0, r2
    638a:	4619      	mov	r1, r3
    638c:	f7fb ff48 	bl	2220 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    6390:	68bb      	ldr	r3, [r7, #8]
    6392:	f103 020c 	add.w	r2, r3, #12
    6396:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    6398:	88fb      	ldrh	r3, [r7, #6]
    639a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    639e:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    63a2:	ea41 0303 	orr.w	r3, r1, r3
    63a6:	4610      	mov	r0, r2
    63a8:	4619      	mov	r1, r3
    63aa:	f7fb ff39 	bl	2220 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    63ae:	68fb      	ldr	r3, [r7, #12]
    63b0:	68ba      	ldr	r2, [r7, #8]
    63b2:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    63b4:	68fb      	ldr	r3, [r7, #12]
    63b6:	681b      	ldr	r3, [r3, #0]
    63b8:	f103 0308 	add.w	r3, r3, #8
    63bc:	4618      	mov	r0, r3
    63be:	f7fb ff31 	bl	2224 <HW_get_8bit_reg>
    63c2:	4603      	mov	r3, r0
    63c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    63c6:	68fb      	ldr	r3, [r7, #12]
    63c8:	681b      	ldr	r3, [r3, #0]
    63ca:	f103 030c 	add.w	r3, r3, #12
    63ce:	4618      	mov	r0, r3
    63d0:	f7fb ff28 	bl	2224 <HW_get_8bit_reg>
    63d4:	4603      	mov	r3, r0
    63d6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    63da:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    63de:	f023 0307 	bic.w	r3, r3, #7
    63e2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    63e6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    63ea:	ea4f 1343 	mov.w	r3, r3, lsl #5
    63ee:	b29a      	uxth	r2, r3
    63f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    63f2:	ea42 0303 	orr.w	r3, r2, r3
    63f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    63f8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    63fc:	f003 0307 	and.w	r3, r3, #7
    6400:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    6404:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    6406:	88fb      	ldrh	r3, [r7, #6]
    6408:	429a      	cmp	r2, r3
    640a:	d023      	beq.n	6454 <UART_init+0x1f0>
    640c:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6410:	f2c0 0301 	movt	r3, #1
    6414:	f107 0c10 	add.w	ip, r7, #16
    6418:	469e      	mov	lr, r3
    641a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    641e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6422:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6426:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    642a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    642e:	f8cc 0000 	str.w	r0, [ip]
    6432:	f10c 0c04 	add.w	ip, ip, #4
    6436:	f8ac 1000 	strh.w	r1, [ip]
    643a:	f10c 0c02 	add.w	ip, ip, #2
    643e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6442:	f88c 3000 	strb.w	r3, [ip]
    6446:	f107 0310 	add.w	r3, r7, #16
    644a:	4618      	mov	r0, r3
    644c:	f04f 0154 	mov.w	r1, #84	; 0x54
    6450:	f7fb fea2 	bl	2198 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    6454:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    6458:	797b      	ldrb	r3, [r7, #5]
    645a:	429a      	cmp	r2, r3
    645c:	d023      	beq.n	64a6 <UART_init+0x242>
    645e:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6462:	f2c0 0301 	movt	r3, #1
    6466:	f107 0c10 	add.w	ip, r7, #16
    646a:	469e      	mov	lr, r3
    646c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6470:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6474:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6478:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    647c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6480:	f8cc 0000 	str.w	r0, [ip]
    6484:	f10c 0c04 	add.w	ip, ip, #4
    6488:	f8ac 1000 	strh.w	r1, [ip]
    648c:	f10c 0c02 	add.w	ip, ip, #2
    6490:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6494:	f88c 3000 	strb.w	r3, [ip]
    6498:	f107 0310 	add.w	r3, r7, #16
    649c:	4618      	mov	r0, r3
    649e:	f04f 0155 	mov.w	r1, #85	; 0x55
    64a2:	f7fb fe79 	bl	2198 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64a6:	68fb      	ldr	r3, [r7, #12]
    64a8:	681b      	ldr	r3, [r3, #0]
    64aa:	f103 0310 	add.w	r3, r3, #16
    64ae:	4618      	mov	r0, r3
    64b0:	f7fb feb8 	bl	2224 <HW_get_8bit_reg>
    64b4:	4603      	mov	r3, r0
    64b6:	f003 0302 	and.w	r3, r3, #2
    64ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    64be:	e015      	b.n	64ec <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    64c0:	68fb      	ldr	r3, [r7, #12]
    64c2:	681b      	ldr	r3, [r3, #0]
    64c4:	f103 0304 	add.w	r3, r3, #4
    64c8:	4618      	mov	r0, r3
    64ca:	f7fb feab 	bl	2224 <HW_get_8bit_reg>
    64ce:	4603      	mov	r3, r0
    64d0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64d4:	68fb      	ldr	r3, [r7, #12]
    64d6:	681b      	ldr	r3, [r3, #0]
    64d8:	f103 0310 	add.w	r3, r3, #16
    64dc:	4618      	mov	r0, r3
    64de:	f7fb fea1 	bl	2224 <HW_get_8bit_reg>
    64e2:	4603      	mov	r3, r0
    64e4:	f003 0302 	and.w	r3, r3, #2
    64e8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    64ec:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    64f0:	2b00      	cmp	r3, #0
    64f2:	d1e5      	bne.n	64c0 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    64f4:	68fb      	ldr	r3, [r7, #12]
    64f6:	f04f 0200 	mov.w	r2, #0
    64fa:	711a      	strb	r2, [r3, #4]
    }
}
    64fc:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6500:	46bd      	mov	sp, r7
    6502:	bd80      	pop	{r7, pc}

00006504 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    6504:	b580      	push	{r7, lr}
    6506:	b090      	sub	sp, #64	; 0x40
    6508:	af00      	add	r7, sp, #0
    650a:	60f8      	str	r0, [r7, #12]
    650c:	60b9      	str	r1, [r7, #8]
    650e:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6510:	68fb      	ldr	r3, [r7, #12]
    6512:	2b00      	cmp	r3, #0
    6514:	d123      	bne.n	655e <UART_send+0x5a>
    6516:	f242 73a4 	movw	r3, #10148	; 0x27a4
    651a:	f2c0 0301 	movt	r3, #1
    651e:	f107 0c10 	add.w	ip, r7, #16
    6522:	469e      	mov	lr, r3
    6524:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6528:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    652c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6530:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6534:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6538:	f8cc 0000 	str.w	r0, [ip]
    653c:	f10c 0c04 	add.w	ip, ip, #4
    6540:	f8ac 1000 	strh.w	r1, [ip]
    6544:	f10c 0c02 	add.w	ip, ip, #2
    6548:	ea4f 4311 	mov.w	r3, r1, lsr #16
    654c:	f88c 3000 	strb.w	r3, [ip]
    6550:	f107 0310 	add.w	r3, r7, #16
    6554:	4618      	mov	r0, r3
    6556:	f04f 017d 	mov.w	r1, #125	; 0x7d
    655a:	f7fb fe1d 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    655e:	68bb      	ldr	r3, [r7, #8]
    6560:	2b00      	cmp	r3, #0
    6562:	d123      	bne.n	65ac <UART_send+0xa8>
    6564:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6568:	f2c0 0301 	movt	r3, #1
    656c:	f107 0c10 	add.w	ip, r7, #16
    6570:	469e      	mov	lr, r3
    6572:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6576:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    657a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    657e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6582:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6586:	f8cc 0000 	str.w	r0, [ip]
    658a:	f10c 0c04 	add.w	ip, ip, #4
    658e:	f8ac 1000 	strh.w	r1, [ip]
    6592:	f10c 0c02 	add.w	ip, ip, #2
    6596:	ea4f 4311 	mov.w	r3, r1, lsr #16
    659a:	f88c 3000 	strb.w	r3, [ip]
    659e:	f107 0310 	add.w	r3, r7, #16
    65a2:	4618      	mov	r0, r3
    65a4:	f04f 017e 	mov.w	r1, #126	; 0x7e
    65a8:	f7fb fdf6 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    65ac:	687b      	ldr	r3, [r7, #4]
    65ae:	2b00      	cmp	r3, #0
    65b0:	d123      	bne.n	65fa <UART_send+0xf6>
    65b2:	f242 73a4 	movw	r3, #10148	; 0x27a4
    65b6:	f2c0 0301 	movt	r3, #1
    65ba:	f107 0c10 	add.w	ip, r7, #16
    65be:	469e      	mov	lr, r3
    65c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65d4:	f8cc 0000 	str.w	r0, [ip]
    65d8:	f10c 0c04 	add.w	ip, ip, #4
    65dc:	f8ac 1000 	strh.w	r1, [ip]
    65e0:	f10c 0c02 	add.w	ip, ip, #2
    65e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    65e8:	f88c 3000 	strb.w	r3, [ip]
    65ec:	f107 0310 	add.w	r3, r7, #16
    65f0:	4618      	mov	r0, r3
    65f2:	f04f 017f 	mov.w	r1, #127	; 0x7f
    65f6:	f7fb fdcf 	bl	2198 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    65fa:	68fb      	ldr	r3, [r7, #12]
    65fc:	2b00      	cmp	r3, #0
    65fe:	d02b      	beq.n	6658 <UART_send+0x154>
    6600:	68bb      	ldr	r3, [r7, #8]
    6602:	2b00      	cmp	r3, #0
    6604:	d028      	beq.n	6658 <UART_send+0x154>
    6606:	687b      	ldr	r3, [r7, #4]
    6608:	2b00      	cmp	r3, #0
    660a:	d025      	beq.n	6658 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    660c:	f04f 0300 	mov.w	r3, #0
    6610:	63bb      	str	r3, [r7, #56]	; 0x38
    6612:	e01d      	b.n	6650 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    6614:	68fb      	ldr	r3, [r7, #12]
    6616:	681b      	ldr	r3, [r3, #0]
    6618:	f103 0310 	add.w	r3, r3, #16
    661c:	4618      	mov	r0, r3
    661e:	f7fb fe01 	bl	2224 <HW_get_8bit_reg>
    6622:	4603      	mov	r3, r0
    6624:	f003 0301 	and.w	r3, r3, #1
    6628:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    662c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    6630:	2b00      	cmp	r3, #0
    6632:	d0ef      	beq.n	6614 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6634:	68fb      	ldr	r3, [r7, #12]
    6636:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    6638:	68b9      	ldr	r1, [r7, #8]
    663a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    663c:	440b      	add	r3, r1
    663e:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6640:	4610      	mov	r0, r2
    6642:	4619      	mov	r1, r3
    6644:	f7fb fdec 	bl	2220 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    664a:	f103 0301 	add.w	r3, r3, #1
    664e:	63bb      	str	r3, [r7, #56]	; 0x38
    6650:	6bba      	ldr	r2, [r7, #56]	; 0x38
    6652:	687b      	ldr	r3, [r7, #4]
    6654:	429a      	cmp	r2, r3
    6656:	d3dd      	bcc.n	6614 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    6658:	f107 0740 	add.w	r7, r7, #64	; 0x40
    665c:	46bd      	mov	sp, r7
    665e:	bd80      	pop	{r7, pc}

00006660 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    6660:	b580      	push	{r7, lr}
    6662:	b090      	sub	sp, #64	; 0x40
    6664:	af00      	add	r7, sp, #0
    6666:	60f8      	str	r0, [r7, #12]
    6668:	60b9      	str	r1, [r7, #8]
    666a:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    666c:	f04f 0300 	mov.w	r3, #0
    6670:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6672:	68fb      	ldr	r3, [r7, #12]
    6674:	2b00      	cmp	r3, #0
    6676:	d123      	bne.n	66c0 <UART_fill_tx_fifo+0x60>
    6678:	f242 73a4 	movw	r3, #10148	; 0x27a4
    667c:	f2c0 0301 	movt	r3, #1
    6680:	f107 0c14 	add.w	ip, r7, #20
    6684:	469e      	mov	lr, r3
    6686:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    668a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    668e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6692:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6696:	e89e 0003 	ldmia.w	lr, {r0, r1}
    669a:	f8cc 0000 	str.w	r0, [ip]
    669e:	f10c 0c04 	add.w	ip, ip, #4
    66a2:	f8ac 1000 	strh.w	r1, [ip]
    66a6:	f10c 0c02 	add.w	ip, ip, #2
    66aa:	ea4f 4311 	mov.w	r3, r1, lsr #16
    66ae:	f88c 3000 	strb.w	r3, [ip]
    66b2:	f107 0314 	add.w	r3, r7, #20
    66b6:	4618      	mov	r0, r3
    66b8:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    66bc:	f7fb fd6c 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    66c0:	68bb      	ldr	r3, [r7, #8]
    66c2:	2b00      	cmp	r3, #0
    66c4:	d123      	bne.n	670e <UART_fill_tx_fifo+0xae>
    66c6:	f242 73a4 	movw	r3, #10148	; 0x27a4
    66ca:	f2c0 0301 	movt	r3, #1
    66ce:	f107 0c14 	add.w	ip, r7, #20
    66d2:	469e      	mov	lr, r3
    66d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66e4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    66e8:	f8cc 0000 	str.w	r0, [ip]
    66ec:	f10c 0c04 	add.w	ip, ip, #4
    66f0:	f8ac 1000 	strh.w	r1, [ip]
    66f4:	f10c 0c02 	add.w	ip, ip, #2
    66f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    66fc:	f88c 3000 	strb.w	r3, [ip]
    6700:	f107 0314 	add.w	r3, r7, #20
    6704:	4618      	mov	r0, r3
    6706:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    670a:	f7fb fd45 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    670e:	687b      	ldr	r3, [r7, #4]
    6710:	2b00      	cmp	r3, #0
    6712:	d123      	bne.n	675c <UART_fill_tx_fifo+0xfc>
    6714:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6718:	f2c0 0301 	movt	r3, #1
    671c:	f107 0c14 	add.w	ip, r7, #20
    6720:	469e      	mov	lr, r3
    6722:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6726:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    672a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    672e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6732:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6736:	f8cc 0000 	str.w	r0, [ip]
    673a:	f10c 0c04 	add.w	ip, ip, #4
    673e:	f8ac 1000 	strh.w	r1, [ip]
    6742:	f10c 0c02 	add.w	ip, ip, #2
    6746:	ea4f 4311 	mov.w	r3, r1, lsr #16
    674a:	f88c 3000 	strb.w	r3, [ip]
    674e:	f107 0314 	add.w	r3, r7, #20
    6752:	4618      	mov	r0, r3
    6754:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    6758:	f7fb fd1e 	bl	2198 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    675c:	68fb      	ldr	r3, [r7, #12]
    675e:	2b00      	cmp	r3, #0
    6760:	d037      	beq.n	67d2 <UART_fill_tx_fifo+0x172>
    6762:	68bb      	ldr	r3, [r7, #8]
    6764:	2b00      	cmp	r3, #0
    6766:	d034      	beq.n	67d2 <UART_fill_tx_fifo+0x172>
    6768:	687b      	ldr	r3, [r7, #4]
    676a:	2b00      	cmp	r3, #0
    676c:	d031      	beq.n	67d2 <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    676e:	68fb      	ldr	r3, [r7, #12]
    6770:	681b      	ldr	r3, [r3, #0]
    6772:	f103 0310 	add.w	r3, r3, #16
    6776:	4618      	mov	r0, r3
    6778:	f7fb fd54 	bl	2224 <HW_get_8bit_reg>
    677c:	4603      	mov	r3, r0
    677e:	f003 0301 	and.w	r3, r3, #1
    6782:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    6786:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    678a:	2b00      	cmp	r3, #0
    678c:	d021      	beq.n	67d2 <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    678e:	68fb      	ldr	r3, [r7, #12]
    6790:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    6792:	68b9      	ldr	r1, [r7, #8]
    6794:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6796:	440b      	add	r3, r1
    6798:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    679a:	4610      	mov	r0, r2
    679c:	4619      	mov	r1, r3
    679e:	f7fb fd3f 	bl	2220 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    67a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    67a4:	f103 0301 	add.w	r3, r3, #1
    67a8:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    67aa:	68fb      	ldr	r3, [r7, #12]
    67ac:	681b      	ldr	r3, [r3, #0]
    67ae:	f103 0310 	add.w	r3, r3, #16
    67b2:	4618      	mov	r0, r3
    67b4:	f7fb fd36 	bl	2224 <HW_get_8bit_reg>
    67b8:	4603      	mov	r3, r0
    67ba:	f003 0301 	and.w	r3, r3, #1
    67be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    67c2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    67c6:	2b00      	cmp	r3, #0
    67c8:	d003      	beq.n	67d2 <UART_fill_tx_fifo+0x172>
    67ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    67cc:	687b      	ldr	r3, [r7, #4]
    67ce:	429a      	cmp	r2, r3
    67d0:	d3dd      	bcc.n	678e <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    67d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    67d4:	4618      	mov	r0, r3
    67d6:	f107 0740 	add.w	r7, r7, #64	; 0x40
    67da:	46bd      	mov	sp, r7
    67dc:	bd80      	pop	{r7, pc}
    67de:	bf00      	nop

000067e0 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    67e0:	b590      	push	{r4, r7, lr}
    67e2:	b091      	sub	sp, #68	; 0x44
    67e4:	af00      	add	r7, sp, #0
    67e6:	60f8      	str	r0, [r7, #12]
    67e8:	60b9      	str	r1, [r7, #8]
    67ea:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    67ec:	f04f 0300 	mov.w	r3, #0
    67f0:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    67f2:	68fb      	ldr	r3, [r7, #12]
    67f4:	2b00      	cmp	r3, #0
    67f6:	d123      	bne.n	6840 <UART_get_rx+0x60>
    67f8:	f242 73a4 	movw	r3, #10148	; 0x27a4
    67fc:	f2c0 0301 	movt	r3, #1
    6800:	f107 0c10 	add.w	ip, r7, #16
    6804:	469e      	mov	lr, r3
    6806:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    680a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    680e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6812:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6816:	e89e 0003 	ldmia.w	lr, {r0, r1}
    681a:	f8cc 0000 	str.w	r0, [ip]
    681e:	f10c 0c04 	add.w	ip, ip, #4
    6822:	f8ac 1000 	strh.w	r1, [ip]
    6826:	f10c 0c02 	add.w	ip, ip, #2
    682a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    682e:	f88c 3000 	strb.w	r3, [ip]
    6832:	f107 0310 	add.w	r3, r7, #16
    6836:	4618      	mov	r0, r3
    6838:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    683c:	f7fb fcac 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    6840:	68bb      	ldr	r3, [r7, #8]
    6842:	2b00      	cmp	r3, #0
    6844:	d123      	bne.n	688e <UART_get_rx+0xae>
    6846:	f242 73a4 	movw	r3, #10148	; 0x27a4
    684a:	f2c0 0301 	movt	r3, #1
    684e:	f107 0c10 	add.w	ip, r7, #16
    6852:	469e      	mov	lr, r3
    6854:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6858:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    685c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6860:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6864:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6868:	f8cc 0000 	str.w	r0, [ip]
    686c:	f10c 0c04 	add.w	ip, ip, #4
    6870:	f8ac 1000 	strh.w	r1, [ip]
    6874:	f10c 0c02 	add.w	ip, ip, #2
    6878:	ea4f 4311 	mov.w	r3, r1, lsr #16
    687c:	f88c 3000 	strb.w	r3, [ip]
    6880:	f107 0310 	add.w	r3, r7, #16
    6884:	4618      	mov	r0, r3
    6886:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    688a:	f7fb fc85 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    688e:	687b      	ldr	r3, [r7, #4]
    6890:	2b00      	cmp	r3, #0
    6892:	d123      	bne.n	68dc <UART_get_rx+0xfc>
    6894:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6898:	f2c0 0301 	movt	r3, #1
    689c:	f107 0c10 	add.w	ip, r7, #16
    68a0:	469e      	mov	lr, r3
    68a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68b2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    68b6:	f8cc 0000 	str.w	r0, [ip]
    68ba:	f10c 0c04 	add.w	ip, ip, #4
    68be:	f8ac 1000 	strh.w	r1, [ip]
    68c2:	f10c 0c02 	add.w	ip, ip, #2
    68c6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    68ca:	f88c 3000 	strb.w	r3, [ip]
    68ce:	f107 0310 	add.w	r3, r7, #16
    68d2:	4618      	mov	r0, r3
    68d4:	f04f 01ce 	mov.w	r1, #206	; 0xce
    68d8:	f7fb fc5e 	bl	2198 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    68dc:	68fb      	ldr	r3, [r7, #12]
    68de:	2b00      	cmp	r3, #0
    68e0:	d054      	beq.n	698c <UART_get_rx+0x1ac>
    68e2:	68bb      	ldr	r3, [r7, #8]
    68e4:	2b00      	cmp	r3, #0
    68e6:	d051      	beq.n	698c <UART_get_rx+0x1ac>
    68e8:	687b      	ldr	r3, [r7, #4]
    68ea:	2b00      	cmp	r3, #0
    68ec:	d04e      	beq.n	698c <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    68ee:	f04f 0300 	mov.w	r3, #0
    68f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    68f4:	68fb      	ldr	r3, [r7, #12]
    68f6:	681b      	ldr	r3, [r3, #0]
    68f8:	f103 0310 	add.w	r3, r3, #16
    68fc:	4618      	mov	r0, r3
    68fe:	f7fb fc91 	bl	2224 <HW_get_8bit_reg>
    6902:	4603      	mov	r3, r0
    6904:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    6908:	68fb      	ldr	r3, [r7, #12]
    690a:	791a      	ldrb	r2, [r3, #4]
    690c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6910:	ea42 0303 	orr.w	r3, r2, r3
    6914:	b2da      	uxtb	r2, r3
    6916:	68fb      	ldr	r3, [r7, #12]
    6918:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    691a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    691e:	f003 0302 	and.w	r3, r3, #2
    6922:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    6926:	e029      	b.n	697c <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    6928:	68ba      	ldr	r2, [r7, #8]
    692a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    692c:	eb02 0403 	add.w	r4, r2, r3
    6930:	68fb      	ldr	r3, [r7, #12]
    6932:	681b      	ldr	r3, [r3, #0]
    6934:	f103 0304 	add.w	r3, r3, #4
    6938:	4618      	mov	r0, r3
    693a:	f7fb fc73 	bl	2224 <HW_get_8bit_reg>
    693e:	4603      	mov	r3, r0
    6940:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    6942:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6944:	f103 0301 	add.w	r3, r3, #1
    6948:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    694a:	68fb      	ldr	r3, [r7, #12]
    694c:	681b      	ldr	r3, [r3, #0]
    694e:	f103 0310 	add.w	r3, r3, #16
    6952:	4618      	mov	r0, r3
    6954:	f7fb fc66 	bl	2224 <HW_get_8bit_reg>
    6958:	4603      	mov	r3, r0
    695a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    695e:	68fb      	ldr	r3, [r7, #12]
    6960:	791a      	ldrb	r2, [r3, #4]
    6962:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6966:	ea42 0303 	orr.w	r3, r2, r3
    696a:	b2da      	uxtb	r2, r3
    696c:	68fb      	ldr	r3, [r7, #12]
    696e:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    6970:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6974:	f003 0302 	and.w	r3, r3, #2
    6978:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    697c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6980:	2b00      	cmp	r3, #0
    6982:	d003      	beq.n	698c <UART_get_rx+0x1ac>
    6984:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6986:	687b      	ldr	r3, [r7, #4]
    6988:	429a      	cmp	r2, r3
    698a:	d3cd      	bcc.n	6928 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    698c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    698e:	4618      	mov	r0, r3
    6990:	f107 0744 	add.w	r7, r7, #68	; 0x44
    6994:	46bd      	mov	sp, r7
    6996:	bd90      	pop	{r4, r7, pc}

00006998 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    6998:	b580      	push	{r7, lr}
    699a:	b08e      	sub	sp, #56	; 0x38
    699c:	af00      	add	r7, sp, #0
    699e:	6078      	str	r0, [r7, #4]
    69a0:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    69a2:	687b      	ldr	r3, [r7, #4]
    69a4:	2b00      	cmp	r3, #0
    69a6:	d123      	bne.n	69f0 <UART_polled_tx_string+0x58>
    69a8:	f242 73a4 	movw	r3, #10148	; 0x27a4
    69ac:	f2c0 0301 	movt	r3, #1
    69b0:	f107 0c08 	add.w	ip, r7, #8
    69b4:	469e      	mov	lr, r3
    69b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    69ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    69be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    69c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    69c6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    69ca:	f8cc 0000 	str.w	r0, [ip]
    69ce:	f10c 0c04 	add.w	ip, ip, #4
    69d2:	f8ac 1000 	strh.w	r1, [ip]
    69d6:	f10c 0c02 	add.w	ip, ip, #2
    69da:	ea4f 4311 	mov.w	r3, r1, lsr #16
    69de:	f88c 3000 	strb.w	r3, [ip]
    69e2:	f107 0308 	add.w	r3, r7, #8
    69e6:	4618      	mov	r0, r3
    69e8:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    69ec:	f7fb fbd4 	bl	2198 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    69f0:	683b      	ldr	r3, [r7, #0]
    69f2:	2b00      	cmp	r3, #0
    69f4:	d123      	bne.n	6a3e <UART_polled_tx_string+0xa6>
    69f6:	f242 73a4 	movw	r3, #10148	; 0x27a4
    69fa:	f2c0 0301 	movt	r3, #1
    69fe:	f107 0c08 	add.w	ip, r7, #8
    6a02:	469e      	mov	lr, r3
    6a04:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a0c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a14:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6a18:	f8cc 0000 	str.w	r0, [ip]
    6a1c:	f10c 0c04 	add.w	ip, ip, #4
    6a20:	f8ac 1000 	strh.w	r1, [ip]
    6a24:	f10c 0c02 	add.w	ip, ip, #2
    6a28:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6a2c:	f88c 3000 	strb.w	r3, [ip]
    6a30:	f107 0308 	add.w	r3, r7, #8
    6a34:	4618      	mov	r0, r3
    6a36:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    6a3a:	f7fb fbad 	bl	2198 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    6a3e:	687b      	ldr	r3, [r7, #4]
    6a40:	2b00      	cmp	r3, #0
    6a42:	d02a      	beq.n	6a9a <UART_polled_tx_string+0x102>
    6a44:	683b      	ldr	r3, [r7, #0]
    6a46:	2b00      	cmp	r3, #0
    6a48:	d027      	beq.n	6a9a <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    6a4a:	f04f 0300 	mov.w	r3, #0
    6a4e:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    6a50:	e01d      	b.n	6a8e <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    6a52:	687b      	ldr	r3, [r7, #4]
    6a54:	681b      	ldr	r3, [r3, #0]
    6a56:	f103 0310 	add.w	r3, r3, #16
    6a5a:	4618      	mov	r0, r3
    6a5c:	f7fb fbe2 	bl	2224 <HW_get_8bit_reg>
    6a60:	4603      	mov	r3, r0
    6a62:	f003 0301 	and.w	r3, r3, #1
    6a66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    6a6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    6a6e:	2b00      	cmp	r3, #0
    6a70:	d0ef      	beq.n	6a52 <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6a72:	687b      	ldr	r3, [r7, #4]
    6a74:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    6a76:	6839      	ldr	r1, [r7, #0]
    6a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6a7a:	440b      	add	r3, r1
    6a7c:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6a7e:	4610      	mov	r0, r2
    6a80:	4619      	mov	r1, r3
    6a82:	f7fb fbcd 	bl	2220 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    6a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6a88:	f103 0301 	add.w	r3, r3, #1
    6a8c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    6a8e:	683a      	ldr	r2, [r7, #0]
    6a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    6a92:	4413      	add	r3, r2
    6a94:	781b      	ldrb	r3, [r3, #0]
    6a96:	2b00      	cmp	r3, #0
    6a98:	d1db      	bne.n	6a52 <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    6a9a:	f107 0738 	add.w	r7, r7, #56	; 0x38
    6a9e:	46bd      	mov	sp, r7
    6aa0:	bd80      	pop	{r7, pc}
    6aa2:	bf00      	nop

00006aa4 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    6aa4:	b580      	push	{r7, lr}
    6aa6:	b08c      	sub	sp, #48	; 0x30
    6aa8:	af00      	add	r7, sp, #0
    6aaa:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    6aac:	f04f 33ff 	mov.w	r3, #4294967295
    6ab0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    6ab4:	687b      	ldr	r3, [r7, #4]
    6ab6:	2b00      	cmp	r3, #0
    6ab8:	d123      	bne.n	6b02 <UART_get_rx_status+0x5e>
    6aba:	f242 73a4 	movw	r3, #10148	; 0x27a4
    6abe:	f2c0 0301 	movt	r3, #1
    6ac2:	f107 0c08 	add.w	ip, r7, #8
    6ac6:	469e      	mov	lr, r3
    6ac8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6acc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ad0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6ad4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ad8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6adc:	f8cc 0000 	str.w	r0, [ip]
    6ae0:	f10c 0c04 	add.w	ip, ip, #4
    6ae4:	f8ac 1000 	strh.w	r1, [ip]
    6ae8:	f10c 0c02 	add.w	ip, ip, #2
    6aec:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6af0:	f88c 3000 	strb.w	r3, [ip]
    6af4:	f107 0308 	add.w	r3, r7, #8
    6af8:	4618      	mov	r0, r3
    6afa:	f44f 718a 	mov.w	r1, #276	; 0x114
    6afe:	f7fb fb4b 	bl	2198 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    6b02:	687b      	ldr	r3, [r7, #4]
    6b04:	2b00      	cmp	r3, #0
    6b06:	d00b      	beq.n	6b20 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    6b08:	687b      	ldr	r3, [r7, #4]
    6b0a:	791b      	ldrb	r3, [r3, #4]
    6b0c:	f003 031c 	and.w	r3, r3, #28
    6b10:	ea4f 03a3 	mov.w	r3, r3, asr #2
    6b14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    6b18:	687b      	ldr	r3, [r7, #4]
    6b1a:	f04f 0200 	mov.w	r2, #0
    6b1e:	711a      	strb	r2, [r3, #4]
    }
    return status;
    6b20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    6b24:	4618      	mov	r0, r3
    6b26:	f107 0730 	add.w	r7, r7, #48	; 0x30
    6b2a:	46bd      	mov	sp, r7
    6b2c:	bd80      	pop	{r7, pc}
    6b2e:	bf00      	nop

00006b30 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    6b30:	4668      	mov	r0, sp
    6b32:	f020 0107 	bic.w	r1, r0, #7
    6b36:	468d      	mov	sp, r1
    6b38:	b481      	push	{r0, r7}
    6b3a:	b082      	sub	sp, #8
    6b3c:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    6b3e:	f242 0300 	movw	r3, #8192	; 0x2000
    6b42:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6b46:	f242 0200 	movw	r2, #8192	; 0x2000
    6b4a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    6b4e:	6d12      	ldr	r2, [r2, #80]	; 0x50
    6b50:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    6b54:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    6b56:	f242 0300 	movw	r3, #8192	; 0x2000
    6b5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6b5e:	f242 0200 	movw	r2, #8192	; 0x2000
    6b62:	f2ce 0204 	movt	r2, #57348	; 0xe004
    6b66:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    6b68:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    6b6c:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    6b70:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    6b72:	f242 0300 	movw	r3, #8192	; 0x2000
    6b76:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6b7a:	f242 0200 	movw	r2, #8192	; 0x2000
    6b7e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    6b82:	6d12      	ldr	r2, [r2, #80]	; 0x50
    6b84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    6b88:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    6b8c:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    6b8e:	f04f 0364 	mov.w	r3, #100	; 0x64
    6b92:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    6b94:	f242 0300 	movw	r3, #8192	; 0x2000
    6b98:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    6b9e:	f003 0303 	and.w	r3, r3, #3
    6ba2:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    6ba4:	687b      	ldr	r3, [r7, #4]
    6ba6:	2b03      	cmp	r3, #3
    6ba8:	d104      	bne.n	6bb4 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    6baa:	683b      	ldr	r3, [r7, #0]
    6bac:	f103 33ff 	add.w	r3, r3, #4294967295
    6bb0:	603b      	str	r3, [r7, #0]
    6bb2:	e002      	b.n	6bba <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    6bb4:	f04f 0364 	mov.w	r3, #100	; 0x64
    6bb8:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    6bba:	683b      	ldr	r3, [r7, #0]
    6bbc:	2b00      	cmp	r3, #0
    6bbe:	d1e9      	bne.n	6b94 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    6bc0:	f64e 5300 	movw	r3, #60672	; 0xed00
    6bc4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6bc8:	f240 0204 	movw	r2, #4
    6bcc:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    6bd0:	60da      	str	r2, [r3, #12]
}
    6bd2:	f107 0708 	add.w	r7, r7, #8
    6bd6:	46bd      	mov	sp, r7
    6bd8:	bc81      	pop	{r0, r7}
    6bda:	4685      	mov	sp, r0
    6bdc:	4770      	bx	lr
    6bde:	bf00      	nop

00006be0 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    6be0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    6be4:	f3ef 8409 	mrs	r4, PSP
    6be8:	4620      	mov	r0, r4
    6bea:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    6bec:	4623      	mov	r3, r4
}
    6bee:	4618      	mov	r0, r3

00006bf0 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    6bf0:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    6bf2:	f383 8809 	msr	PSP, r3
    6bf6:	4770      	bx	lr

00006bf8 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    6bf8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    6bfc:	f3ef 8408 	mrs	r4, MSP
    6c00:	4620      	mov	r0, r4
    6c02:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    6c04:	4623      	mov	r3, r4
}
    6c06:	4618      	mov	r0, r3

00006c08 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    6c08:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    6c0a:	f383 8808 	msr	MSP, r3
    6c0e:	4770      	bx	lr

00006c10 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    6c10:	b480      	push	{r7}
    6c12:	b083      	sub	sp, #12
    6c14:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6c16:	f04f 0300 	mov.w	r3, #0
    6c1a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    6c1c:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    6c20:	607b      	str	r3, [r7, #4]
  return(result);
    6c22:	687b      	ldr	r3, [r7, #4]
}
    6c24:	4618      	mov	r0, r3
    6c26:	f107 070c 	add.w	r7, r7, #12
    6c2a:	46bd      	mov	sp, r7
    6c2c:	bc80      	pop	{r7}
    6c2e:	4770      	bx	lr

00006c30 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    6c30:	b480      	push	{r7}
    6c32:	b083      	sub	sp, #12
    6c34:	af00      	add	r7, sp, #0
    6c36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    6c38:	687b      	ldr	r3, [r7, #4]
    6c3a:	f383 8811 	msr	BASEPRI, r3
}
    6c3e:	f107 070c 	add.w	r7, r7, #12
    6c42:	46bd      	mov	sp, r7
    6c44:	bc80      	pop	{r7}
    6c46:	4770      	bx	lr

00006c48 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    6c48:	b480      	push	{r7}
    6c4a:	b083      	sub	sp, #12
    6c4c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6c4e:	f04f 0300 	mov.w	r3, #0
    6c52:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6c54:	f3ef 8310 	mrs	r3, PRIMASK
    6c58:	607b      	str	r3, [r7, #4]
  return(result);
    6c5a:	687b      	ldr	r3, [r7, #4]
}
    6c5c:	4618      	mov	r0, r3
    6c5e:	f107 070c 	add.w	r7, r7, #12
    6c62:	46bd      	mov	sp, r7
    6c64:	bc80      	pop	{r7}
    6c66:	4770      	bx	lr

00006c68 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    6c68:	b480      	push	{r7}
    6c6a:	b083      	sub	sp, #12
    6c6c:	af00      	add	r7, sp, #0
    6c6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    6c70:	687b      	ldr	r3, [r7, #4]
    6c72:	f383 8810 	msr	PRIMASK, r3
}
    6c76:	f107 070c 	add.w	r7, r7, #12
    6c7a:	46bd      	mov	sp, r7
    6c7c:	bc80      	pop	{r7}
    6c7e:	4770      	bx	lr

00006c80 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    6c80:	b480      	push	{r7}
    6c82:	b083      	sub	sp, #12
    6c84:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6c86:	f04f 0300 	mov.w	r3, #0
    6c8a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    6c8c:	f3ef 8313 	mrs	r3, FAULTMASK
    6c90:	607b      	str	r3, [r7, #4]
  return(result);
    6c92:	687b      	ldr	r3, [r7, #4]
}
    6c94:	4618      	mov	r0, r3
    6c96:	f107 070c 	add.w	r7, r7, #12
    6c9a:	46bd      	mov	sp, r7
    6c9c:	bc80      	pop	{r7}
    6c9e:	4770      	bx	lr

00006ca0 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    6ca0:	b480      	push	{r7}
    6ca2:	b083      	sub	sp, #12
    6ca4:	af00      	add	r7, sp, #0
    6ca6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    6ca8:	687b      	ldr	r3, [r7, #4]
    6caa:	f383 8813 	msr	FAULTMASK, r3
}
    6cae:	f107 070c 	add.w	r7, r7, #12
    6cb2:	46bd      	mov	sp, r7
    6cb4:	bc80      	pop	{r7}
    6cb6:	4770      	bx	lr

00006cb8 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    6cb8:	b480      	push	{r7}
    6cba:	b083      	sub	sp, #12
    6cbc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6cbe:	f04f 0300 	mov.w	r3, #0
    6cc2:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    6cc4:	f3ef 8314 	mrs	r3, CONTROL
    6cc8:	607b      	str	r3, [r7, #4]
  return(result);
    6cca:	687b      	ldr	r3, [r7, #4]
}
    6ccc:	4618      	mov	r0, r3
    6cce:	f107 070c 	add.w	r7, r7, #12
    6cd2:	46bd      	mov	sp, r7
    6cd4:	bc80      	pop	{r7}
    6cd6:	4770      	bx	lr

00006cd8 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    6cd8:	b480      	push	{r7}
    6cda:	b083      	sub	sp, #12
    6cdc:	af00      	add	r7, sp, #0
    6cde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    6ce0:	687b      	ldr	r3, [r7, #4]
    6ce2:	f383 8814 	msr	CONTROL, r3
}
    6ce6:	f107 070c 	add.w	r7, r7, #12
    6cea:	46bd      	mov	sp, r7
    6cec:	bc80      	pop	{r7}
    6cee:	4770      	bx	lr

00006cf0 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    6cf0:	b480      	push	{r7}
    6cf2:	b085      	sub	sp, #20
    6cf4:	af00      	add	r7, sp, #0
    6cf6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6cf8:	f04f 0300 	mov.w	r3, #0
    6cfc:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    6cfe:	687b      	ldr	r3, [r7, #4]
    6d00:	ba1b      	rev	r3, r3
    6d02:	60fb      	str	r3, [r7, #12]
  return(result);
    6d04:	68fb      	ldr	r3, [r7, #12]
}
    6d06:	4618      	mov	r0, r3
    6d08:	f107 0714 	add.w	r7, r7, #20
    6d0c:	46bd      	mov	sp, r7
    6d0e:	bc80      	pop	{r7}
    6d10:	4770      	bx	lr
    6d12:	bf00      	nop

00006d14 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    6d14:	b480      	push	{r7}
    6d16:	b085      	sub	sp, #20
    6d18:	af00      	add	r7, sp, #0
    6d1a:	4603      	mov	r3, r0
    6d1c:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6d1e:	f04f 0300 	mov.w	r3, #0
    6d22:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    6d24:	88fb      	ldrh	r3, [r7, #6]
    6d26:	ba5b      	rev16	r3, r3
    6d28:	60fb      	str	r3, [r7, #12]
  return(result);
    6d2a:	68fb      	ldr	r3, [r7, #12]
}
    6d2c:	4618      	mov	r0, r3
    6d2e:	f107 0714 	add.w	r7, r7, #20
    6d32:	46bd      	mov	sp, r7
    6d34:	bc80      	pop	{r7}
    6d36:	4770      	bx	lr

00006d38 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    6d38:	b480      	push	{r7}
    6d3a:	b085      	sub	sp, #20
    6d3c:	af00      	add	r7, sp, #0
    6d3e:	4603      	mov	r3, r0
    6d40:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6d42:	f04f 0300 	mov.w	r3, #0
    6d46:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    6d48:	88fb      	ldrh	r3, [r7, #6]
    6d4a:	badb      	revsh	r3, r3
    6d4c:	60fb      	str	r3, [r7, #12]
  return(result);
    6d4e:	68fb      	ldr	r3, [r7, #12]
}
    6d50:	4618      	mov	r0, r3
    6d52:	f107 0714 	add.w	r7, r7, #20
    6d56:	46bd      	mov	sp, r7
    6d58:	bc80      	pop	{r7}
    6d5a:	4770      	bx	lr

00006d5c <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    6d5c:	b480      	push	{r7}
    6d5e:	b085      	sub	sp, #20
    6d60:	af00      	add	r7, sp, #0
    6d62:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6d64:	f04f 0300 	mov.w	r3, #0
    6d68:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    6d6a:	687b      	ldr	r3, [r7, #4]
    6d6c:	fa93 f3a3 	rbit	r3, r3
    6d70:	60fb      	str	r3, [r7, #12]
   return(result);
    6d72:	68fb      	ldr	r3, [r7, #12]
}
    6d74:	4618      	mov	r0, r3
    6d76:	f107 0714 	add.w	r7, r7, #20
    6d7a:	46bd      	mov	sp, r7
    6d7c:	bc80      	pop	{r7}
    6d7e:	4770      	bx	lr

00006d80 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    6d80:	b480      	push	{r7}
    6d82:	b085      	sub	sp, #20
    6d84:	af00      	add	r7, sp, #0
    6d86:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    6d88:	f04f 0300 	mov.w	r3, #0
    6d8c:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    6d8e:	687b      	ldr	r3, [r7, #4]
    6d90:	e8d3 3f4f 	ldrexb	r3, [r3]
    6d94:	73fb      	strb	r3, [r7, #15]
   return(result);
    6d96:	7bfb      	ldrb	r3, [r7, #15]
}
    6d98:	4618      	mov	r0, r3
    6d9a:	f107 0714 	add.w	r7, r7, #20
    6d9e:	46bd      	mov	sp, r7
    6da0:	bc80      	pop	{r7}
    6da2:	4770      	bx	lr

00006da4 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    6da4:	b480      	push	{r7}
    6da6:	b085      	sub	sp, #20
    6da8:	af00      	add	r7, sp, #0
    6daa:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    6dac:	f04f 0300 	mov.w	r3, #0
    6db0:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    6db2:	687b      	ldr	r3, [r7, #4]
    6db4:	e8d3 3f5f 	ldrexh	r3, [r3]
    6db8:	81fb      	strh	r3, [r7, #14]
   return(result);
    6dba:	89fb      	ldrh	r3, [r7, #14]
}
    6dbc:	4618      	mov	r0, r3
    6dbe:	f107 0714 	add.w	r7, r7, #20
    6dc2:	46bd      	mov	sp, r7
    6dc4:	bc80      	pop	{r7}
    6dc6:	4770      	bx	lr

00006dc8 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    6dc8:	b480      	push	{r7}
    6dca:	b085      	sub	sp, #20
    6dcc:	af00      	add	r7, sp, #0
    6dce:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    6dd0:	f04f 0300 	mov.w	r3, #0
    6dd4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    6dd6:	687b      	ldr	r3, [r7, #4]
    6dd8:	e853 3f00 	ldrex	r3, [r3]
    6ddc:	60fb      	str	r3, [r7, #12]
   return(result);
    6dde:	68fb      	ldr	r3, [r7, #12]
}
    6de0:	4618      	mov	r0, r3
    6de2:	f107 0714 	add.w	r7, r7, #20
    6de6:	46bd      	mov	sp, r7
    6de8:	bc80      	pop	{r7}
    6dea:	4770      	bx	lr

00006dec <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    6dec:	b480      	push	{r7}
    6dee:	b085      	sub	sp, #20
    6df0:	af00      	add	r7, sp, #0
    6df2:	4603      	mov	r3, r0
    6df4:	6039      	str	r1, [r7, #0]
    6df6:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    6df8:	f04f 0300 	mov.w	r3, #0
    6dfc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6dfe:	683b      	ldr	r3, [r7, #0]
    6e00:	79fa      	ldrb	r2, [r7, #7]
    6e02:	e8c3 2f43 	strexb	r3, r2, [r3]
    6e06:	60fb      	str	r3, [r7, #12]
   return(result);
    6e08:	68fb      	ldr	r3, [r7, #12]
}
    6e0a:	4618      	mov	r0, r3
    6e0c:	f107 0714 	add.w	r7, r7, #20
    6e10:	46bd      	mov	sp, r7
    6e12:	bc80      	pop	{r7}
    6e14:	4770      	bx	lr
    6e16:	bf00      	nop

00006e18 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    6e18:	b480      	push	{r7}
    6e1a:	b085      	sub	sp, #20
    6e1c:	af00      	add	r7, sp, #0
    6e1e:	4603      	mov	r3, r0
    6e20:	6039      	str	r1, [r7, #0]
    6e22:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    6e24:	f04f 0300 	mov.w	r3, #0
    6e28:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6e2a:	683b      	ldr	r3, [r7, #0]
    6e2c:	88fa      	ldrh	r2, [r7, #6]
    6e2e:	e8c3 2f53 	strexh	r3, r2, [r3]
    6e32:	60fb      	str	r3, [r7, #12]
   return(result);
    6e34:	68fb      	ldr	r3, [r7, #12]
}
    6e36:	4618      	mov	r0, r3
    6e38:	f107 0714 	add.w	r7, r7, #20
    6e3c:	46bd      	mov	sp, r7
    6e3e:	bc80      	pop	{r7}
    6e40:	4770      	bx	lr
    6e42:	bf00      	nop

00006e44 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    6e44:	b480      	push	{r7}
    6e46:	b085      	sub	sp, #20
    6e48:	af00      	add	r7, sp, #0
    6e4a:	6078      	str	r0, [r7, #4]
    6e4c:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    6e4e:	f04f 0300 	mov.w	r3, #0
    6e52:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6e54:	683b      	ldr	r3, [r7, #0]
    6e56:	687a      	ldr	r2, [r7, #4]
    6e58:	e843 2300 	strex	r3, r2, [r3]
    6e5c:	60fb      	str	r3, [r7, #12]
   return(result);
    6e5e:	68fb      	ldr	r3, [r7, #12]
}
    6e60:	4618      	mov	r0, r3
    6e62:	f107 0714 	add.w	r7, r7, #20
    6e66:	46bd      	mov	sp, r7
    6e68:	bc80      	pop	{r7}
    6e6a:	4770      	bx	lr

00006e6c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    6e6c:	b480      	push	{r7}
    6e6e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    6e70:	46bd      	mov	sp, r7
    6e72:	bc80      	pop	{r7}
    6e74:	4770      	bx	lr
    6e76:	bf00      	nop

00006e78 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    6e78:	b580      	push	{r7, lr}
    6e7a:	b08a      	sub	sp, #40	; 0x28
    6e7c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    6e7e:	f242 73cc 	movw	r3, #10188	; 0x27cc
    6e82:	f2c0 0301 	movt	r3, #1
    6e86:	46bc      	mov	ip, r7
    6e88:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    6e8a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    6e8e:	f242 0300 	movw	r3, #8192	; 0x2000
    6e92:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6e98:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6e9c:	f003 0303 	and.w	r3, r3, #3
    6ea0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6ea4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6ea8:	4413      	add	r3, r2
    6eaa:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6eae:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    6eb0:	f242 0300 	movw	r3, #8192	; 0x2000
    6eb4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6eba:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6ebe:	f003 0303 	and.w	r3, r3, #3
    6ec2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6ec6:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6eca:	4413      	add	r3, r2
    6ecc:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6ed0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    6ed2:	f242 0300 	movw	r3, #8192	; 0x2000
    6ed6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6edc:	ea4f 1393 	mov.w	r3, r3, lsr #6
    6ee0:	f003 0303 	and.w	r3, r3, #3
    6ee4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6ee8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6eec:	4413      	add	r3, r2
    6eee:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6ef2:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    6ef4:	f242 0300 	movw	r3, #8192	; 0x2000
    6ef8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6efe:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6f02:	f003 031f 	and.w	r3, r3, #31
    6f06:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    6f08:	f242 0300 	movw	r3, #8192	; 0x2000
    6f0c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6f12:	ea4f 3353 	mov.w	r3, r3, lsr #13
    6f16:	f003 0301 	and.w	r3, r3, #1
    6f1a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    6f1c:	6a3b      	ldr	r3, [r7, #32]
    6f1e:	f103 0301 	add.w	r3, r3, #1
    6f22:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    6f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6f26:	2b00      	cmp	r3, #0
    6f28:	d003      	beq.n	6f32 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    6f2a:	69fb      	ldr	r3, [r7, #28]
    6f2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6f30:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    6f32:	f000 f849 	bl	6fc8 <GetSystemClock>
    6f36:	4602      	mov	r2, r0
    6f38:	f240 0354 	movw	r3, #84	; 0x54
    6f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f40:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    6f42:	f240 0354 	movw	r3, #84	; 0x54
    6f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f4a:	681a      	ldr	r2, [r3, #0]
    6f4c:	693b      	ldr	r3, [r7, #16]
    6f4e:	fbb2 f2f3 	udiv	r2, r2, r3
    6f52:	f240 0358 	movw	r3, #88	; 0x58
    6f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f5a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    6f5c:	f240 0354 	movw	r3, #84	; 0x54
    6f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f64:	681a      	ldr	r2, [r3, #0]
    6f66:	697b      	ldr	r3, [r7, #20]
    6f68:	fbb2 f2f3 	udiv	r2, r2, r3
    6f6c:	f240 035c 	movw	r3, #92	; 0x5c
    6f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f74:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    6f76:	f240 0354 	movw	r3, #84	; 0x54
    6f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f7e:	681a      	ldr	r2, [r3, #0]
    6f80:	69bb      	ldr	r3, [r7, #24]
    6f82:	fbb2 f2f3 	udiv	r2, r2, r3
    6f86:	f240 0360 	movw	r3, #96	; 0x60
    6f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f8e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    6f90:	f240 0354 	movw	r3, #84	; 0x54
    6f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f98:	681a      	ldr	r2, [r3, #0]
    6f9a:	69fb      	ldr	r3, [r7, #28]
    6f9c:	fbb2 f2f3 	udiv	r2, r2, r3
    6fa0:	f240 0364 	movw	r3, #100	; 0x64
    6fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fa8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    6faa:	f240 0354 	movw	r3, #84	; 0x54
    6fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fb2:	681a      	ldr	r2, [r3, #0]
    6fb4:	f240 0350 	movw	r3, #80	; 0x50
    6fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fbc:	601a      	str	r2, [r3, #0]
}
    6fbe:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6fc2:	46bd      	mov	sp, r7
    6fc4:	bd80      	pop	{r7, pc}
    6fc6:	bf00      	nop

00006fc8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    6fc8:	b480      	push	{r7}
    6fca:	b08b      	sub	sp, #44	; 0x2c
    6fcc:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    6fce:	f04f 0300 	mov.w	r3, #0
    6fd2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    6fd4:	f640 031c 	movw	r3, #2076	; 0x81c
    6fd8:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6fdc:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    6fde:	f240 2330 	movw	r3, #560	; 0x230
    6fe2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6fe6:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    6fe8:	68fb      	ldr	r3, [r7, #12]
    6fea:	681b      	ldr	r3, [r3, #0]
    6fec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    6ff0:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    6ff2:	693a      	ldr	r2, [r7, #16]
    6ff4:	f241 13cf 	movw	r3, #4559	; 0x11cf
    6ff8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    6ffc:	429a      	cmp	r2, r3
    6ffe:	d108      	bne.n	7012 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    7000:	f64e 732c 	movw	r3, #61228	; 0xef2c
    7004:	f2c6 0301 	movt	r3, #24577	; 0x6001
    7008:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    700a:	697b      	ldr	r3, [r7, #20]
    700c:	681b      	ldr	r3, [r3, #0]
    700e:	607b      	str	r3, [r7, #4]
    7010:	e03d      	b.n	708e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    7012:	68bb      	ldr	r3, [r7, #8]
    7014:	681a      	ldr	r2, [r3, #0]
    7016:	f244 3341 	movw	r3, #17217	; 0x4341
    701a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    701e:	429a      	cmp	r2, r3
    7020:	d135      	bne.n	708e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    7022:	f640 0340 	movw	r3, #2112	; 0x840
    7026:	f2c6 0308 	movt	r3, #24584	; 0x6008
    702a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    702c:	69bb      	ldr	r3, [r7, #24]
    702e:	681b      	ldr	r3, [r3, #0]
    7030:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    7032:	69fb      	ldr	r3, [r7, #28]
    7034:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7038:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    703a:	69fa      	ldr	r2, [r7, #28]
    703c:	f240 3300 	movw	r3, #768	; 0x300
    7040:	f2c0 0301 	movt	r3, #1
    7044:	429a      	cmp	r2, r3
    7046:	d922      	bls.n	708e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    7048:	69fa      	ldr	r2, [r7, #28]
    704a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    704e:	f2c0 0301 	movt	r3, #1
    7052:	429a      	cmp	r2, r3
    7054:	d808      	bhi.n	7068 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    7056:	f241 632c 	movw	r3, #5676	; 0x162c
    705a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    705e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    7060:	6a3b      	ldr	r3, [r7, #32]
    7062:	681b      	ldr	r3, [r3, #0]
    7064:	607b      	str	r3, [r7, #4]
    7066:	e012      	b.n	708e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    7068:	69fa      	ldr	r2, [r7, #28]
    706a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    706e:	f2c0 0302 	movt	r3, #2
    7072:	429a      	cmp	r2, r3
    7074:	d808      	bhi.n	7088 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    7076:	f641 63ac 	movw	r3, #7852	; 0x1eac
    707a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    707e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    7080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7082:	681b      	ldr	r3, [r3, #0]
    7084:	607b      	str	r3, [r7, #4]
    7086:	e002      	b.n	708e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    7088:	f04f 0300 	mov.w	r3, #0
    708c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    708e:	687b      	ldr	r3, [r7, #4]
    7090:	2b00      	cmp	r3, #0
    7092:	d105      	bne.n	70a0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    7094:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    7096:	f647 0340 	movw	r3, #30784	; 0x7840
    709a:	f2c0 137d 	movt	r3, #381	; 0x17d
    709e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    70a0:	687b      	ldr	r3, [r7, #4]
}
    70a2:	4618      	mov	r0, r3
    70a4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    70a8:	46bd      	mov	sp, r7
    70aa:	bc80      	pop	{r7}
    70ac:	4770      	bx	lr
    70ae:	bf00      	nop

000070b0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    70b0:	b480      	push	{r7}
    70b2:	b083      	sub	sp, #12
    70b4:	af00      	add	r7, sp, #0
    70b6:	6078      	str	r0, [r7, #4]
    return -1;
    70b8:	f04f 33ff 	mov.w	r3, #4294967295
}
    70bc:	4618      	mov	r0, r3
    70be:	f107 070c 	add.w	r7, r7, #12
    70c2:	46bd      	mov	sp, r7
    70c4:	bc80      	pop	{r7}
    70c6:	4770      	bx	lr

000070c8 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    70c8:	b580      	push	{r7, lr}
    70ca:	b084      	sub	sp, #16
    70cc:	af00      	add	r7, sp, #0
    70ce:	60f8      	str	r0, [r7, #12]
    70d0:	60b9      	str	r1, [r7, #8]
    70d2:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    70d4:	f000 fd48 	bl	7b68 <__errno>
    70d8:	4603      	mov	r3, r0
    70da:	f04f 020c 	mov.w	r2, #12
    70de:	601a      	str	r2, [r3, #0]
    return -1;
    70e0:	f04f 33ff 	mov.w	r3, #4294967295
}
    70e4:	4618      	mov	r0, r3
    70e6:	f107 0710 	add.w	r7, r7, #16
    70ea:	46bd      	mov	sp, r7
    70ec:	bd80      	pop	{r7, pc}
    70ee:	bf00      	nop

000070f0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    70f0:	b480      	push	{r7}
    70f2:	b083      	sub	sp, #12
    70f4:	af00      	add	r7, sp, #0
    70f6:	6078      	str	r0, [r7, #4]
    70f8:	e7fe      	b.n	70f8 <_exit+0x8>
    70fa:	bf00      	nop

000070fc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    70fc:	b580      	push	{r7, lr}
    70fe:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    7100:	f000 fd32 	bl	7b68 <__errno>
    7104:	4603      	mov	r3, r0
    7106:	f04f 020b 	mov.w	r2, #11
    710a:	601a      	str	r2, [r3, #0]
    return -1;
    710c:	f04f 33ff 	mov.w	r3, #4294967295
}
    7110:	4618      	mov	r0, r3
    7112:	bd80      	pop	{r7, pc}

00007114 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    7114:	b480      	push	{r7}
    7116:	b083      	sub	sp, #12
    7118:	af00      	add	r7, sp, #0
    711a:	6078      	str	r0, [r7, #4]
    711c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    711e:	683b      	ldr	r3, [r7, #0]
    7120:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7124:	605a      	str	r2, [r3, #4]
    return 0;
    7126:	f04f 0300 	mov.w	r3, #0
}
    712a:	4618      	mov	r0, r3
    712c:	f107 070c 	add.w	r7, r7, #12
    7130:	46bd      	mov	sp, r7
    7132:	bc80      	pop	{r7}
    7134:	4770      	bx	lr
    7136:	bf00      	nop

00007138 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    7138:	b480      	push	{r7}
    713a:	af00      	add	r7, sp, #0
    return 1;
    713c:	f04f 0301 	mov.w	r3, #1
}
    7140:	4618      	mov	r0, r3
    7142:	46bd      	mov	sp, r7
    7144:	bc80      	pop	{r7}
    7146:	4770      	bx	lr

00007148 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    7148:	b480      	push	{r7}
    714a:	b083      	sub	sp, #12
    714c:	af00      	add	r7, sp, #0
    714e:	6078      	str	r0, [r7, #4]
    return 1;
    7150:	f04f 0301 	mov.w	r3, #1
}
    7154:	4618      	mov	r0, r3
    7156:	f107 070c 	add.w	r7, r7, #12
    715a:	46bd      	mov	sp, r7
    715c:	bc80      	pop	{r7}
    715e:	4770      	bx	lr

00007160 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    7160:	b580      	push	{r7, lr}
    7162:	b082      	sub	sp, #8
    7164:	af00      	add	r7, sp, #0
    7166:	6078      	str	r0, [r7, #4]
    7168:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    716a:	f000 fcfd 	bl	7b68 <__errno>
    716e:	4603      	mov	r3, r0
    7170:	f04f 0216 	mov.w	r2, #22
    7174:	601a      	str	r2, [r3, #0]
    return -1;
    7176:	f04f 33ff 	mov.w	r3, #4294967295
}
    717a:	4618      	mov	r0, r3
    717c:	f107 0708 	add.w	r7, r7, #8
    7180:	46bd      	mov	sp, r7
    7182:	bd80      	pop	{r7, pc}

00007184 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    7184:	b580      	push	{r7, lr}
    7186:	b082      	sub	sp, #8
    7188:	af00      	add	r7, sp, #0
    718a:	6078      	str	r0, [r7, #4]
    718c:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    718e:	f000 fceb 	bl	7b68 <__errno>
    7192:	4603      	mov	r3, r0
    7194:	f04f 021f 	mov.w	r2, #31
    7198:	601a      	str	r2, [r3, #0]
    return -1;
    719a:	f04f 33ff 	mov.w	r3, #4294967295
}
    719e:	4618      	mov	r0, r3
    71a0:	f107 0708 	add.w	r7, r7, #8
    71a4:	46bd      	mov	sp, r7
    71a6:	bd80      	pop	{r7, pc}

000071a8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    71a8:	b480      	push	{r7}
    71aa:	b085      	sub	sp, #20
    71ac:	af00      	add	r7, sp, #0
    71ae:	60f8      	str	r0, [r7, #12]
    71b0:	60b9      	str	r1, [r7, #8]
    71b2:	607a      	str	r2, [r7, #4]
    return 0;
    71b4:	f04f 0300 	mov.w	r3, #0
}
    71b8:	4618      	mov	r0, r3
    71ba:	f107 0714 	add.w	r7, r7, #20
    71be:	46bd      	mov	sp, r7
    71c0:	bc80      	pop	{r7}
    71c2:	4770      	bx	lr

000071c4 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    71c4:	b480      	push	{r7}
    71c6:	b085      	sub	sp, #20
    71c8:	af00      	add	r7, sp, #0
    71ca:	60f8      	str	r0, [r7, #12]
    71cc:	60b9      	str	r1, [r7, #8]
    71ce:	607a      	str	r2, [r7, #4]
    return -1;
    71d0:	f04f 33ff 	mov.w	r3, #4294967295
}
    71d4:	4618      	mov	r0, r3
    71d6:	f107 0714 	add.w	r7, r7, #20
    71da:	46bd      	mov	sp, r7
    71dc:	bc80      	pop	{r7}
    71de:	4770      	bx	lr

000071e0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    71e0:	b480      	push	{r7}
    71e2:	b085      	sub	sp, #20
    71e4:	af00      	add	r7, sp, #0
    71e6:	60f8      	str	r0, [r7, #12]
    71e8:	60b9      	str	r1, [r7, #8]
    71ea:	607a      	str	r2, [r7, #4]
    return 0;
    71ec:	f04f 0300 	mov.w	r3, #0
}
    71f0:	4618      	mov	r0, r3
    71f2:	f107 0714 	add.w	r7, r7, #20
    71f6:	46bd      	mov	sp, r7
    71f8:	bc80      	pop	{r7}
    71fa:	4770      	bx	lr

000071fc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    71fc:	b580      	push	{r7, lr}
    71fe:	b084      	sub	sp, #16
    7200:	af00      	add	r7, sp, #0
    7202:	60f8      	str	r0, [r7, #12]
    7204:	60b9      	str	r1, [r7, #8]
    7206:	607a      	str	r2, [r7, #4]
    7208:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    720a:	f240 53c4 	movw	r3, #1476	; 0x5c4
    720e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7212:	681b      	ldr	r3, [r3, #0]
    7214:	2b00      	cmp	r3, #0
    7216:	d110      	bne.n	723a <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    7218:	f240 6058 	movw	r0, #1624	; 0x658
    721c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7220:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    7224:	f04f 0203 	mov.w	r2, #3
    7228:	f7fb f86a 	bl	2300 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    722c:	f240 53c4 	movw	r3, #1476	; 0x5c4
    7230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7234:	f04f 0201 	mov.w	r2, #1
    7238:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    723a:	683b      	ldr	r3, [r7, #0]
    723c:	f240 6058 	movw	r0, #1624	; 0x658
    7240:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7244:	6879      	ldr	r1, [r7, #4]
    7246:	461a      	mov	r2, r3
    7248:	f7fb f95c 	bl	2504 <MSS_UART_polled_tx>
    
    return len;
    724c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    724e:	4618      	mov	r0, r3
    7250:	f107 0710 	add.w	r7, r7, #16
    7254:	46bd      	mov	sp, r7
    7256:	bd80      	pop	{r7, pc}

00007258 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    7258:	b580      	push	{r7, lr}
    725a:	b084      	sub	sp, #16
    725c:	af00      	add	r7, sp, #0
    725e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    7260:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7268:	681b      	ldr	r3, [r3, #0]
    726a:	2b00      	cmp	r3, #0
    726c:	d108      	bne.n	7280 <_sbrk+0x28>
    {
      heap_end = &_end;
    726e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7276:	f240 7288 	movw	r2, #1928	; 0x788
    727a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    727e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    7280:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7288:	681b      	ldr	r3, [r3, #0]
    728a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    728c:	f3ef 8308 	mrs	r3, MSP
    7290:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    7292:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    729a:	681a      	ldr	r2, [r3, #0]
    729c:	687b      	ldr	r3, [r7, #4]
    729e:	441a      	add	r2, r3
    72a0:	68fb      	ldr	r3, [r7, #12]
    72a2:	429a      	cmp	r2, r3
    72a4:	d90f      	bls.n	72c6 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    72a6:	f04f 0000 	mov.w	r0, #0
    72aa:	f04f 0101 	mov.w	r1, #1
    72ae:	f242 72dc 	movw	r2, #10204	; 0x27dc
    72b2:	f2c0 0201 	movt	r2, #1
    72b6:	f04f 0319 	mov.w	r3, #25
    72ba:	f7ff ff9f 	bl	71fc <_write_r>
      _exit (1);
    72be:	f04f 0001 	mov.w	r0, #1
    72c2:	f7ff ff15 	bl	70f0 <_exit>
    }
  
    heap_end += incr;
    72c6:	f240 53cc 	movw	r3, #1484	; 0x5cc
    72ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72ce:	681a      	ldr	r2, [r3, #0]
    72d0:	687b      	ldr	r3, [r7, #4]
    72d2:	441a      	add	r2, r3
    72d4:	f240 53cc 	movw	r3, #1484	; 0x5cc
    72d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72dc:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    72de:	68bb      	ldr	r3, [r7, #8]
}
    72e0:	4618      	mov	r0, r3
    72e2:	f107 0710 	add.w	r7, r7, #16
    72e6:	46bd      	mov	sp, r7
    72e8:	bd80      	pop	{r7, pc}
    72ea:	bf00      	nop

000072ec <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    72ec:	b480      	push	{r7}
    72ee:	b083      	sub	sp, #12
    72f0:	af00      	add	r7, sp, #0
    72f2:	6078      	str	r0, [r7, #4]
    72f4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    72f6:	683b      	ldr	r3, [r7, #0]
    72f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    72fc:	605a      	str	r2, [r3, #4]
    return 0;
    72fe:	f04f 0300 	mov.w	r3, #0
}
    7302:	4618      	mov	r0, r3
    7304:	f107 070c 	add.w	r7, r7, #12
    7308:	46bd      	mov	sp, r7
    730a:	bc80      	pop	{r7}
    730c:	4770      	bx	lr
    730e:	bf00      	nop

00007310 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    7310:	b480      	push	{r7}
    7312:	b083      	sub	sp, #12
    7314:	af00      	add	r7, sp, #0
    7316:	6078      	str	r0, [r7, #4]
    return -1;
    7318:	f04f 33ff 	mov.w	r3, #4294967295
}
    731c:	4618      	mov	r0, r3
    731e:	f107 070c 	add.w	r7, r7, #12
    7322:	46bd      	mov	sp, r7
    7324:	bc80      	pop	{r7}
    7326:	4770      	bx	lr

00007328 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    7328:	b580      	push	{r7, lr}
    732a:	b082      	sub	sp, #8
    732c:	af00      	add	r7, sp, #0
    732e:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    7330:	f000 fc1a 	bl	7b68 <__errno>
    7334:	4603      	mov	r3, r0
    7336:	f04f 0202 	mov.w	r2, #2
    733a:	601a      	str	r2, [r3, #0]
    return -1;
    733c:	f04f 33ff 	mov.w	r3, #4294967295
}
    7340:	4618      	mov	r0, r3
    7342:	f107 0708 	add.w	r7, r7, #8
    7346:	46bd      	mov	sp, r7
    7348:	bd80      	pop	{r7, pc}
    734a:	bf00      	nop

0000734c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    734c:	b580      	push	{r7, lr}
    734e:	b082      	sub	sp, #8
    7350:	af00      	add	r7, sp, #0
    7352:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    7354:	f000 fc08 	bl	7b68 <__errno>
    7358:	4603      	mov	r3, r0
    735a:	f04f 020a 	mov.w	r2, #10
    735e:	601a      	str	r2, [r3, #0]
    return -1;
    7360:	f04f 33ff 	mov.w	r3, #4294967295
}
    7364:	4618      	mov	r0, r3
    7366:	f107 0708 	add.w	r7, r7, #8
    736a:	46bd      	mov	sp, r7
    736c:	bd80      	pop	{r7, pc}
    736e:	bf00      	nop

00007370 <__aeabi_drsub>:
    7370:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    7374:	e002      	b.n	737c <__adddf3>
    7376:	bf00      	nop

00007378 <__aeabi_dsub>:
    7378:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000737c <__adddf3>:
    737c:	b530      	push	{r4, r5, lr}
    737e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    7382:	ea4f 0543 	mov.w	r5, r3, lsl #1
    7386:	ea94 0f05 	teq	r4, r5
    738a:	bf08      	it	eq
    738c:	ea90 0f02 	teqeq	r0, r2
    7390:	bf1f      	itttt	ne
    7392:	ea54 0c00 	orrsne.w	ip, r4, r0
    7396:	ea55 0c02 	orrsne.w	ip, r5, r2
    739a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    739e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    73a2:	f000 80e2 	beq.w	756a <__adddf3+0x1ee>
    73a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
    73aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    73ae:	bfb8      	it	lt
    73b0:	426d      	neglt	r5, r5
    73b2:	dd0c      	ble.n	73ce <__adddf3+0x52>
    73b4:	442c      	add	r4, r5
    73b6:	ea80 0202 	eor.w	r2, r0, r2
    73ba:	ea81 0303 	eor.w	r3, r1, r3
    73be:	ea82 0000 	eor.w	r0, r2, r0
    73c2:	ea83 0101 	eor.w	r1, r3, r1
    73c6:	ea80 0202 	eor.w	r2, r0, r2
    73ca:	ea81 0303 	eor.w	r3, r1, r3
    73ce:	2d36      	cmp	r5, #54	; 0x36
    73d0:	bf88      	it	hi
    73d2:	bd30      	pophi	{r4, r5, pc}
    73d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    73d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    73dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    73e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    73e4:	d002      	beq.n	73ec <__adddf3+0x70>
    73e6:	4240      	negs	r0, r0
    73e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    73ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    73f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    73f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    73f8:	d002      	beq.n	7400 <__adddf3+0x84>
    73fa:	4252      	negs	r2, r2
    73fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7400:	ea94 0f05 	teq	r4, r5
    7404:	f000 80a7 	beq.w	7556 <__adddf3+0x1da>
    7408:	f1a4 0401 	sub.w	r4, r4, #1
    740c:	f1d5 0e20 	rsbs	lr, r5, #32
    7410:	db0d      	blt.n	742e <__adddf3+0xb2>
    7412:	fa02 fc0e 	lsl.w	ip, r2, lr
    7416:	fa22 f205 	lsr.w	r2, r2, r5
    741a:	1880      	adds	r0, r0, r2
    741c:	f141 0100 	adc.w	r1, r1, #0
    7420:	fa03 f20e 	lsl.w	r2, r3, lr
    7424:	1880      	adds	r0, r0, r2
    7426:	fa43 f305 	asr.w	r3, r3, r5
    742a:	4159      	adcs	r1, r3
    742c:	e00e      	b.n	744c <__adddf3+0xd0>
    742e:	f1a5 0520 	sub.w	r5, r5, #32
    7432:	f10e 0e20 	add.w	lr, lr, #32
    7436:	2a01      	cmp	r2, #1
    7438:	fa03 fc0e 	lsl.w	ip, r3, lr
    743c:	bf28      	it	cs
    743e:	f04c 0c02 	orrcs.w	ip, ip, #2
    7442:	fa43 f305 	asr.w	r3, r3, r5
    7446:	18c0      	adds	r0, r0, r3
    7448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    744c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7450:	d507      	bpl.n	7462 <__adddf3+0xe6>
    7452:	f04f 0e00 	mov.w	lr, #0
    7456:	f1dc 0c00 	rsbs	ip, ip, #0
    745a:	eb7e 0000 	sbcs.w	r0, lr, r0
    745e:	eb6e 0101 	sbc.w	r1, lr, r1
    7462:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    7466:	d31b      	bcc.n	74a0 <__adddf3+0x124>
    7468:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    746c:	d30c      	bcc.n	7488 <__adddf3+0x10c>
    746e:	0849      	lsrs	r1, r1, #1
    7470:	ea5f 0030 	movs.w	r0, r0, rrx
    7474:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7478:	f104 0401 	add.w	r4, r4, #1
    747c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7480:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    7484:	f080 809a 	bcs.w	75bc <__adddf3+0x240>
    7488:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    748c:	bf08      	it	eq
    748e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7492:	f150 0000 	adcs.w	r0, r0, #0
    7496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    749a:	ea41 0105 	orr.w	r1, r1, r5
    749e:	bd30      	pop	{r4, r5, pc}
    74a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    74a4:	4140      	adcs	r0, r0
    74a6:	eb41 0101 	adc.w	r1, r1, r1
    74aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    74ae:	f1a4 0401 	sub.w	r4, r4, #1
    74b2:	d1e9      	bne.n	7488 <__adddf3+0x10c>
    74b4:	f091 0f00 	teq	r1, #0
    74b8:	bf04      	itt	eq
    74ba:	4601      	moveq	r1, r0
    74bc:	2000      	moveq	r0, #0
    74be:	fab1 f381 	clz	r3, r1
    74c2:	bf08      	it	eq
    74c4:	3320      	addeq	r3, #32
    74c6:	f1a3 030b 	sub.w	r3, r3, #11
    74ca:	f1b3 0220 	subs.w	r2, r3, #32
    74ce:	da0c      	bge.n	74ea <__adddf3+0x16e>
    74d0:	320c      	adds	r2, #12
    74d2:	dd08      	ble.n	74e6 <__adddf3+0x16a>
    74d4:	f102 0c14 	add.w	ip, r2, #20
    74d8:	f1c2 020c 	rsb	r2, r2, #12
    74dc:	fa01 f00c 	lsl.w	r0, r1, ip
    74e0:	fa21 f102 	lsr.w	r1, r1, r2
    74e4:	e00c      	b.n	7500 <__adddf3+0x184>
    74e6:	f102 0214 	add.w	r2, r2, #20
    74ea:	bfd8      	it	le
    74ec:	f1c2 0c20 	rsble	ip, r2, #32
    74f0:	fa01 f102 	lsl.w	r1, r1, r2
    74f4:	fa20 fc0c 	lsr.w	ip, r0, ip
    74f8:	bfdc      	itt	le
    74fa:	ea41 010c 	orrle.w	r1, r1, ip
    74fe:	4090      	lslle	r0, r2
    7500:	1ae4      	subs	r4, r4, r3
    7502:	bfa2      	ittt	ge
    7504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7508:	4329      	orrge	r1, r5
    750a:	bd30      	popge	{r4, r5, pc}
    750c:	ea6f 0404 	mvn.w	r4, r4
    7510:	3c1f      	subs	r4, #31
    7512:	da1c      	bge.n	754e <__adddf3+0x1d2>
    7514:	340c      	adds	r4, #12
    7516:	dc0e      	bgt.n	7536 <__adddf3+0x1ba>
    7518:	f104 0414 	add.w	r4, r4, #20
    751c:	f1c4 0220 	rsb	r2, r4, #32
    7520:	fa20 f004 	lsr.w	r0, r0, r4
    7524:	fa01 f302 	lsl.w	r3, r1, r2
    7528:	ea40 0003 	orr.w	r0, r0, r3
    752c:	fa21 f304 	lsr.w	r3, r1, r4
    7530:	ea45 0103 	orr.w	r1, r5, r3
    7534:	bd30      	pop	{r4, r5, pc}
    7536:	f1c4 040c 	rsb	r4, r4, #12
    753a:	f1c4 0220 	rsb	r2, r4, #32
    753e:	fa20 f002 	lsr.w	r0, r0, r2
    7542:	fa01 f304 	lsl.w	r3, r1, r4
    7546:	ea40 0003 	orr.w	r0, r0, r3
    754a:	4629      	mov	r1, r5
    754c:	bd30      	pop	{r4, r5, pc}
    754e:	fa21 f004 	lsr.w	r0, r1, r4
    7552:	4629      	mov	r1, r5
    7554:	bd30      	pop	{r4, r5, pc}
    7556:	f094 0f00 	teq	r4, #0
    755a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    755e:	bf06      	itte	eq
    7560:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    7564:	3401      	addeq	r4, #1
    7566:	3d01      	subne	r5, #1
    7568:	e74e      	b.n	7408 <__adddf3+0x8c>
    756a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    756e:	bf18      	it	ne
    7570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7574:	d029      	beq.n	75ca <__adddf3+0x24e>
    7576:	ea94 0f05 	teq	r4, r5
    757a:	bf08      	it	eq
    757c:	ea90 0f02 	teqeq	r0, r2
    7580:	d005      	beq.n	758e <__adddf3+0x212>
    7582:	ea54 0c00 	orrs.w	ip, r4, r0
    7586:	bf04      	itt	eq
    7588:	4619      	moveq	r1, r3
    758a:	4610      	moveq	r0, r2
    758c:	bd30      	pop	{r4, r5, pc}
    758e:	ea91 0f03 	teq	r1, r3
    7592:	bf1e      	ittt	ne
    7594:	2100      	movne	r1, #0
    7596:	2000      	movne	r0, #0
    7598:	bd30      	popne	{r4, r5, pc}
    759a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    759e:	d105      	bne.n	75ac <__adddf3+0x230>
    75a0:	0040      	lsls	r0, r0, #1
    75a2:	4149      	adcs	r1, r1
    75a4:	bf28      	it	cs
    75a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    75aa:	bd30      	pop	{r4, r5, pc}
    75ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    75b0:	bf3c      	itt	cc
    75b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    75b6:	bd30      	popcc	{r4, r5, pc}
    75b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    75bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    75c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    75c4:	f04f 0000 	mov.w	r0, #0
    75c8:	bd30      	pop	{r4, r5, pc}
    75ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    75ce:	bf1a      	itte	ne
    75d0:	4619      	movne	r1, r3
    75d2:	4610      	movne	r0, r2
    75d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    75d8:	bf1c      	itt	ne
    75da:	460b      	movne	r3, r1
    75dc:	4602      	movne	r2, r0
    75de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    75e2:	bf06      	itte	eq
    75e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    75e8:	ea91 0f03 	teqeq	r1, r3
    75ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    75f0:	bd30      	pop	{r4, r5, pc}
    75f2:	bf00      	nop

000075f4 <__aeabi_ui2d>:
    75f4:	f090 0f00 	teq	r0, #0
    75f8:	bf04      	itt	eq
    75fa:	2100      	moveq	r1, #0
    75fc:	4770      	bxeq	lr
    75fe:	b530      	push	{r4, r5, lr}
    7600:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7604:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7608:	f04f 0500 	mov.w	r5, #0
    760c:	f04f 0100 	mov.w	r1, #0
    7610:	e750      	b.n	74b4 <__adddf3+0x138>
    7612:	bf00      	nop

00007614 <__aeabi_i2d>:
    7614:	f090 0f00 	teq	r0, #0
    7618:	bf04      	itt	eq
    761a:	2100      	moveq	r1, #0
    761c:	4770      	bxeq	lr
    761e:	b530      	push	{r4, r5, lr}
    7620:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7624:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7628:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    762c:	bf48      	it	mi
    762e:	4240      	negmi	r0, r0
    7630:	f04f 0100 	mov.w	r1, #0
    7634:	e73e      	b.n	74b4 <__adddf3+0x138>
    7636:	bf00      	nop

00007638 <__aeabi_f2d>:
    7638:	0042      	lsls	r2, r0, #1
    763a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    763e:	ea4f 0131 	mov.w	r1, r1, rrx
    7642:	ea4f 7002 	mov.w	r0, r2, lsl #28
    7646:	bf1f      	itttt	ne
    7648:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    764c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7650:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    7654:	4770      	bxne	lr
    7656:	f092 0f00 	teq	r2, #0
    765a:	bf14      	ite	ne
    765c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7660:	4770      	bxeq	lr
    7662:	b530      	push	{r4, r5, lr}
    7664:	f44f 7460 	mov.w	r4, #896	; 0x380
    7668:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    766c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7670:	e720      	b.n	74b4 <__adddf3+0x138>
    7672:	bf00      	nop

00007674 <__aeabi_ul2d>:
    7674:	ea50 0201 	orrs.w	r2, r0, r1
    7678:	bf08      	it	eq
    767a:	4770      	bxeq	lr
    767c:	b530      	push	{r4, r5, lr}
    767e:	f04f 0500 	mov.w	r5, #0
    7682:	e00a      	b.n	769a <__aeabi_l2d+0x16>

00007684 <__aeabi_l2d>:
    7684:	ea50 0201 	orrs.w	r2, r0, r1
    7688:	bf08      	it	eq
    768a:	4770      	bxeq	lr
    768c:	b530      	push	{r4, r5, lr}
    768e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    7692:	d502      	bpl.n	769a <__aeabi_l2d+0x16>
    7694:	4240      	negs	r0, r0
    7696:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    769a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    769e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    76a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    76a6:	f43f aedc 	beq.w	7462 <__adddf3+0xe6>
    76aa:	f04f 0203 	mov.w	r2, #3
    76ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    76b2:	bf18      	it	ne
    76b4:	3203      	addne	r2, #3
    76b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    76ba:	bf18      	it	ne
    76bc:	3203      	addne	r2, #3
    76be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    76c2:	f1c2 0320 	rsb	r3, r2, #32
    76c6:	fa00 fc03 	lsl.w	ip, r0, r3
    76ca:	fa20 f002 	lsr.w	r0, r0, r2
    76ce:	fa01 fe03 	lsl.w	lr, r1, r3
    76d2:	ea40 000e 	orr.w	r0, r0, lr
    76d6:	fa21 f102 	lsr.w	r1, r1, r2
    76da:	4414      	add	r4, r2
    76dc:	e6c1      	b.n	7462 <__adddf3+0xe6>
    76de:	bf00      	nop

000076e0 <__aeabi_dmul>:
    76e0:	b570      	push	{r4, r5, r6, lr}
    76e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    76e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    76ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    76ee:	bf1d      	ittte	ne
    76f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    76f4:	ea94 0f0c 	teqne	r4, ip
    76f8:	ea95 0f0c 	teqne	r5, ip
    76fc:	f000 f8de 	bleq	78bc <__aeabi_dmul+0x1dc>
    7700:	442c      	add	r4, r5
    7702:	ea81 0603 	eor.w	r6, r1, r3
    7706:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    770a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    770e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    7712:	bf18      	it	ne
    7714:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7718:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    771c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7720:	d038      	beq.n	7794 <__aeabi_dmul+0xb4>
    7722:	fba0 ce02 	umull	ip, lr, r0, r2
    7726:	f04f 0500 	mov.w	r5, #0
    772a:	fbe1 e502 	umlal	lr, r5, r1, r2
    772e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    7732:	fbe0 e503 	umlal	lr, r5, r0, r3
    7736:	f04f 0600 	mov.w	r6, #0
    773a:	fbe1 5603 	umlal	r5, r6, r1, r3
    773e:	f09c 0f00 	teq	ip, #0
    7742:	bf18      	it	ne
    7744:	f04e 0e01 	orrne.w	lr, lr, #1
    7748:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    774c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7750:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    7754:	d204      	bcs.n	7760 <__aeabi_dmul+0x80>
    7756:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    775a:	416d      	adcs	r5, r5
    775c:	eb46 0606 	adc.w	r6, r6, r6
    7760:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    7764:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    7768:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    776c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    7770:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    7774:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7778:	bf88      	it	hi
    777a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    777e:	d81e      	bhi.n	77be <__aeabi_dmul+0xde>
    7780:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    7784:	bf08      	it	eq
    7786:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    778a:	f150 0000 	adcs.w	r0, r0, #0
    778e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7792:	bd70      	pop	{r4, r5, r6, pc}
    7794:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    7798:	ea46 0101 	orr.w	r1, r6, r1
    779c:	ea40 0002 	orr.w	r0, r0, r2
    77a0:	ea81 0103 	eor.w	r1, r1, r3
    77a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    77a8:	bfc2      	ittt	gt
    77aa:	ebd4 050c 	rsbsgt	r5, r4, ip
    77ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    77b2:	bd70      	popgt	{r4, r5, r6, pc}
    77b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    77b8:	f04f 0e00 	mov.w	lr, #0
    77bc:	3c01      	subs	r4, #1
    77be:	f300 80ab 	bgt.w	7918 <__aeabi_dmul+0x238>
    77c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    77c6:	bfde      	ittt	le
    77c8:	2000      	movle	r0, #0
    77ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    77ce:	bd70      	pople	{r4, r5, r6, pc}
    77d0:	f1c4 0400 	rsb	r4, r4, #0
    77d4:	3c20      	subs	r4, #32
    77d6:	da35      	bge.n	7844 <__aeabi_dmul+0x164>
    77d8:	340c      	adds	r4, #12
    77da:	dc1b      	bgt.n	7814 <__aeabi_dmul+0x134>
    77dc:	f104 0414 	add.w	r4, r4, #20
    77e0:	f1c4 0520 	rsb	r5, r4, #32
    77e4:	fa00 f305 	lsl.w	r3, r0, r5
    77e8:	fa20 f004 	lsr.w	r0, r0, r4
    77ec:	fa01 f205 	lsl.w	r2, r1, r5
    77f0:	ea40 0002 	orr.w	r0, r0, r2
    77f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    77f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    77fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7800:	fa21 f604 	lsr.w	r6, r1, r4
    7804:	eb42 0106 	adc.w	r1, r2, r6
    7808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    780c:	bf08      	it	eq
    780e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7812:	bd70      	pop	{r4, r5, r6, pc}
    7814:	f1c4 040c 	rsb	r4, r4, #12
    7818:	f1c4 0520 	rsb	r5, r4, #32
    781c:	fa00 f304 	lsl.w	r3, r0, r4
    7820:	fa20 f005 	lsr.w	r0, r0, r5
    7824:	fa01 f204 	lsl.w	r2, r1, r4
    7828:	ea40 0002 	orr.w	r0, r0, r2
    782c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7830:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7834:	f141 0100 	adc.w	r1, r1, #0
    7838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    783c:	bf08      	it	eq
    783e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7842:	bd70      	pop	{r4, r5, r6, pc}
    7844:	f1c4 0520 	rsb	r5, r4, #32
    7848:	fa00 f205 	lsl.w	r2, r0, r5
    784c:	ea4e 0e02 	orr.w	lr, lr, r2
    7850:	fa20 f304 	lsr.w	r3, r0, r4
    7854:	fa01 f205 	lsl.w	r2, r1, r5
    7858:	ea43 0302 	orr.w	r3, r3, r2
    785c:	fa21 f004 	lsr.w	r0, r1, r4
    7860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7864:	fa21 f204 	lsr.w	r2, r1, r4
    7868:	ea20 0002 	bic.w	r0, r0, r2
    786c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    7870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7874:	bf08      	it	eq
    7876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    787a:	bd70      	pop	{r4, r5, r6, pc}
    787c:	f094 0f00 	teq	r4, #0
    7880:	d10f      	bne.n	78a2 <__aeabi_dmul+0x1c2>
    7882:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    7886:	0040      	lsls	r0, r0, #1
    7888:	eb41 0101 	adc.w	r1, r1, r1
    788c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7890:	bf08      	it	eq
    7892:	3c01      	subeq	r4, #1
    7894:	d0f7      	beq.n	7886 <__aeabi_dmul+0x1a6>
    7896:	ea41 0106 	orr.w	r1, r1, r6
    789a:	f095 0f00 	teq	r5, #0
    789e:	bf18      	it	ne
    78a0:	4770      	bxne	lr
    78a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    78a6:	0052      	lsls	r2, r2, #1
    78a8:	eb43 0303 	adc.w	r3, r3, r3
    78ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    78b0:	bf08      	it	eq
    78b2:	3d01      	subeq	r5, #1
    78b4:	d0f7      	beq.n	78a6 <__aeabi_dmul+0x1c6>
    78b6:	ea43 0306 	orr.w	r3, r3, r6
    78ba:	4770      	bx	lr
    78bc:	ea94 0f0c 	teq	r4, ip
    78c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    78c4:	bf18      	it	ne
    78c6:	ea95 0f0c 	teqne	r5, ip
    78ca:	d00c      	beq.n	78e6 <__aeabi_dmul+0x206>
    78cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    78d0:	bf18      	it	ne
    78d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    78d6:	d1d1      	bne.n	787c <__aeabi_dmul+0x19c>
    78d8:	ea81 0103 	eor.w	r1, r1, r3
    78dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    78e0:	f04f 0000 	mov.w	r0, #0
    78e4:	bd70      	pop	{r4, r5, r6, pc}
    78e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    78ea:	bf06      	itte	eq
    78ec:	4610      	moveq	r0, r2
    78ee:	4619      	moveq	r1, r3
    78f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    78f4:	d019      	beq.n	792a <__aeabi_dmul+0x24a>
    78f6:	ea94 0f0c 	teq	r4, ip
    78fa:	d102      	bne.n	7902 <__aeabi_dmul+0x222>
    78fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7900:	d113      	bne.n	792a <__aeabi_dmul+0x24a>
    7902:	ea95 0f0c 	teq	r5, ip
    7906:	d105      	bne.n	7914 <__aeabi_dmul+0x234>
    7908:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    790c:	bf1c      	itt	ne
    790e:	4610      	movne	r0, r2
    7910:	4619      	movne	r1, r3
    7912:	d10a      	bne.n	792a <__aeabi_dmul+0x24a>
    7914:	ea81 0103 	eor.w	r1, r1, r3
    7918:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    791c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7920:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7924:	f04f 0000 	mov.w	r0, #0
    7928:	bd70      	pop	{r4, r5, r6, pc}
    792a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    792e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    7932:	bd70      	pop	{r4, r5, r6, pc}

00007934 <__aeabi_ddiv>:
    7934:	b570      	push	{r4, r5, r6, lr}
    7936:	f04f 0cff 	mov.w	ip, #255	; 0xff
    793a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    793e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7942:	bf1d      	ittte	ne
    7944:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7948:	ea94 0f0c 	teqne	r4, ip
    794c:	ea95 0f0c 	teqne	r5, ip
    7950:	f000 f8a7 	bleq	7aa2 <__aeabi_ddiv+0x16e>
    7954:	eba4 0405 	sub.w	r4, r4, r5
    7958:	ea81 0e03 	eor.w	lr, r1, r3
    795c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7960:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7964:	f000 8088 	beq.w	7a78 <__aeabi_ddiv+0x144>
    7968:	ea4f 3303 	mov.w	r3, r3, lsl #12
    796c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    7970:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    7974:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    7978:	ea4f 2202 	mov.w	r2, r2, lsl #8
    797c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    7980:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    7984:	ea4f 2600 	mov.w	r6, r0, lsl #8
    7988:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    798c:	429d      	cmp	r5, r3
    798e:	bf08      	it	eq
    7990:	4296      	cmpeq	r6, r2
    7992:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    7996:	f504 7440 	add.w	r4, r4, #768	; 0x300
    799a:	d202      	bcs.n	79a2 <__aeabi_ddiv+0x6e>
    799c:	085b      	lsrs	r3, r3, #1
    799e:	ea4f 0232 	mov.w	r2, r2, rrx
    79a2:	1ab6      	subs	r6, r6, r2
    79a4:	eb65 0503 	sbc.w	r5, r5, r3
    79a8:	085b      	lsrs	r3, r3, #1
    79aa:	ea4f 0232 	mov.w	r2, r2, rrx
    79ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    79b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    79b6:	ebb6 0e02 	subs.w	lr, r6, r2
    79ba:	eb75 0e03 	sbcs.w	lr, r5, r3
    79be:	bf22      	ittt	cs
    79c0:	1ab6      	subcs	r6, r6, r2
    79c2:	4675      	movcs	r5, lr
    79c4:	ea40 000c 	orrcs.w	r0, r0, ip
    79c8:	085b      	lsrs	r3, r3, #1
    79ca:	ea4f 0232 	mov.w	r2, r2, rrx
    79ce:	ebb6 0e02 	subs.w	lr, r6, r2
    79d2:	eb75 0e03 	sbcs.w	lr, r5, r3
    79d6:	bf22      	ittt	cs
    79d8:	1ab6      	subcs	r6, r6, r2
    79da:	4675      	movcs	r5, lr
    79dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    79e0:	085b      	lsrs	r3, r3, #1
    79e2:	ea4f 0232 	mov.w	r2, r2, rrx
    79e6:	ebb6 0e02 	subs.w	lr, r6, r2
    79ea:	eb75 0e03 	sbcs.w	lr, r5, r3
    79ee:	bf22      	ittt	cs
    79f0:	1ab6      	subcs	r6, r6, r2
    79f2:	4675      	movcs	r5, lr
    79f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    79f8:	085b      	lsrs	r3, r3, #1
    79fa:	ea4f 0232 	mov.w	r2, r2, rrx
    79fe:	ebb6 0e02 	subs.w	lr, r6, r2
    7a02:	eb75 0e03 	sbcs.w	lr, r5, r3
    7a06:	bf22      	ittt	cs
    7a08:	1ab6      	subcs	r6, r6, r2
    7a0a:	4675      	movcs	r5, lr
    7a0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    7a10:	ea55 0e06 	orrs.w	lr, r5, r6
    7a14:	d018      	beq.n	7a48 <__aeabi_ddiv+0x114>
    7a16:	ea4f 1505 	mov.w	r5, r5, lsl #4
    7a1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    7a1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    7a22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7a26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    7a2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7a2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    7a32:	d1c0      	bne.n	79b6 <__aeabi_ddiv+0x82>
    7a34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7a38:	d10b      	bne.n	7a52 <__aeabi_ddiv+0x11e>
    7a3a:	ea41 0100 	orr.w	r1, r1, r0
    7a3e:	f04f 0000 	mov.w	r0, #0
    7a42:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    7a46:	e7b6      	b.n	79b6 <__aeabi_ddiv+0x82>
    7a48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7a4c:	bf04      	itt	eq
    7a4e:	4301      	orreq	r1, r0
    7a50:	2000      	moveq	r0, #0
    7a52:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7a56:	bf88      	it	hi
    7a58:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7a5c:	f63f aeaf 	bhi.w	77be <__aeabi_dmul+0xde>
    7a60:	ebb5 0c03 	subs.w	ip, r5, r3
    7a64:	bf04      	itt	eq
    7a66:	ebb6 0c02 	subseq.w	ip, r6, r2
    7a6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7a6e:	f150 0000 	adcs.w	r0, r0, #0
    7a72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7a76:	bd70      	pop	{r4, r5, r6, pc}
    7a78:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    7a7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    7a80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    7a84:	bfc2      	ittt	gt
    7a86:	ebd4 050c 	rsbsgt	r5, r4, ip
    7a8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    7a8e:	bd70      	popgt	{r4, r5, r6, pc}
    7a90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7a94:	f04f 0e00 	mov.w	lr, #0
    7a98:	3c01      	subs	r4, #1
    7a9a:	e690      	b.n	77be <__aeabi_dmul+0xde>
    7a9c:	ea45 0e06 	orr.w	lr, r5, r6
    7aa0:	e68d      	b.n	77be <__aeabi_dmul+0xde>
    7aa2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    7aa6:	ea94 0f0c 	teq	r4, ip
    7aaa:	bf08      	it	eq
    7aac:	ea95 0f0c 	teqeq	r5, ip
    7ab0:	f43f af3b 	beq.w	792a <__aeabi_dmul+0x24a>
    7ab4:	ea94 0f0c 	teq	r4, ip
    7ab8:	d10a      	bne.n	7ad0 <__aeabi_ddiv+0x19c>
    7aba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7abe:	f47f af34 	bne.w	792a <__aeabi_dmul+0x24a>
    7ac2:	ea95 0f0c 	teq	r5, ip
    7ac6:	f47f af25 	bne.w	7914 <__aeabi_dmul+0x234>
    7aca:	4610      	mov	r0, r2
    7acc:	4619      	mov	r1, r3
    7ace:	e72c      	b.n	792a <__aeabi_dmul+0x24a>
    7ad0:	ea95 0f0c 	teq	r5, ip
    7ad4:	d106      	bne.n	7ae4 <__aeabi_ddiv+0x1b0>
    7ad6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7ada:	f43f aefd 	beq.w	78d8 <__aeabi_dmul+0x1f8>
    7ade:	4610      	mov	r0, r2
    7ae0:	4619      	mov	r1, r3
    7ae2:	e722      	b.n	792a <__aeabi_dmul+0x24a>
    7ae4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7ae8:	bf18      	it	ne
    7aea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7aee:	f47f aec5 	bne.w	787c <__aeabi_dmul+0x19c>
    7af2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    7af6:	f47f af0d 	bne.w	7914 <__aeabi_dmul+0x234>
    7afa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    7afe:	f47f aeeb 	bne.w	78d8 <__aeabi_dmul+0x1f8>
    7b02:	e712      	b.n	792a <__aeabi_dmul+0x24a>

00007b04 <__aeabi_d2iz>:
    7b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
    7b08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    7b0c:	d215      	bcs.n	7b3a <__aeabi_d2iz+0x36>
    7b0e:	d511      	bpl.n	7b34 <__aeabi_d2iz+0x30>
    7b10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    7b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    7b18:	d912      	bls.n	7b40 <__aeabi_d2iz+0x3c>
    7b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    7b1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    7b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    7b26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7b2a:	fa23 f002 	lsr.w	r0, r3, r2
    7b2e:	bf18      	it	ne
    7b30:	4240      	negne	r0, r0
    7b32:	4770      	bx	lr
    7b34:	f04f 0000 	mov.w	r0, #0
    7b38:	4770      	bx	lr
    7b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    7b3e:	d105      	bne.n	7b4c <__aeabi_d2iz+0x48>
    7b40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    7b44:	bf08      	it	eq
    7b46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    7b4a:	4770      	bx	lr
    7b4c:	f04f 0000 	mov.w	r0, #0
    7b50:	4770      	bx	lr
    7b52:	bf00      	nop

00007b54 <bzero>:
    7b54:	460b      	mov	r3, r1
    7b56:	b129      	cbz	r1, 7b64 <bzero+0x10>
    7b58:	2200      	movs	r2, #0
    7b5a:	4611      	mov	r1, r2
    7b5c:	5481      	strb	r1, [r0, r2]
    7b5e:	3201      	adds	r2, #1
    7b60:	429a      	cmp	r2, r3
    7b62:	d1fb      	bne.n	7b5c <bzero+0x8>
    7b64:	4770      	bx	lr
    7b66:	bf00      	nop

00007b68 <__errno>:
    7b68:	f240 036c 	movw	r3, #108	; 0x6c
    7b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b70:	6818      	ldr	r0, [r3, #0]
    7b72:	4770      	bx	lr

00007b74 <__libc_init_array>:
    7b74:	b570      	push	{r4, r5, r6, lr}
    7b76:	f642 36fc 	movw	r6, #11260	; 0x2bfc
    7b7a:	f642 35fc 	movw	r5, #11260	; 0x2bfc
    7b7e:	f2c0 0601 	movt	r6, #1
    7b82:	f2c0 0501 	movt	r5, #1
    7b86:	1b76      	subs	r6, r6, r5
    7b88:	10b6      	asrs	r6, r6, #2
    7b8a:	d006      	beq.n	7b9a <__libc_init_array+0x26>
    7b8c:	2400      	movs	r4, #0
    7b8e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7b92:	3401      	adds	r4, #1
    7b94:	4798      	blx	r3
    7b96:	42a6      	cmp	r6, r4
    7b98:	d8f9      	bhi.n	7b8e <__libc_init_array+0x1a>
    7b9a:	f642 35fc 	movw	r5, #11260	; 0x2bfc
    7b9e:	f642 4600 	movw	r6, #11264	; 0x2c00
    7ba2:	f2c0 0501 	movt	r5, #1
    7ba6:	f2c0 0601 	movt	r6, #1
    7baa:	1b76      	subs	r6, r6, r5
    7bac:	f00b f81a 	bl	12be4 <_init>
    7bb0:	10b6      	asrs	r6, r6, #2
    7bb2:	d006      	beq.n	7bc2 <__libc_init_array+0x4e>
    7bb4:	2400      	movs	r4, #0
    7bb6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    7bba:	3401      	adds	r4, #1
    7bbc:	4798      	blx	r3
    7bbe:	42a6      	cmp	r6, r4
    7bc0:	d8f9      	bhi.n	7bb6 <__libc_init_array+0x42>
    7bc2:	bd70      	pop	{r4, r5, r6, pc}

00007bc4 <printf>:
    7bc4:	b40f      	push	{r0, r1, r2, r3}
    7bc6:	f240 036c 	movw	r3, #108	; 0x6c
    7bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7bce:	b510      	push	{r4, lr}
    7bd0:	681c      	ldr	r4, [r3, #0]
    7bd2:	b082      	sub	sp, #8
    7bd4:	b124      	cbz	r4, 7be0 <printf+0x1c>
    7bd6:	69a3      	ldr	r3, [r4, #24]
    7bd8:	b913      	cbnz	r3, 7be0 <printf+0x1c>
    7bda:	4620      	mov	r0, r4
    7bdc:	f005 fbec 	bl	d3b8 <__sinit>
    7be0:	4620      	mov	r0, r4
    7be2:	ac05      	add	r4, sp, #20
    7be4:	9a04      	ldr	r2, [sp, #16]
    7be6:	4623      	mov	r3, r4
    7be8:	6881      	ldr	r1, [r0, #8]
    7bea:	9401      	str	r4, [sp, #4]
    7bec:	f002 fd82 	bl	a6f4 <_vfprintf_r>
    7bf0:	b002      	add	sp, #8
    7bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7bf6:	b004      	add	sp, #16
    7bf8:	4770      	bx	lr
    7bfa:	bf00      	nop

00007bfc <_printf_r>:
    7bfc:	b40e      	push	{r1, r2, r3}
    7bfe:	b510      	push	{r4, lr}
    7c00:	4604      	mov	r4, r0
    7c02:	b083      	sub	sp, #12
    7c04:	b118      	cbz	r0, 7c0e <_printf_r+0x12>
    7c06:	6983      	ldr	r3, [r0, #24]
    7c08:	b90b      	cbnz	r3, 7c0e <_printf_r+0x12>
    7c0a:	f005 fbd5 	bl	d3b8 <__sinit>
    7c0e:	4620      	mov	r0, r4
    7c10:	ac06      	add	r4, sp, #24
    7c12:	9a05      	ldr	r2, [sp, #20]
    7c14:	4623      	mov	r3, r4
    7c16:	6881      	ldr	r1, [r0, #8]
    7c18:	9401      	str	r4, [sp, #4]
    7c1a:	f002 fd6b 	bl	a6f4 <_vfprintf_r>
    7c1e:	b003      	add	sp, #12
    7c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7c24:	b003      	add	sp, #12
    7c26:	4770      	bx	lr

00007c28 <sprintf>:
    7c28:	b40e      	push	{r1, r2, r3}
    7c2a:	f240 036c 	movw	r3, #108	; 0x6c
    7c2e:	b530      	push	{r4, r5, lr}
    7c30:	b09c      	sub	sp, #112	; 0x70
    7c32:	ac1f      	add	r4, sp, #124	; 0x7c
    7c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c38:	4605      	mov	r5, r0
    7c3a:	a901      	add	r1, sp, #4
    7c3c:	f854 2b04 	ldr.w	r2, [r4], #4
    7c40:	f04f 3cff 	mov.w	ip, #4294967295
    7c44:	6818      	ldr	r0, [r3, #0]
    7c46:	f44f 7302 	mov.w	r3, #520	; 0x208
    7c4a:	f8ad 3010 	strh.w	r3, [sp, #16]
    7c4e:	4623      	mov	r3, r4
    7c50:	9505      	str	r5, [sp, #20]
    7c52:	9501      	str	r5, [sp, #4]
    7c54:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    7c58:	f8ad c012 	strh.w	ip, [sp, #18]
    7c5c:	9506      	str	r5, [sp, #24]
    7c5e:	9503      	str	r5, [sp, #12]
    7c60:	941b      	str	r4, [sp, #108]	; 0x6c
    7c62:	f000 f999 	bl	7f98 <_svfprintf_r>
    7c66:	9b01      	ldr	r3, [sp, #4]
    7c68:	2200      	movs	r2, #0
    7c6a:	701a      	strb	r2, [r3, #0]
    7c6c:	b01c      	add	sp, #112	; 0x70
    7c6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    7c72:	b003      	add	sp, #12
    7c74:	4770      	bx	lr
    7c76:	bf00      	nop

00007c78 <_sprintf_r>:
    7c78:	b40c      	push	{r2, r3}
    7c7a:	460b      	mov	r3, r1
    7c7c:	b510      	push	{r4, lr}
    7c7e:	b09c      	sub	sp, #112	; 0x70
    7c80:	ac1e      	add	r4, sp, #120	; 0x78
    7c82:	a901      	add	r1, sp, #4
    7c84:	9305      	str	r3, [sp, #20]
    7c86:	f44f 7c02 	mov.w	ip, #520	; 0x208
    7c8a:	f854 2b04 	ldr.w	r2, [r4], #4
    7c8e:	9301      	str	r3, [sp, #4]
    7c90:	f04f 33ff 	mov.w	r3, #4294967295
    7c94:	f8ad 3012 	strh.w	r3, [sp, #18]
    7c98:	4623      	mov	r3, r4
    7c9a:	941b      	str	r4, [sp, #108]	; 0x6c
    7c9c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    7ca0:	f8ad c010 	strh.w	ip, [sp, #16]
    7ca4:	9406      	str	r4, [sp, #24]
    7ca6:	9403      	str	r4, [sp, #12]
    7ca8:	f000 f976 	bl	7f98 <_svfprintf_r>
    7cac:	9b01      	ldr	r3, [sp, #4]
    7cae:	2200      	movs	r2, #0
    7cb0:	701a      	strb	r2, [r3, #0]
    7cb2:	b01c      	add	sp, #112	; 0x70
    7cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7cb8:	b002      	add	sp, #8
    7cba:	4770      	bx	lr

00007cbc <eofread>:
    7cbc:	2000      	movs	r0, #0
    7cbe:	4770      	bx	lr

00007cc0 <_sscanf_r>:
    7cc0:	b40c      	push	{r2, r3}
    7cc2:	f44f 7301 	mov.w	r3, #516	; 0x204
    7cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
    7cc8:	b09d      	sub	sp, #116	; 0x74
    7cca:	ac22      	add	r4, sp, #136	; 0x88
    7ccc:	4605      	mov	r5, r0
    7cce:	4608      	mov	r0, r1
    7cd0:	f8ad 3010 	strh.w	r3, [sp, #16]
    7cd4:	f854 7b04 	ldr.w	r7, [r4], #4
    7cd8:	9101      	str	r1, [sp, #4]
    7cda:	9105      	str	r1, [sp, #20]
    7cdc:	f000 f84a 	bl	7d74 <strlen>
    7ce0:	463a      	mov	r2, r7
    7ce2:	4623      	mov	r3, r4
    7ce4:	a901      	add	r1, sp, #4
    7ce6:	f04f 3cff 	mov.w	ip, #4294967295
    7cea:	941b      	str	r4, [sp, #108]	; 0x6c
    7cec:	f8ad c012 	strh.w	ip, [sp, #18]
    7cf0:	4606      	mov	r6, r0
    7cf2:	4628      	mov	r0, r5
    7cf4:	f647 45bd 	movw	r5, #31933	; 0x7cbd
    7cf8:	9606      	str	r6, [sp, #24]
    7cfa:	f2c0 0500 	movt	r5, #0
    7cfe:	9602      	str	r6, [sp, #8]
    7d00:	950a      	str	r5, [sp, #40]	; 0x28
    7d02:	2500      	movs	r5, #0
    7d04:	9513      	str	r5, [sp, #76]	; 0x4c
    7d06:	950e      	str	r5, [sp, #56]	; 0x38
    7d08:	f001 fbf2 	bl	94f0 <__ssvfscanf_r>
    7d0c:	b01d      	add	sp, #116	; 0x74
    7d0e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    7d12:	b002      	add	sp, #8
    7d14:	4770      	bx	lr
    7d16:	bf00      	nop

00007d18 <sscanf>:
    7d18:	b40e      	push	{r1, r2, r3}
    7d1a:	f44f 7301 	mov.w	r3, #516	; 0x204
    7d1e:	b570      	push	{r4, r5, r6, lr}
    7d20:	b09d      	sub	sp, #116	; 0x74
    7d22:	ac21      	add	r4, sp, #132	; 0x84
    7d24:	f8ad 3010 	strh.w	r3, [sp, #16]
    7d28:	f854 5b04 	ldr.w	r5, [r4], #4
    7d2c:	9005      	str	r0, [sp, #20]
    7d2e:	9001      	str	r0, [sp, #4]
    7d30:	f000 f820 	bl	7d74 <strlen>
    7d34:	f240 016c 	movw	r1, #108	; 0x6c
    7d38:	462a      	mov	r2, r5
    7d3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7d3e:	4623      	mov	r3, r4
    7d40:	f647 45bd 	movw	r5, #31933	; 0x7cbd
    7d44:	f04f 3cff 	mov.w	ip, #4294967295
    7d48:	f2c0 0500 	movt	r5, #0
    7d4c:	f8ad c012 	strh.w	ip, [sp, #18]
    7d50:	950a      	str	r5, [sp, #40]	; 0x28
    7d52:	2500      	movs	r5, #0
    7d54:	941b      	str	r4, [sp, #108]	; 0x6c
    7d56:	9513      	str	r5, [sp, #76]	; 0x4c
    7d58:	950e      	str	r5, [sp, #56]	; 0x38
    7d5a:	4606      	mov	r6, r0
    7d5c:	6808      	ldr	r0, [r1, #0]
    7d5e:	a901      	add	r1, sp, #4
    7d60:	9606      	str	r6, [sp, #24]
    7d62:	9602      	str	r6, [sp, #8]
    7d64:	f001 fbc4 	bl	94f0 <__ssvfscanf_r>
    7d68:	b01d      	add	sp, #116	; 0x74
    7d6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7d6e:	b003      	add	sp, #12
    7d70:	4770      	bx	lr
    7d72:	bf00      	nop

00007d74 <strlen>:
    7d74:	f020 0103 	bic.w	r1, r0, #3
    7d78:	f010 0003 	ands.w	r0, r0, #3
    7d7c:	f1c0 0000 	rsb	r0, r0, #0
    7d80:	f851 3b04 	ldr.w	r3, [r1], #4
    7d84:	f100 0c04 	add.w	ip, r0, #4
    7d88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    7d8c:	f06f 0200 	mvn.w	r2, #0
    7d90:	bf1c      	itt	ne
    7d92:	fa22 f20c 	lsrne.w	r2, r2, ip
    7d96:	4313      	orrne	r3, r2
    7d98:	f04f 0c01 	mov.w	ip, #1
    7d9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    7da0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    7da4:	eba3 020c 	sub.w	r2, r3, ip
    7da8:	ea22 0203 	bic.w	r2, r2, r3
    7dac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    7db0:	bf04      	itt	eq
    7db2:	f851 3b04 	ldreq.w	r3, [r1], #4
    7db6:	3004      	addeq	r0, #4
    7db8:	d0f4      	beq.n	7da4 <strlen+0x30>
    7dba:	f013 0fff 	tst.w	r3, #255	; 0xff
    7dbe:	bf1f      	itttt	ne
    7dc0:	3001      	addne	r0, #1
    7dc2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    7dc6:	3001      	addne	r0, #1
    7dc8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    7dcc:	bf18      	it	ne
    7dce:	3001      	addne	r0, #1
    7dd0:	4770      	bx	lr
    7dd2:	bf00      	nop

00007dd4 <strncmp>:
    7dd4:	b430      	push	{r4, r5}
    7dd6:	4613      	mov	r3, r2
    7dd8:	2a00      	cmp	r2, #0
    7dda:	d043      	beq.n	7e64 <strncmp+0x90>
    7ddc:	ea41 0200 	orr.w	r2, r1, r0
    7de0:	f012 0f03 	tst.w	r2, #3
    7de4:	d125      	bne.n	7e32 <strncmp+0x5e>
    7de6:	2b03      	cmp	r3, #3
    7de8:	4604      	mov	r4, r0
    7dea:	460d      	mov	r5, r1
    7dec:	d93d      	bls.n	7e6a <strncmp+0x96>
    7dee:	6802      	ldr	r2, [r0, #0]
    7df0:	6809      	ldr	r1, [r1, #0]
    7df2:	428a      	cmp	r2, r1
    7df4:	d139      	bne.n	7e6a <strncmp+0x96>
    7df6:	3b04      	subs	r3, #4
    7df8:	d034      	beq.n	7e64 <strncmp+0x90>
    7dfa:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    7dfe:	ea21 0202 	bic.w	r2, r1, r2
    7e02:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    7e06:	d00d      	beq.n	7e24 <strncmp+0x50>
    7e08:	e02c      	b.n	7e64 <strncmp+0x90>
    7e0a:	6822      	ldr	r2, [r4, #0]
    7e0c:	6829      	ldr	r1, [r5, #0]
    7e0e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    7e12:	428a      	cmp	r2, r1
    7e14:	ea20 0002 	bic.w	r0, r0, r2
    7e18:	d127      	bne.n	7e6a <strncmp+0x96>
    7e1a:	3b04      	subs	r3, #4
    7e1c:	d022      	beq.n	7e64 <strncmp+0x90>
    7e1e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    7e22:	d11f      	bne.n	7e64 <strncmp+0x90>
    7e24:	3404      	adds	r4, #4
    7e26:	3504      	adds	r5, #4
    7e28:	2b03      	cmp	r3, #3
    7e2a:	d8ee      	bhi.n	7e0a <strncmp+0x36>
    7e2c:	4620      	mov	r0, r4
    7e2e:	4629      	mov	r1, r5
    7e30:	b1f3      	cbz	r3, 7e70 <strncmp+0x9c>
    7e32:	7804      	ldrb	r4, [r0, #0]
    7e34:	3b01      	subs	r3, #1
    7e36:	f891 c000 	ldrb.w	ip, [r1]
    7e3a:	4564      	cmp	r4, ip
    7e3c:	d10f      	bne.n	7e5e <strncmp+0x8a>
    7e3e:	b18b      	cbz	r3, 7e64 <strncmp+0x90>
    7e40:	b184      	cbz	r4, 7e64 <strncmp+0x90>
    7e42:	3b01      	subs	r3, #1
    7e44:	2200      	movs	r2, #0
    7e46:	e002      	b.n	7e4e <strncmp+0x7a>
    7e48:	b163      	cbz	r3, 7e64 <strncmp+0x90>
    7e4a:	b15c      	cbz	r4, 7e64 <strncmp+0x90>
    7e4c:	3b01      	subs	r3, #1
    7e4e:	1884      	adds	r4, r0, r2
    7e50:	188d      	adds	r5, r1, r2
    7e52:	3201      	adds	r2, #1
    7e54:	7864      	ldrb	r4, [r4, #1]
    7e56:	f895 c001 	ldrb.w	ip, [r5, #1]
    7e5a:	4564      	cmp	r4, ip
    7e5c:	d0f4      	beq.n	7e48 <strncmp+0x74>
    7e5e:	ebcc 0004 	rsb	r0, ip, r4
    7e62:	e000      	b.n	7e66 <strncmp+0x92>
    7e64:	2000      	movs	r0, #0
    7e66:	bc30      	pop	{r4, r5}
    7e68:	4770      	bx	lr
    7e6a:	4620      	mov	r0, r4
    7e6c:	4629      	mov	r1, r5
    7e6e:	e7e0      	b.n	7e32 <strncmp+0x5e>
    7e70:	7824      	ldrb	r4, [r4, #0]
    7e72:	f895 c000 	ldrb.w	ip, [r5]
    7e76:	ebcc 0004 	rsb	r0, ip, r4
    7e7a:	e7f4      	b.n	7e66 <strncmp+0x92>

00007e7c <__sprint_r>:
    7e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7e80:	b085      	sub	sp, #20
    7e82:	4692      	mov	sl, r2
    7e84:	460c      	mov	r4, r1
    7e86:	9003      	str	r0, [sp, #12]
    7e88:	6890      	ldr	r0, [r2, #8]
    7e8a:	6817      	ldr	r7, [r2, #0]
    7e8c:	2800      	cmp	r0, #0
    7e8e:	f000 8081 	beq.w	7f94 <__sprint_r+0x118>
    7e92:	f04f 0900 	mov.w	r9, #0
    7e96:	680b      	ldr	r3, [r1, #0]
    7e98:	464d      	mov	r5, r9
    7e9a:	2d00      	cmp	r5, #0
    7e9c:	d054      	beq.n	7f48 <__sprint_r+0xcc>
    7e9e:	68a6      	ldr	r6, [r4, #8]
    7ea0:	42b5      	cmp	r5, r6
    7ea2:	46b0      	mov	r8, r6
    7ea4:	bf3e      	ittt	cc
    7ea6:	4618      	movcc	r0, r3
    7ea8:	462e      	movcc	r6, r5
    7eaa:	46a8      	movcc	r8, r5
    7eac:	d33c      	bcc.n	7f28 <__sprint_r+0xac>
    7eae:	89a0      	ldrh	r0, [r4, #12]
    7eb0:	f410 6f90 	tst.w	r0, #1152	; 0x480
    7eb4:	bf08      	it	eq
    7eb6:	4618      	moveq	r0, r3
    7eb8:	d036      	beq.n	7f28 <__sprint_r+0xac>
    7eba:	6962      	ldr	r2, [r4, #20]
    7ebc:	6921      	ldr	r1, [r4, #16]
    7ebe:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    7ec2:	1a5b      	subs	r3, r3, r1
    7ec4:	f103 0c01 	add.w	ip, r3, #1
    7ec8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    7ecc:	44ac      	add	ip, r5
    7ece:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    7ed2:	45e3      	cmp	fp, ip
    7ed4:	465a      	mov	r2, fp
    7ed6:	bf3c      	itt	cc
    7ed8:	46e3      	movcc	fp, ip
    7eda:	465a      	movcc	r2, fp
    7edc:	f410 6f80 	tst.w	r0, #1024	; 0x400
    7ee0:	d037      	beq.n	7f52 <__sprint_r+0xd6>
    7ee2:	4611      	mov	r1, r2
    7ee4:	9803      	ldr	r0, [sp, #12]
    7ee6:	9301      	str	r3, [sp, #4]
    7ee8:	f005 fe7a 	bl	dbe0 <_malloc_r>
    7eec:	9b01      	ldr	r3, [sp, #4]
    7eee:	2800      	cmp	r0, #0
    7ef0:	d03b      	beq.n	7f6a <__sprint_r+0xee>
    7ef2:	461a      	mov	r2, r3
    7ef4:	6921      	ldr	r1, [r4, #16]
    7ef6:	9301      	str	r3, [sp, #4]
    7ef8:	9002      	str	r0, [sp, #8]
    7efa:	f006 f9c7 	bl	e28c <memcpy>
    7efe:	89a2      	ldrh	r2, [r4, #12]
    7f00:	9b01      	ldr	r3, [sp, #4]
    7f02:	f8dd c008 	ldr.w	ip, [sp, #8]
    7f06:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7f0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7f0e:	81a2      	strh	r2, [r4, #12]
    7f10:	462e      	mov	r6, r5
    7f12:	46a8      	mov	r8, r5
    7f14:	ebc3 020b 	rsb	r2, r3, fp
    7f18:	eb0c 0003 	add.w	r0, ip, r3
    7f1c:	60a2      	str	r2, [r4, #8]
    7f1e:	f8c4 c010 	str.w	ip, [r4, #16]
    7f22:	6020      	str	r0, [r4, #0]
    7f24:	f8c4 b014 	str.w	fp, [r4, #20]
    7f28:	4642      	mov	r2, r8
    7f2a:	4649      	mov	r1, r9
    7f2c:	f006 fa76 	bl	e41c <memmove>
    7f30:	68a2      	ldr	r2, [r4, #8]
    7f32:	6823      	ldr	r3, [r4, #0]
    7f34:	1b96      	subs	r6, r2, r6
    7f36:	60a6      	str	r6, [r4, #8]
    7f38:	f8da 2008 	ldr.w	r2, [sl, #8]
    7f3c:	4443      	add	r3, r8
    7f3e:	6023      	str	r3, [r4, #0]
    7f40:	1b55      	subs	r5, r2, r5
    7f42:	f8ca 5008 	str.w	r5, [sl, #8]
    7f46:	b1fd      	cbz	r5, 7f88 <__sprint_r+0x10c>
    7f48:	f8d7 9000 	ldr.w	r9, [r7]
    7f4c:	687d      	ldr	r5, [r7, #4]
    7f4e:	3708      	adds	r7, #8
    7f50:	e7a3      	b.n	7e9a <__sprint_r+0x1e>
    7f52:	9803      	ldr	r0, [sp, #12]
    7f54:	9301      	str	r3, [sp, #4]
    7f56:	f006 ffd7 	bl	ef08 <_realloc_r>
    7f5a:	9b01      	ldr	r3, [sp, #4]
    7f5c:	4684      	mov	ip, r0
    7f5e:	2800      	cmp	r0, #0
    7f60:	d1d6      	bne.n	7f10 <__sprint_r+0x94>
    7f62:	9803      	ldr	r0, [sp, #12]
    7f64:	6921      	ldr	r1, [r4, #16]
    7f66:	f005 faab 	bl	d4c0 <_free_r>
    7f6a:	9a03      	ldr	r2, [sp, #12]
    7f6c:	230c      	movs	r3, #12
    7f6e:	f04f 30ff 	mov.w	r0, #4294967295
    7f72:	6013      	str	r3, [r2, #0]
    7f74:	2300      	movs	r3, #0
    7f76:	89a2      	ldrh	r2, [r4, #12]
    7f78:	f8ca 3004 	str.w	r3, [sl, #4]
    7f7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    7f80:	f8ca 3008 	str.w	r3, [sl, #8]
    7f84:	81a2      	strh	r2, [r4, #12]
    7f86:	e002      	b.n	7f8e <__sprint_r+0x112>
    7f88:	4628      	mov	r0, r5
    7f8a:	f8ca 5004 	str.w	r5, [sl, #4]
    7f8e:	b005      	add	sp, #20
    7f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7f94:	6050      	str	r0, [r2, #4]
    7f96:	e7fa      	b.n	7f8e <__sprint_r+0x112>

00007f98 <_svfprintf_r>:
    7f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7f9c:	b0c5      	sub	sp, #276	; 0x114
    7f9e:	460e      	mov	r6, r1
    7fa0:	469a      	mov	sl, r3
    7fa2:	4615      	mov	r5, r2
    7fa4:	9009      	str	r0, [sp, #36]	; 0x24
    7fa6:	f005 fd69 	bl	da7c <_localeconv_r>
    7faa:	89b3      	ldrh	r3, [r6, #12]
    7fac:	f013 0f80 	tst.w	r3, #128	; 0x80
    7fb0:	6800      	ldr	r0, [r0, #0]
    7fb2:	901b      	str	r0, [sp, #108]	; 0x6c
    7fb4:	d003      	beq.n	7fbe <_svfprintf_r+0x26>
    7fb6:	6933      	ldr	r3, [r6, #16]
    7fb8:	2b00      	cmp	r3, #0
    7fba:	f001 808c 	beq.w	90d6 <_svfprintf_r+0x113e>
    7fbe:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    7fc2:	46b3      	mov	fp, r6
    7fc4:	464c      	mov	r4, r9
    7fc6:	2200      	movs	r2, #0
    7fc8:	9210      	str	r2, [sp, #64]	; 0x40
    7fca:	2300      	movs	r3, #0
    7fcc:	9218      	str	r2, [sp, #96]	; 0x60
    7fce:	9217      	str	r2, [sp, #92]	; 0x5c
    7fd0:	921a      	str	r2, [sp, #104]	; 0x68
    7fd2:	920d      	str	r2, [sp, #52]	; 0x34
    7fd4:	aa2d      	add	r2, sp, #180	; 0xb4
    7fd6:	9319      	str	r3, [sp, #100]	; 0x64
    7fd8:	3228      	adds	r2, #40	; 0x28
    7fda:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    7fde:	9216      	str	r2, [sp, #88]	; 0x58
    7fe0:	9307      	str	r3, [sp, #28]
    7fe2:	2300      	movs	r3, #0
    7fe4:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    7fe8:	9338      	str	r3, [sp, #224]	; 0xe0
    7fea:	9339      	str	r3, [sp, #228]	; 0xe4
    7fec:	782b      	ldrb	r3, [r5, #0]
    7fee:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    7ff2:	bf18      	it	ne
    7ff4:	2201      	movne	r2, #1
    7ff6:	2b00      	cmp	r3, #0
    7ff8:	bf0c      	ite	eq
    7ffa:	2200      	moveq	r2, #0
    7ffc:	f002 0201 	andne.w	r2, r2, #1
    8000:	b302      	cbz	r2, 8044 <_svfprintf_r+0xac>
    8002:	462e      	mov	r6, r5
    8004:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    8008:	1e1a      	subs	r2, r3, #0
    800a:	bf18      	it	ne
    800c:	2201      	movne	r2, #1
    800e:	2b25      	cmp	r3, #37	; 0x25
    8010:	bf0c      	ite	eq
    8012:	2200      	moveq	r2, #0
    8014:	f002 0201 	andne.w	r2, r2, #1
    8018:	2a00      	cmp	r2, #0
    801a:	d1f3      	bne.n	8004 <_svfprintf_r+0x6c>
    801c:	1b77      	subs	r7, r6, r5
    801e:	bf08      	it	eq
    8020:	4635      	moveq	r5, r6
    8022:	d00f      	beq.n	8044 <_svfprintf_r+0xac>
    8024:	6067      	str	r7, [r4, #4]
    8026:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8028:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    802a:	3301      	adds	r3, #1
    802c:	6025      	str	r5, [r4, #0]
    802e:	19d2      	adds	r2, r2, r7
    8030:	2b07      	cmp	r3, #7
    8032:	9239      	str	r2, [sp, #228]	; 0xe4
    8034:	9338      	str	r3, [sp, #224]	; 0xe0
    8036:	dc79      	bgt.n	812c <_svfprintf_r+0x194>
    8038:	3408      	adds	r4, #8
    803a:	980d      	ldr	r0, [sp, #52]	; 0x34
    803c:	4635      	mov	r5, r6
    803e:	19c0      	adds	r0, r0, r7
    8040:	900d      	str	r0, [sp, #52]	; 0x34
    8042:	7833      	ldrb	r3, [r6, #0]
    8044:	2b00      	cmp	r3, #0
    8046:	f000 8737 	beq.w	8eb8 <_svfprintf_r+0xf20>
    804a:	2100      	movs	r1, #0
    804c:	f04f 0200 	mov.w	r2, #0
    8050:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    8054:	1c6b      	adds	r3, r5, #1
    8056:	910c      	str	r1, [sp, #48]	; 0x30
    8058:	f04f 38ff 	mov.w	r8, #4294967295
    805c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8060:	468a      	mov	sl, r1
    8062:	786a      	ldrb	r2, [r5, #1]
    8064:	202b      	movs	r0, #43	; 0x2b
    8066:	f04f 0c20 	mov.w	ip, #32
    806a:	1c5d      	adds	r5, r3, #1
    806c:	f1a2 0320 	sub.w	r3, r2, #32
    8070:	2b58      	cmp	r3, #88	; 0x58
    8072:	f200 8219 	bhi.w	84a8 <_svfprintf_r+0x510>
    8076:	e8df f013 	tbh	[pc, r3, lsl #1]
    807a:	0229      	.short	0x0229
    807c:	02170217 	.word	0x02170217
    8080:	02170235 	.word	0x02170235
    8084:	02170217 	.word	0x02170217
    8088:	02170217 	.word	0x02170217
    808c:	023c0217 	.word	0x023c0217
    8090:	02170248 	.word	0x02170248
    8094:	02cf02c8 	.word	0x02cf02c8
    8098:	02ef0217 	.word	0x02ef0217
    809c:	02f602f6 	.word	0x02f602f6
    80a0:	02f602f6 	.word	0x02f602f6
    80a4:	02f602f6 	.word	0x02f602f6
    80a8:	02f602f6 	.word	0x02f602f6
    80ac:	021702f6 	.word	0x021702f6
    80b0:	02170217 	.word	0x02170217
    80b4:	02170217 	.word	0x02170217
    80b8:	02170217 	.word	0x02170217
    80bc:	02170217 	.word	0x02170217
    80c0:	024f0217 	.word	0x024f0217
    80c4:	02170288 	.word	0x02170288
    80c8:	02170288 	.word	0x02170288
    80cc:	02170217 	.word	0x02170217
    80d0:	02c10217 	.word	0x02c10217
    80d4:	02170217 	.word	0x02170217
    80d8:	021703ee 	.word	0x021703ee
    80dc:	02170217 	.word	0x02170217
    80e0:	02170217 	.word	0x02170217
    80e4:	02170393 	.word	0x02170393
    80e8:	03ad0217 	.word	0x03ad0217
    80ec:	02170217 	.word	0x02170217
    80f0:	02170217 	.word	0x02170217
    80f4:	02170217 	.word	0x02170217
    80f8:	02170217 	.word	0x02170217
    80fc:	02170217 	.word	0x02170217
    8100:	03d803c7 	.word	0x03d803c7
    8104:	02880288 	.word	0x02880288
    8108:	030b0288 	.word	0x030b0288
    810c:	021703d8 	.word	0x021703d8
    8110:	030f0217 	.word	0x030f0217
    8114:	03190217 	.word	0x03190217
    8118:	033e0329 	.word	0x033e0329
    811c:	0217038c 	.word	0x0217038c
    8120:	02170359 	.word	0x02170359
    8124:	02170384 	.word	0x02170384
    8128:	00ea0217 	.word	0x00ea0217
    812c:	9809      	ldr	r0, [sp, #36]	; 0x24
    812e:	4659      	mov	r1, fp
    8130:	aa37      	add	r2, sp, #220	; 0xdc
    8132:	f7ff fea3 	bl	7e7c <__sprint_r>
    8136:	2800      	cmp	r0, #0
    8138:	d17c      	bne.n	8234 <_svfprintf_r+0x29c>
    813a:	464c      	mov	r4, r9
    813c:	e77d      	b.n	803a <_svfprintf_r+0xa2>
    813e:	9918      	ldr	r1, [sp, #96]	; 0x60
    8140:	2901      	cmp	r1, #1
    8142:	f340 8452 	ble.w	89ea <_svfprintf_r+0xa52>
    8146:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8148:	2301      	movs	r3, #1
    814a:	6063      	str	r3, [r4, #4]
    814c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    814e:	6022      	str	r2, [r4, #0]
    8150:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8152:	3301      	adds	r3, #1
    8154:	9338      	str	r3, [sp, #224]	; 0xe0
    8156:	3201      	adds	r2, #1
    8158:	2b07      	cmp	r3, #7
    815a:	9239      	str	r2, [sp, #228]	; 0xe4
    815c:	f300 8596 	bgt.w	8c8c <_svfprintf_r+0xcf4>
    8160:	3408      	adds	r4, #8
    8162:	2301      	movs	r3, #1
    8164:	6063      	str	r3, [r4, #4]
    8166:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8168:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    816a:	3301      	adds	r3, #1
    816c:	981b      	ldr	r0, [sp, #108]	; 0x6c
    816e:	3201      	adds	r2, #1
    8170:	2b07      	cmp	r3, #7
    8172:	9239      	str	r2, [sp, #228]	; 0xe4
    8174:	6020      	str	r0, [r4, #0]
    8176:	9338      	str	r3, [sp, #224]	; 0xe0
    8178:	f300 857d 	bgt.w	8c76 <_svfprintf_r+0xcde>
    817c:	3408      	adds	r4, #8
    817e:	9810      	ldr	r0, [sp, #64]	; 0x40
    8180:	2200      	movs	r2, #0
    8182:	2300      	movs	r3, #0
    8184:	9919      	ldr	r1, [sp, #100]	; 0x64
    8186:	f009 fc5b 	bl	11a40 <__aeabi_dcmpeq>
    818a:	2800      	cmp	r0, #0
    818c:	f040 8503 	bne.w	8b96 <_svfprintf_r+0xbfe>
    8190:	9918      	ldr	r1, [sp, #96]	; 0x60
    8192:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8194:	1e4a      	subs	r2, r1, #1
    8196:	6062      	str	r2, [r4, #4]
    8198:	1c59      	adds	r1, r3, #1
    819a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    819c:	6021      	str	r1, [r4, #0]
    819e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    81a0:	3301      	adds	r3, #1
    81a2:	9338      	str	r3, [sp, #224]	; 0xe0
    81a4:	188a      	adds	r2, r1, r2
    81a6:	2b07      	cmp	r3, #7
    81a8:	9239      	str	r2, [sp, #228]	; 0xe4
    81aa:	f300 842f 	bgt.w	8a0c <_svfprintf_r+0xa74>
    81ae:	3408      	adds	r4, #8
    81b0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    81b2:	981a      	ldr	r0, [sp, #104]	; 0x68
    81b4:	6062      	str	r2, [r4, #4]
    81b6:	aa3e      	add	r2, sp, #248	; 0xf8
    81b8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    81ba:	6022      	str	r2, [r4, #0]
    81bc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    81be:	3301      	adds	r3, #1
    81c0:	9338      	str	r3, [sp, #224]	; 0xe0
    81c2:	1812      	adds	r2, r2, r0
    81c4:	2b07      	cmp	r3, #7
    81c6:	9239      	str	r2, [sp, #228]	; 0xe4
    81c8:	f300 814f 	bgt.w	846a <_svfprintf_r+0x4d2>
    81cc:	f104 0308 	add.w	r3, r4, #8
    81d0:	f01a 0f04 	tst.w	sl, #4
    81d4:	f000 8156 	beq.w	8484 <_svfprintf_r+0x4ec>
    81d8:	990c      	ldr	r1, [sp, #48]	; 0x30
    81da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    81dc:	1a8e      	subs	r6, r1, r2
    81de:	2e00      	cmp	r6, #0
    81e0:	f340 8150 	ble.w	8484 <_svfprintf_r+0x4ec>
    81e4:	2e10      	cmp	r6, #16
    81e6:	f642 0700 	movw	r7, #10240	; 0x2800
    81ea:	bfd8      	it	le
    81ec:	f2c0 0701 	movtle	r7, #1
    81f0:	f340 83de 	ble.w	89b0 <_svfprintf_r+0xa18>
    81f4:	2410      	movs	r4, #16
    81f6:	f2c0 0701 	movt	r7, #1
    81fa:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    81fe:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    8202:	e003      	b.n	820c <_svfprintf_r+0x274>
    8204:	3e10      	subs	r6, #16
    8206:	2e10      	cmp	r6, #16
    8208:	f340 83d2 	ble.w	89b0 <_svfprintf_r+0xa18>
    820c:	605c      	str	r4, [r3, #4]
    820e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8210:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8212:	3201      	adds	r2, #1
    8214:	601f      	str	r7, [r3, #0]
    8216:	3110      	adds	r1, #16
    8218:	2a07      	cmp	r2, #7
    821a:	9139      	str	r1, [sp, #228]	; 0xe4
    821c:	f103 0308 	add.w	r3, r3, #8
    8220:	9238      	str	r2, [sp, #224]	; 0xe0
    8222:	ddef      	ble.n	8204 <_svfprintf_r+0x26c>
    8224:	4650      	mov	r0, sl
    8226:	4659      	mov	r1, fp
    8228:	4642      	mov	r2, r8
    822a:	f7ff fe27 	bl	7e7c <__sprint_r>
    822e:	464b      	mov	r3, r9
    8230:	2800      	cmp	r0, #0
    8232:	d0e7      	beq.n	8204 <_svfprintf_r+0x26c>
    8234:	465e      	mov	r6, fp
    8236:	89b3      	ldrh	r3, [r6, #12]
    8238:	980d      	ldr	r0, [sp, #52]	; 0x34
    823a:	f013 0f40 	tst.w	r3, #64	; 0x40
    823e:	bf18      	it	ne
    8240:	f04f 30ff 	movne.w	r0, #4294967295
    8244:	900d      	str	r0, [sp, #52]	; 0x34
    8246:	980d      	ldr	r0, [sp, #52]	; 0x34
    8248:	b045      	add	sp, #276	; 0x114
    824a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    824e:	f01a 0f20 	tst.w	sl, #32
    8252:	f642 0044 	movw	r0, #10308	; 0x2844
    8256:	f2c0 0001 	movt	r0, #1
    825a:	9214      	str	r2, [sp, #80]	; 0x50
    825c:	9017      	str	r0, [sp, #92]	; 0x5c
    825e:	f000 82c3 	beq.w	87e8 <_svfprintf_r+0x850>
    8262:	990a      	ldr	r1, [sp, #40]	; 0x28
    8264:	1dcb      	adds	r3, r1, #7
    8266:	f023 0307 	bic.w	r3, r3, #7
    826a:	f103 0208 	add.w	r2, r3, #8
    826e:	920a      	str	r2, [sp, #40]	; 0x28
    8270:	e9d3 6700 	ldrd	r6, r7, [r3]
    8274:	ea56 0107 	orrs.w	r1, r6, r7
    8278:	bf0c      	ite	eq
    827a:	2200      	moveq	r2, #0
    827c:	2201      	movne	r2, #1
    827e:	ea1a 0f02 	tst.w	sl, r2
    8282:	f040 84bc 	bne.w	8bfe <_svfprintf_r+0xc66>
    8286:	2302      	movs	r3, #2
    8288:	f04f 0100 	mov.w	r1, #0
    828c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8290:	f1b8 0f00 	cmp.w	r8, #0
    8294:	bfa8      	it	ge
    8296:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    829a:	f1b8 0f00 	cmp.w	r8, #0
    829e:	bf18      	it	ne
    82a0:	f042 0201 	orrne.w	r2, r2, #1
    82a4:	2a00      	cmp	r2, #0
    82a6:	f000 8160 	beq.w	856a <_svfprintf_r+0x5d2>
    82aa:	2b01      	cmp	r3, #1
    82ac:	f000 8434 	beq.w	8b18 <_svfprintf_r+0xb80>
    82b0:	2b02      	cmp	r3, #2
    82b2:	f000 8417 	beq.w	8ae4 <_svfprintf_r+0xb4c>
    82b6:	9916      	ldr	r1, [sp, #88]	; 0x58
    82b8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    82bc:	9111      	str	r1, [sp, #68]	; 0x44
    82be:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    82c2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    82c6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    82ca:	f006 0007 	and.w	r0, r6, #7
    82ce:	4667      	mov	r7, ip
    82d0:	4646      	mov	r6, r8
    82d2:	3030      	adds	r0, #48	; 0x30
    82d4:	ea56 0207 	orrs.w	r2, r6, r7
    82d8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    82dc:	d1ef      	bne.n	82be <_svfprintf_r+0x326>
    82de:	f01a 0f01 	tst.w	sl, #1
    82e2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    82e6:	9111      	str	r1, [sp, #68]	; 0x44
    82e8:	f040 84db 	bne.w	8ca2 <_svfprintf_r+0xd0a>
    82ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
    82ee:	1a5b      	subs	r3, r3, r1
    82f0:	930e      	str	r3, [sp, #56]	; 0x38
    82f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    82f4:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    82f8:	4543      	cmp	r3, r8
    82fa:	bfb8      	it	lt
    82fc:	4643      	movlt	r3, r8
    82fe:	930b      	str	r3, [sp, #44]	; 0x2c
    8300:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8304:	b113      	cbz	r3, 830c <_svfprintf_r+0x374>
    8306:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8308:	3101      	adds	r1, #1
    830a:	910b      	str	r1, [sp, #44]	; 0x2c
    830c:	f01a 0202 	ands.w	r2, sl, #2
    8310:	9213      	str	r2, [sp, #76]	; 0x4c
    8312:	d002      	beq.n	831a <_svfprintf_r+0x382>
    8314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8316:	3302      	adds	r3, #2
    8318:	930b      	str	r3, [sp, #44]	; 0x2c
    831a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    831e:	9012      	str	r0, [sp, #72]	; 0x48
    8320:	d138      	bne.n	8394 <_svfprintf_r+0x3fc>
    8322:	990c      	ldr	r1, [sp, #48]	; 0x30
    8324:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8326:	1a8e      	subs	r6, r1, r2
    8328:	2e00      	cmp	r6, #0
    832a:	dd33      	ble.n	8394 <_svfprintf_r+0x3fc>
    832c:	2e10      	cmp	r6, #16
    832e:	f642 0700 	movw	r7, #10240	; 0x2800
    8332:	bfd8      	it	le
    8334:	f2c0 0701 	movtle	r7, #1
    8338:	dd20      	ble.n	837c <_svfprintf_r+0x3e4>
    833a:	f04f 0810 	mov.w	r8, #16
    833e:	f2c0 0701 	movt	r7, #1
    8342:	e002      	b.n	834a <_svfprintf_r+0x3b2>
    8344:	3e10      	subs	r6, #16
    8346:	2e10      	cmp	r6, #16
    8348:	dd18      	ble.n	837c <_svfprintf_r+0x3e4>
    834a:	f8c4 8004 	str.w	r8, [r4, #4]
    834e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8350:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8352:	3301      	adds	r3, #1
    8354:	6027      	str	r7, [r4, #0]
    8356:	3210      	adds	r2, #16
    8358:	2b07      	cmp	r3, #7
    835a:	9239      	str	r2, [sp, #228]	; 0xe4
    835c:	f104 0408 	add.w	r4, r4, #8
    8360:	9338      	str	r3, [sp, #224]	; 0xe0
    8362:	ddef      	ble.n	8344 <_svfprintf_r+0x3ac>
    8364:	9809      	ldr	r0, [sp, #36]	; 0x24
    8366:	4659      	mov	r1, fp
    8368:	aa37      	add	r2, sp, #220	; 0xdc
    836a:	464c      	mov	r4, r9
    836c:	f7ff fd86 	bl	7e7c <__sprint_r>
    8370:	2800      	cmp	r0, #0
    8372:	f47f af5f 	bne.w	8234 <_svfprintf_r+0x29c>
    8376:	3e10      	subs	r6, #16
    8378:	2e10      	cmp	r6, #16
    837a:	dce6      	bgt.n	834a <_svfprintf_r+0x3b2>
    837c:	6066      	str	r6, [r4, #4]
    837e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8380:	6027      	str	r7, [r4, #0]
    8382:	1c5a      	adds	r2, r3, #1
    8384:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8386:	9238      	str	r2, [sp, #224]	; 0xe0
    8388:	199b      	adds	r3, r3, r6
    838a:	2a07      	cmp	r2, #7
    838c:	9339      	str	r3, [sp, #228]	; 0xe4
    838e:	f300 83f7 	bgt.w	8b80 <_svfprintf_r+0xbe8>
    8392:	3408      	adds	r4, #8
    8394:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8398:	b173      	cbz	r3, 83b8 <_svfprintf_r+0x420>
    839a:	2301      	movs	r3, #1
    839c:	6063      	str	r3, [r4, #4]
    839e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    83a0:	aa43      	add	r2, sp, #268	; 0x10c
    83a2:	3203      	adds	r2, #3
    83a4:	6022      	str	r2, [r4, #0]
    83a6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    83a8:	3301      	adds	r3, #1
    83aa:	9338      	str	r3, [sp, #224]	; 0xe0
    83ac:	3201      	adds	r2, #1
    83ae:	2b07      	cmp	r3, #7
    83b0:	9239      	str	r2, [sp, #228]	; 0xe4
    83b2:	f300 8340 	bgt.w	8a36 <_svfprintf_r+0xa9e>
    83b6:	3408      	adds	r4, #8
    83b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    83ba:	b16b      	cbz	r3, 83d8 <_svfprintf_r+0x440>
    83bc:	2302      	movs	r3, #2
    83be:	6063      	str	r3, [r4, #4]
    83c0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    83c2:	aa43      	add	r2, sp, #268	; 0x10c
    83c4:	6022      	str	r2, [r4, #0]
    83c6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    83c8:	3301      	adds	r3, #1
    83ca:	9338      	str	r3, [sp, #224]	; 0xe0
    83cc:	3202      	adds	r2, #2
    83ce:	2b07      	cmp	r3, #7
    83d0:	9239      	str	r2, [sp, #228]	; 0xe4
    83d2:	f300 833a 	bgt.w	8a4a <_svfprintf_r+0xab2>
    83d6:	3408      	adds	r4, #8
    83d8:	9812      	ldr	r0, [sp, #72]	; 0x48
    83da:	2880      	cmp	r0, #128	; 0x80
    83dc:	f000 82b2 	beq.w	8944 <_svfprintf_r+0x9ac>
    83e0:	9815      	ldr	r0, [sp, #84]	; 0x54
    83e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    83e4:	1ac6      	subs	r6, r0, r3
    83e6:	2e00      	cmp	r6, #0
    83e8:	dd2e      	ble.n	8448 <_svfprintf_r+0x4b0>
    83ea:	2e10      	cmp	r6, #16
    83ec:	4fa7      	ldr	r7, [pc, #668]	; (868c <_svfprintf_r+0x6f4>)
    83ee:	bfc8      	it	gt
    83f0:	f04f 0810 	movgt.w	r8, #16
    83f4:	dc03      	bgt.n	83fe <_svfprintf_r+0x466>
    83f6:	e01b      	b.n	8430 <_svfprintf_r+0x498>
    83f8:	3e10      	subs	r6, #16
    83fa:	2e10      	cmp	r6, #16
    83fc:	dd18      	ble.n	8430 <_svfprintf_r+0x498>
    83fe:	f8c4 8004 	str.w	r8, [r4, #4]
    8402:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8404:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8406:	3301      	adds	r3, #1
    8408:	6027      	str	r7, [r4, #0]
    840a:	3210      	adds	r2, #16
    840c:	2b07      	cmp	r3, #7
    840e:	9239      	str	r2, [sp, #228]	; 0xe4
    8410:	f104 0408 	add.w	r4, r4, #8
    8414:	9338      	str	r3, [sp, #224]	; 0xe0
    8416:	ddef      	ble.n	83f8 <_svfprintf_r+0x460>
    8418:	9809      	ldr	r0, [sp, #36]	; 0x24
    841a:	4659      	mov	r1, fp
    841c:	aa37      	add	r2, sp, #220	; 0xdc
    841e:	464c      	mov	r4, r9
    8420:	f7ff fd2c 	bl	7e7c <__sprint_r>
    8424:	2800      	cmp	r0, #0
    8426:	f47f af05 	bne.w	8234 <_svfprintf_r+0x29c>
    842a:	3e10      	subs	r6, #16
    842c:	2e10      	cmp	r6, #16
    842e:	dce6      	bgt.n	83fe <_svfprintf_r+0x466>
    8430:	6066      	str	r6, [r4, #4]
    8432:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8434:	6027      	str	r7, [r4, #0]
    8436:	1c5a      	adds	r2, r3, #1
    8438:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    843a:	9238      	str	r2, [sp, #224]	; 0xe0
    843c:	199b      	adds	r3, r3, r6
    843e:	2a07      	cmp	r2, #7
    8440:	9339      	str	r3, [sp, #228]	; 0xe4
    8442:	f300 82ee 	bgt.w	8a22 <_svfprintf_r+0xa8a>
    8446:	3408      	adds	r4, #8
    8448:	f41a 7f80 	tst.w	sl, #256	; 0x100
    844c:	f040 8219 	bne.w	8882 <_svfprintf_r+0x8ea>
    8450:	990e      	ldr	r1, [sp, #56]	; 0x38
    8452:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8454:	6061      	str	r1, [r4, #4]
    8456:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8458:	6022      	str	r2, [r4, #0]
    845a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    845c:	3301      	adds	r3, #1
    845e:	9338      	str	r3, [sp, #224]	; 0xe0
    8460:	1852      	adds	r2, r2, r1
    8462:	2b07      	cmp	r3, #7
    8464:	9239      	str	r2, [sp, #228]	; 0xe4
    8466:	f77f aeb1 	ble.w	81cc <_svfprintf_r+0x234>
    846a:	9809      	ldr	r0, [sp, #36]	; 0x24
    846c:	4659      	mov	r1, fp
    846e:	aa37      	add	r2, sp, #220	; 0xdc
    8470:	f7ff fd04 	bl	7e7c <__sprint_r>
    8474:	2800      	cmp	r0, #0
    8476:	f47f aedd 	bne.w	8234 <_svfprintf_r+0x29c>
    847a:	f01a 0f04 	tst.w	sl, #4
    847e:	464b      	mov	r3, r9
    8480:	f47f aeaa 	bne.w	81d8 <_svfprintf_r+0x240>
    8484:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8486:	980d      	ldr	r0, [sp, #52]	; 0x34
    8488:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    848a:	990c      	ldr	r1, [sp, #48]	; 0x30
    848c:	428a      	cmp	r2, r1
    848e:	bfac      	ite	ge
    8490:	1880      	addge	r0, r0, r2
    8492:	1840      	addlt	r0, r0, r1
    8494:	900d      	str	r0, [sp, #52]	; 0x34
    8496:	2b00      	cmp	r3, #0
    8498:	f040 829e 	bne.w	89d8 <_svfprintf_r+0xa40>
    849c:	2300      	movs	r3, #0
    849e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    84a2:	9338      	str	r3, [sp, #224]	; 0xe0
    84a4:	464c      	mov	r4, r9
    84a6:	e5a1      	b.n	7fec <_svfprintf_r+0x54>
    84a8:	9214      	str	r2, [sp, #80]	; 0x50
    84aa:	2a00      	cmp	r2, #0
    84ac:	f000 8504 	beq.w	8eb8 <_svfprintf_r+0xf20>
    84b0:	2001      	movs	r0, #1
    84b2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    84b6:	f04f 0100 	mov.w	r1, #0
    84ba:	aa2d      	add	r2, sp, #180	; 0xb4
    84bc:	900b      	str	r0, [sp, #44]	; 0x2c
    84be:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    84c2:	9211      	str	r2, [sp, #68]	; 0x44
    84c4:	900e      	str	r0, [sp, #56]	; 0x38
    84c6:	2100      	movs	r1, #0
    84c8:	9115      	str	r1, [sp, #84]	; 0x54
    84ca:	e71f      	b.n	830c <_svfprintf_r+0x374>
    84cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    84d0:	2b00      	cmp	r3, #0
    84d2:	f040 840c 	bne.w	8cee <_svfprintf_r+0xd56>
    84d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    84d8:	462b      	mov	r3, r5
    84da:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    84de:	782a      	ldrb	r2, [r5, #0]
    84e0:	910a      	str	r1, [sp, #40]	; 0x28
    84e2:	e5c2      	b.n	806a <_svfprintf_r+0xd2>
    84e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    84e6:	f04a 0a01 	orr.w	sl, sl, #1
    84ea:	782a      	ldrb	r2, [r5, #0]
    84ec:	462b      	mov	r3, r5
    84ee:	910a      	str	r1, [sp, #40]	; 0x28
    84f0:	e5bb      	b.n	806a <_svfprintf_r+0xd2>
    84f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    84f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    84f6:	681b      	ldr	r3, [r3, #0]
    84f8:	1d11      	adds	r1, r2, #4
    84fa:	2b00      	cmp	r3, #0
    84fc:	930c      	str	r3, [sp, #48]	; 0x30
    84fe:	f2c0 85b2 	blt.w	9066 <_svfprintf_r+0x10ce>
    8502:	782a      	ldrb	r2, [r5, #0]
    8504:	462b      	mov	r3, r5
    8506:	910a      	str	r1, [sp, #40]	; 0x28
    8508:	e5af      	b.n	806a <_svfprintf_r+0xd2>
    850a:	990a      	ldr	r1, [sp, #40]	; 0x28
    850c:	462b      	mov	r3, r5
    850e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    8512:	782a      	ldrb	r2, [r5, #0]
    8514:	910a      	str	r1, [sp, #40]	; 0x28
    8516:	e5a8      	b.n	806a <_svfprintf_r+0xd2>
    8518:	f04a 0a10 	orr.w	sl, sl, #16
    851c:	9214      	str	r2, [sp, #80]	; 0x50
    851e:	f01a 0f20 	tst.w	sl, #32
    8522:	f000 8187 	beq.w	8834 <_svfprintf_r+0x89c>
    8526:	980a      	ldr	r0, [sp, #40]	; 0x28
    8528:	1dc3      	adds	r3, r0, #7
    852a:	f023 0307 	bic.w	r3, r3, #7
    852e:	f103 0108 	add.w	r1, r3, #8
    8532:	910a      	str	r1, [sp, #40]	; 0x28
    8534:	e9d3 6700 	ldrd	r6, r7, [r3]
    8538:	2e00      	cmp	r6, #0
    853a:	f177 0000 	sbcs.w	r0, r7, #0
    853e:	f2c0 8376 	blt.w	8c2e <_svfprintf_r+0xc96>
    8542:	ea56 0107 	orrs.w	r1, r6, r7
    8546:	f04f 0301 	mov.w	r3, #1
    854a:	bf0c      	ite	eq
    854c:	2200      	moveq	r2, #0
    854e:	2201      	movne	r2, #1
    8550:	f1b8 0f00 	cmp.w	r8, #0
    8554:	bfa8      	it	ge
    8556:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    855a:	f1b8 0f00 	cmp.w	r8, #0
    855e:	bf18      	it	ne
    8560:	f042 0201 	orrne.w	r2, r2, #1
    8564:	2a00      	cmp	r2, #0
    8566:	f47f aea0 	bne.w	82aa <_svfprintf_r+0x312>
    856a:	2b00      	cmp	r3, #0
    856c:	f040 81e5 	bne.w	893a <_svfprintf_r+0x9a2>
    8570:	f01a 0f01 	tst.w	sl, #1
    8574:	f000 81e1 	beq.w	893a <_svfprintf_r+0x9a2>
    8578:	2330      	movs	r3, #48	; 0x30
    857a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    857e:	ab2d      	add	r3, sp, #180	; 0xb4
    8580:	2001      	movs	r0, #1
    8582:	3327      	adds	r3, #39	; 0x27
    8584:	900e      	str	r0, [sp, #56]	; 0x38
    8586:	9311      	str	r3, [sp, #68]	; 0x44
    8588:	e6b3      	b.n	82f2 <_svfprintf_r+0x35a>
    858a:	f01a 0f08 	tst.w	sl, #8
    858e:	9214      	str	r2, [sp, #80]	; 0x50
    8590:	f000 83bf 	beq.w	8d12 <_svfprintf_r+0xd7a>
    8594:	980a      	ldr	r0, [sp, #40]	; 0x28
    8596:	1dc3      	adds	r3, r0, #7
    8598:	f023 0307 	bic.w	r3, r3, #7
    859c:	f103 0108 	add.w	r1, r3, #8
    85a0:	910a      	str	r1, [sp, #40]	; 0x28
    85a2:	685e      	ldr	r6, [r3, #4]
    85a4:	681f      	ldr	r7, [r3, #0]
    85a6:	9619      	str	r6, [sp, #100]	; 0x64
    85a8:	9710      	str	r7, [sp, #64]	; 0x40
    85aa:	4638      	mov	r0, r7
    85ac:	4631      	mov	r1, r6
    85ae:	f006 fe85 	bl	f2bc <__isinfd>
    85b2:	4603      	mov	r3, r0
    85b4:	2800      	cmp	r0, #0
    85b6:	f000 8493 	beq.w	8ee0 <_svfprintf_r+0xf48>
    85ba:	4638      	mov	r0, r7
    85bc:	2200      	movs	r2, #0
    85be:	2300      	movs	r3, #0
    85c0:	4631      	mov	r1, r6
    85c2:	f009 fa47 	bl	11a54 <__aeabi_dcmplt>
    85c6:	2800      	cmp	r0, #0
    85c8:	f040 8415 	bne.w	8df6 <_svfprintf_r+0xe5e>
    85cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    85d0:	2003      	movs	r0, #3
    85d2:	f642 0238 	movw	r2, #10296	; 0x2838
    85d6:	f642 0134 	movw	r1, #10292	; 0x2834
    85da:	900b      	str	r0, [sp, #44]	; 0x2c
    85dc:	9814      	ldr	r0, [sp, #80]	; 0x50
    85de:	f2c0 0101 	movt	r1, #1
    85e2:	f2c0 0201 	movt	r2, #1
    85e6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    85ea:	2847      	cmp	r0, #71	; 0x47
    85ec:	bfd8      	it	le
    85ee:	460a      	movle	r2, r1
    85f0:	2103      	movs	r1, #3
    85f2:	9211      	str	r2, [sp, #68]	; 0x44
    85f4:	2200      	movs	r2, #0
    85f6:	910e      	str	r1, [sp, #56]	; 0x38
    85f8:	9215      	str	r2, [sp, #84]	; 0x54
    85fa:	e683      	b.n	8304 <_svfprintf_r+0x36c>
    85fc:	990a      	ldr	r1, [sp, #40]	; 0x28
    85fe:	f04a 0a08 	orr.w	sl, sl, #8
    8602:	782a      	ldrb	r2, [r5, #0]
    8604:	462b      	mov	r3, r5
    8606:	910a      	str	r1, [sp, #40]	; 0x28
    8608:	e52f      	b.n	806a <_svfprintf_r+0xd2>
    860a:	990a      	ldr	r1, [sp, #40]	; 0x28
    860c:	782a      	ldrb	r2, [r5, #0]
    860e:	f04a 0a04 	orr.w	sl, sl, #4
    8612:	462b      	mov	r3, r5
    8614:	910a      	str	r1, [sp, #40]	; 0x28
    8616:	e528      	b.n	806a <_svfprintf_r+0xd2>
    8618:	462b      	mov	r3, r5
    861a:	f813 2b01 	ldrb.w	r2, [r3], #1
    861e:	2a2a      	cmp	r2, #42	; 0x2a
    8620:	f000 86cf 	beq.w	93c2 <_svfprintf_r+0x142a>
    8624:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8628:	2909      	cmp	r1, #9
    862a:	bf88      	it	hi
    862c:	f04f 0800 	movhi.w	r8, #0
    8630:	d810      	bhi.n	8654 <_svfprintf_r+0x6bc>
    8632:	3502      	adds	r5, #2
    8634:	f04f 0800 	mov.w	r8, #0
    8638:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    863c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    8640:	462b      	mov	r3, r5
    8642:	3501      	adds	r5, #1
    8644:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    8648:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    864c:	2909      	cmp	r1, #9
    864e:	d9f3      	bls.n	8638 <_svfprintf_r+0x6a0>
    8650:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    8654:	461d      	mov	r5, r3
    8656:	e509      	b.n	806c <_svfprintf_r+0xd4>
    8658:	990a      	ldr	r1, [sp, #40]	; 0x28
    865a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    865e:	782a      	ldrb	r2, [r5, #0]
    8660:	462b      	mov	r3, r5
    8662:	910a      	str	r1, [sp, #40]	; 0x28
    8664:	e501      	b.n	806a <_svfprintf_r+0xd2>
    8666:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    866a:	2600      	movs	r6, #0
    866c:	462b      	mov	r3, r5
    866e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    8672:	f813 2b01 	ldrb.w	r2, [r3], #1
    8676:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    867a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    867e:	461d      	mov	r5, r3
    8680:	2909      	cmp	r1, #9
    8682:	d9f3      	bls.n	866c <_svfprintf_r+0x6d4>
    8684:	960c      	str	r6, [sp, #48]	; 0x30
    8686:	461d      	mov	r5, r3
    8688:	e4f0      	b.n	806c <_svfprintf_r+0xd4>
    868a:	bf00      	nop
    868c:	00012810 	.word	0x00012810
    8690:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    8694:	990a      	ldr	r1, [sp, #40]	; 0x28
    8696:	e734      	b.n	8502 <_svfprintf_r+0x56a>
    8698:	782a      	ldrb	r2, [r5, #0]
    869a:	2a6c      	cmp	r2, #108	; 0x6c
    869c:	f000 8418 	beq.w	8ed0 <_svfprintf_r+0xf38>
    86a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    86a2:	f04a 0a10 	orr.w	sl, sl, #16
    86a6:	462b      	mov	r3, r5
    86a8:	910a      	str	r1, [sp, #40]	; 0x28
    86aa:	e4de      	b.n	806a <_svfprintf_r+0xd2>
    86ac:	f01a 0f20 	tst.w	sl, #32
    86b0:	f000 8323 	beq.w	8cfa <_svfprintf_r+0xd62>
    86b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    86b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    86b8:	680b      	ldr	r3, [r1, #0]
    86ba:	4610      	mov	r0, r2
    86bc:	ea4f 71e0 	mov.w	r1, r0, asr #31
    86c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    86c2:	e9c3 0100 	strd	r0, r1, [r3]
    86c6:	f102 0a04 	add.w	sl, r2, #4
    86ca:	e48f      	b.n	7fec <_svfprintf_r+0x54>
    86cc:	f01a 0320 	ands.w	r3, sl, #32
    86d0:	9214      	str	r2, [sp, #80]	; 0x50
    86d2:	f000 80c7 	beq.w	8864 <_svfprintf_r+0x8cc>
    86d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    86d8:	1dda      	adds	r2, r3, #7
    86da:	2300      	movs	r3, #0
    86dc:	f022 0207 	bic.w	r2, r2, #7
    86e0:	f102 0008 	add.w	r0, r2, #8
    86e4:	900a      	str	r0, [sp, #40]	; 0x28
    86e6:	e9d2 6700 	ldrd	r6, r7, [r2]
    86ea:	ea56 0107 	orrs.w	r1, r6, r7
    86ee:	bf0c      	ite	eq
    86f0:	2200      	moveq	r2, #0
    86f2:	2201      	movne	r2, #1
    86f4:	e5c8      	b.n	8288 <_svfprintf_r+0x2f0>
    86f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    86f8:	f642 0044 	movw	r0, #10308	; 0x2844
    86fc:	990a      	ldr	r1, [sp, #40]	; 0x28
    86fe:	2378      	movs	r3, #120	; 0x78
    8700:	f2c0 0001 	movt	r0, #1
    8704:	9314      	str	r3, [sp, #80]	; 0x50
    8706:	6816      	ldr	r6, [r2, #0]
    8708:	3104      	adds	r1, #4
    870a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    870e:	f04a 0a02 	orr.w	sl, sl, #2
    8712:	2330      	movs	r3, #48	; 0x30
    8714:	1e32      	subs	r2, r6, #0
    8716:	bf18      	it	ne
    8718:	2201      	movne	r2, #1
    871a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    871e:	4636      	mov	r6, r6
    8720:	f04f 0700 	mov.w	r7, #0
    8724:	9017      	str	r0, [sp, #92]	; 0x5c
    8726:	2302      	movs	r3, #2
    8728:	910a      	str	r1, [sp, #40]	; 0x28
    872a:	e5ad      	b.n	8288 <_svfprintf_r+0x2f0>
    872c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    872e:	9214      	str	r2, [sp, #80]	; 0x50
    8730:	f04f 0200 	mov.w	r2, #0
    8734:	1d18      	adds	r0, r3, #4
    8736:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    873a:	681b      	ldr	r3, [r3, #0]
    873c:	900a      	str	r0, [sp, #40]	; 0x28
    873e:	9311      	str	r3, [sp, #68]	; 0x44
    8740:	2b00      	cmp	r3, #0
    8742:	f000 854d 	beq.w	91e0 <_svfprintf_r+0x1248>
    8746:	f1b8 0f00 	cmp.w	r8, #0
    874a:	9811      	ldr	r0, [sp, #68]	; 0x44
    874c:	f2c0 852a 	blt.w	91a4 <_svfprintf_r+0x120c>
    8750:	2100      	movs	r1, #0
    8752:	4642      	mov	r2, r8
    8754:	f005 fd60 	bl	e218 <memchr>
    8758:	4603      	mov	r3, r0
    875a:	2800      	cmp	r0, #0
    875c:	f000 856e 	beq.w	923c <_svfprintf_r+0x12a4>
    8760:	9811      	ldr	r0, [sp, #68]	; 0x44
    8762:	1a1b      	subs	r3, r3, r0
    8764:	930e      	str	r3, [sp, #56]	; 0x38
    8766:	4543      	cmp	r3, r8
    8768:	f340 8482 	ble.w	9070 <_svfprintf_r+0x10d8>
    876c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8770:	2100      	movs	r1, #0
    8772:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8776:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    877a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    877e:	9115      	str	r1, [sp, #84]	; 0x54
    8780:	e5c0      	b.n	8304 <_svfprintf_r+0x36c>
    8782:	f01a 0f20 	tst.w	sl, #32
    8786:	9214      	str	r2, [sp, #80]	; 0x50
    8788:	d010      	beq.n	87ac <_svfprintf_r+0x814>
    878a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    878c:	1dda      	adds	r2, r3, #7
    878e:	2301      	movs	r3, #1
    8790:	e7a4      	b.n	86dc <_svfprintf_r+0x744>
    8792:	990a      	ldr	r1, [sp, #40]	; 0x28
    8794:	f04a 0a20 	orr.w	sl, sl, #32
    8798:	782a      	ldrb	r2, [r5, #0]
    879a:	462b      	mov	r3, r5
    879c:	910a      	str	r1, [sp, #40]	; 0x28
    879e:	e464      	b.n	806a <_svfprintf_r+0xd2>
    87a0:	f04a 0a10 	orr.w	sl, sl, #16
    87a4:	9214      	str	r2, [sp, #80]	; 0x50
    87a6:	f01a 0f20 	tst.w	sl, #32
    87aa:	d1ee      	bne.n	878a <_svfprintf_r+0x7f2>
    87ac:	f01a 0f10 	tst.w	sl, #16
    87b0:	f040 8254 	bne.w	8c5c <_svfprintf_r+0xcc4>
    87b4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    87b8:	f000 8250 	beq.w	8c5c <_svfprintf_r+0xcc4>
    87bc:	980a      	ldr	r0, [sp, #40]	; 0x28
    87be:	2301      	movs	r3, #1
    87c0:	1d01      	adds	r1, r0, #4
    87c2:	910a      	str	r1, [sp, #40]	; 0x28
    87c4:	8806      	ldrh	r6, [r0, #0]
    87c6:	1e32      	subs	r2, r6, #0
    87c8:	bf18      	it	ne
    87ca:	2201      	movne	r2, #1
    87cc:	4636      	mov	r6, r6
    87ce:	f04f 0700 	mov.w	r7, #0
    87d2:	e559      	b.n	8288 <_svfprintf_r+0x2f0>
    87d4:	f01a 0f20 	tst.w	sl, #32
    87d8:	9214      	str	r2, [sp, #80]	; 0x50
    87da:	f642 0220 	movw	r2, #10272	; 0x2820
    87de:	f2c0 0201 	movt	r2, #1
    87e2:	9217      	str	r2, [sp, #92]	; 0x5c
    87e4:	f47f ad3d 	bne.w	8262 <_svfprintf_r+0x2ca>
    87e8:	f01a 0f10 	tst.w	sl, #16
    87ec:	f040 822d 	bne.w	8c4a <_svfprintf_r+0xcb2>
    87f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    87f4:	f000 8229 	beq.w	8c4a <_svfprintf_r+0xcb2>
    87f8:	990a      	ldr	r1, [sp, #40]	; 0x28
    87fa:	1d0a      	adds	r2, r1, #4
    87fc:	920a      	str	r2, [sp, #40]	; 0x28
    87fe:	880e      	ldrh	r6, [r1, #0]
    8800:	4636      	mov	r6, r6
    8802:	f04f 0700 	mov.w	r7, #0
    8806:	e535      	b.n	8274 <_svfprintf_r+0x2dc>
    8808:	9214      	str	r2, [sp, #80]	; 0x50
    880a:	2001      	movs	r0, #1
    880c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    880e:	f04f 0100 	mov.w	r1, #0
    8812:	900b      	str	r0, [sp, #44]	; 0x2c
    8814:	900e      	str	r0, [sp, #56]	; 0x38
    8816:	6813      	ldr	r3, [r2, #0]
    8818:	3204      	adds	r2, #4
    881a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    881e:	920a      	str	r2, [sp, #40]	; 0x28
    8820:	aa2d      	add	r2, sp, #180	; 0xb4
    8822:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    8826:	9211      	str	r2, [sp, #68]	; 0x44
    8828:	e64d      	b.n	84c6 <_svfprintf_r+0x52e>
    882a:	f01a 0f20 	tst.w	sl, #32
    882e:	9214      	str	r2, [sp, #80]	; 0x50
    8830:	f47f ae79 	bne.w	8526 <_svfprintf_r+0x58e>
    8834:	f01a 0f10 	tst.w	sl, #16
    8838:	f040 81ed 	bne.w	8c16 <_svfprintf_r+0xc7e>
    883c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8840:	f000 81e9 	beq.w	8c16 <_svfprintf_r+0xc7e>
    8844:	980a      	ldr	r0, [sp, #40]	; 0x28
    8846:	1d01      	adds	r1, r0, #4
    8848:	910a      	str	r1, [sp, #40]	; 0x28
    884a:	f9b0 6000 	ldrsh.w	r6, [r0]
    884e:	4636      	mov	r6, r6
    8850:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8854:	e670      	b.n	8538 <_svfprintf_r+0x5a0>
    8856:	f04a 0a10 	orr.w	sl, sl, #16
    885a:	9214      	str	r2, [sp, #80]	; 0x50
    885c:	f01a 0320 	ands.w	r3, sl, #32
    8860:	f47f af39 	bne.w	86d6 <_svfprintf_r+0x73e>
    8864:	f01a 0210 	ands.w	r2, sl, #16
    8868:	f000 825f 	beq.w	8d2a <_svfprintf_r+0xd92>
    886c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    886e:	1d10      	adds	r0, r2, #4
    8870:	900a      	str	r0, [sp, #40]	; 0x28
    8872:	6816      	ldr	r6, [r2, #0]
    8874:	1e32      	subs	r2, r6, #0
    8876:	bf18      	it	ne
    8878:	2201      	movne	r2, #1
    887a:	4636      	mov	r6, r6
    887c:	f04f 0700 	mov.w	r7, #0
    8880:	e502      	b.n	8288 <_svfprintf_r+0x2f0>
    8882:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8884:	2b65      	cmp	r3, #101	; 0x65
    8886:	f77f ac5a 	ble.w	813e <_svfprintf_r+0x1a6>
    888a:	9810      	ldr	r0, [sp, #64]	; 0x40
    888c:	2200      	movs	r2, #0
    888e:	2300      	movs	r3, #0
    8890:	9919      	ldr	r1, [sp, #100]	; 0x64
    8892:	f009 f8d5 	bl	11a40 <__aeabi_dcmpeq>
    8896:	2800      	cmp	r0, #0
    8898:	f000 80e1 	beq.w	8a5e <_svfprintf_r+0xac6>
    889c:	2301      	movs	r3, #1
    889e:	6063      	str	r3, [r4, #4]
    88a0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    88a2:	f642 0360 	movw	r3, #10336	; 0x2860
    88a6:	f2c0 0301 	movt	r3, #1
    88aa:	6023      	str	r3, [r4, #0]
    88ac:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    88ae:	3201      	adds	r2, #1
    88b0:	9238      	str	r2, [sp, #224]	; 0xe0
    88b2:	3301      	adds	r3, #1
    88b4:	2a07      	cmp	r2, #7
    88b6:	9339      	str	r3, [sp, #228]	; 0xe4
    88b8:	bfd8      	it	le
    88ba:	f104 0308 	addle.w	r3, r4, #8
    88be:	f300 829f 	bgt.w	8e00 <_svfprintf_r+0xe68>
    88c2:	9a42      	ldr	r2, [sp, #264]	; 0x108
    88c4:	9818      	ldr	r0, [sp, #96]	; 0x60
    88c6:	4282      	cmp	r2, r0
    88c8:	db03      	blt.n	88d2 <_svfprintf_r+0x93a>
    88ca:	f01a 0f01 	tst.w	sl, #1
    88ce:	f43f ac7f 	beq.w	81d0 <_svfprintf_r+0x238>
    88d2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    88d4:	2201      	movs	r2, #1
    88d6:	605a      	str	r2, [r3, #4]
    88d8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    88da:	6019      	str	r1, [r3, #0]
    88dc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    88de:	3201      	adds	r2, #1
    88e0:	9238      	str	r2, [sp, #224]	; 0xe0
    88e2:	3101      	adds	r1, #1
    88e4:	2a07      	cmp	r2, #7
    88e6:	9139      	str	r1, [sp, #228]	; 0xe4
    88e8:	f300 83eb 	bgt.w	90c2 <_svfprintf_r+0x112a>
    88ec:	3308      	adds	r3, #8
    88ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
    88f0:	1e56      	subs	r6, r2, #1
    88f2:	2e00      	cmp	r6, #0
    88f4:	f77f ac6c 	ble.w	81d0 <_svfprintf_r+0x238>
    88f8:	2e10      	cmp	r6, #16
    88fa:	4fa0      	ldr	r7, [pc, #640]	; (8b7c <_svfprintf_r+0xbe4>)
    88fc:	f340 81e9 	ble.w	8cd2 <_svfprintf_r+0xd3a>
    8900:	2410      	movs	r4, #16
    8902:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8906:	e003      	b.n	8910 <_svfprintf_r+0x978>
    8908:	3e10      	subs	r6, #16
    890a:	2e10      	cmp	r6, #16
    890c:	f340 81e1 	ble.w	8cd2 <_svfprintf_r+0xd3a>
    8910:	605c      	str	r4, [r3, #4]
    8912:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8914:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8916:	3201      	adds	r2, #1
    8918:	601f      	str	r7, [r3, #0]
    891a:	3110      	adds	r1, #16
    891c:	2a07      	cmp	r2, #7
    891e:	9139      	str	r1, [sp, #228]	; 0xe4
    8920:	f103 0308 	add.w	r3, r3, #8
    8924:	9238      	str	r2, [sp, #224]	; 0xe0
    8926:	ddef      	ble.n	8908 <_svfprintf_r+0x970>
    8928:	9809      	ldr	r0, [sp, #36]	; 0x24
    892a:	4659      	mov	r1, fp
    892c:	4642      	mov	r2, r8
    892e:	f7ff faa5 	bl	7e7c <__sprint_r>
    8932:	464b      	mov	r3, r9
    8934:	2800      	cmp	r0, #0
    8936:	d0e7      	beq.n	8908 <_svfprintf_r+0x970>
    8938:	e47c      	b.n	8234 <_svfprintf_r+0x29c>
    893a:	9916      	ldr	r1, [sp, #88]	; 0x58
    893c:	2200      	movs	r2, #0
    893e:	920e      	str	r2, [sp, #56]	; 0x38
    8940:	9111      	str	r1, [sp, #68]	; 0x44
    8942:	e4d6      	b.n	82f2 <_svfprintf_r+0x35a>
    8944:	990c      	ldr	r1, [sp, #48]	; 0x30
    8946:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8948:	1a8e      	subs	r6, r1, r2
    894a:	2e00      	cmp	r6, #0
    894c:	f77f ad48 	ble.w	83e0 <_svfprintf_r+0x448>
    8950:	2e10      	cmp	r6, #16
    8952:	4f8a      	ldr	r7, [pc, #552]	; (8b7c <_svfprintf_r+0xbe4>)
    8954:	bfc8      	it	gt
    8956:	f04f 0810 	movgt.w	r8, #16
    895a:	dc03      	bgt.n	8964 <_svfprintf_r+0x9cc>
    895c:	e01b      	b.n	8996 <_svfprintf_r+0x9fe>
    895e:	3e10      	subs	r6, #16
    8960:	2e10      	cmp	r6, #16
    8962:	dd18      	ble.n	8996 <_svfprintf_r+0x9fe>
    8964:	f8c4 8004 	str.w	r8, [r4, #4]
    8968:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    896a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    896c:	3301      	adds	r3, #1
    896e:	6027      	str	r7, [r4, #0]
    8970:	3210      	adds	r2, #16
    8972:	2b07      	cmp	r3, #7
    8974:	9239      	str	r2, [sp, #228]	; 0xe4
    8976:	f104 0408 	add.w	r4, r4, #8
    897a:	9338      	str	r3, [sp, #224]	; 0xe0
    897c:	ddef      	ble.n	895e <_svfprintf_r+0x9c6>
    897e:	9809      	ldr	r0, [sp, #36]	; 0x24
    8980:	4659      	mov	r1, fp
    8982:	aa37      	add	r2, sp, #220	; 0xdc
    8984:	464c      	mov	r4, r9
    8986:	f7ff fa79 	bl	7e7c <__sprint_r>
    898a:	2800      	cmp	r0, #0
    898c:	f47f ac52 	bne.w	8234 <_svfprintf_r+0x29c>
    8990:	3e10      	subs	r6, #16
    8992:	2e10      	cmp	r6, #16
    8994:	dce6      	bgt.n	8964 <_svfprintf_r+0x9cc>
    8996:	6066      	str	r6, [r4, #4]
    8998:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    899a:	6027      	str	r7, [r4, #0]
    899c:	1c5a      	adds	r2, r3, #1
    899e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    89a0:	9238      	str	r2, [sp, #224]	; 0xe0
    89a2:	199b      	adds	r3, r3, r6
    89a4:	2a07      	cmp	r2, #7
    89a6:	9339      	str	r3, [sp, #228]	; 0xe4
    89a8:	f300 8188 	bgt.w	8cbc <_svfprintf_r+0xd24>
    89ac:	3408      	adds	r4, #8
    89ae:	e517      	b.n	83e0 <_svfprintf_r+0x448>
    89b0:	605e      	str	r6, [r3, #4]
    89b2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    89b4:	601f      	str	r7, [r3, #0]
    89b6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    89b8:	3201      	adds	r2, #1
    89ba:	9238      	str	r2, [sp, #224]	; 0xe0
    89bc:	18f3      	adds	r3, r6, r3
    89be:	2a07      	cmp	r2, #7
    89c0:	9339      	str	r3, [sp, #228]	; 0xe4
    89c2:	f77f ad60 	ble.w	8486 <_svfprintf_r+0x4ee>
    89c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    89c8:	4659      	mov	r1, fp
    89ca:	aa37      	add	r2, sp, #220	; 0xdc
    89cc:	f7ff fa56 	bl	7e7c <__sprint_r>
    89d0:	2800      	cmp	r0, #0
    89d2:	f43f ad57 	beq.w	8484 <_svfprintf_r+0x4ec>
    89d6:	e42d      	b.n	8234 <_svfprintf_r+0x29c>
    89d8:	9809      	ldr	r0, [sp, #36]	; 0x24
    89da:	4659      	mov	r1, fp
    89dc:	aa37      	add	r2, sp, #220	; 0xdc
    89de:	f7ff fa4d 	bl	7e7c <__sprint_r>
    89e2:	2800      	cmp	r0, #0
    89e4:	f43f ad5a 	beq.w	849c <_svfprintf_r+0x504>
    89e8:	e424      	b.n	8234 <_svfprintf_r+0x29c>
    89ea:	f01a 0f01 	tst.w	sl, #1
    89ee:	f47f abaa 	bne.w	8146 <_svfprintf_r+0x1ae>
    89f2:	2301      	movs	r3, #1
    89f4:	6063      	str	r3, [r4, #4]
    89f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    89f8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    89fa:	3301      	adds	r3, #1
    89fc:	9911      	ldr	r1, [sp, #68]	; 0x44
    89fe:	3201      	adds	r2, #1
    8a00:	2b07      	cmp	r3, #7
    8a02:	9239      	str	r2, [sp, #228]	; 0xe4
    8a04:	6021      	str	r1, [r4, #0]
    8a06:	9338      	str	r3, [sp, #224]	; 0xe0
    8a08:	f77f abd1 	ble.w	81ae <_svfprintf_r+0x216>
    8a0c:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a0e:	4659      	mov	r1, fp
    8a10:	aa37      	add	r2, sp, #220	; 0xdc
    8a12:	f7ff fa33 	bl	7e7c <__sprint_r>
    8a16:	2800      	cmp	r0, #0
    8a18:	f47f ac0c 	bne.w	8234 <_svfprintf_r+0x29c>
    8a1c:	464c      	mov	r4, r9
    8a1e:	f7ff bbc7 	b.w	81b0 <_svfprintf_r+0x218>
    8a22:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a24:	4659      	mov	r1, fp
    8a26:	aa37      	add	r2, sp, #220	; 0xdc
    8a28:	f7ff fa28 	bl	7e7c <__sprint_r>
    8a2c:	2800      	cmp	r0, #0
    8a2e:	f47f ac01 	bne.w	8234 <_svfprintf_r+0x29c>
    8a32:	464c      	mov	r4, r9
    8a34:	e508      	b.n	8448 <_svfprintf_r+0x4b0>
    8a36:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a38:	4659      	mov	r1, fp
    8a3a:	aa37      	add	r2, sp, #220	; 0xdc
    8a3c:	f7ff fa1e 	bl	7e7c <__sprint_r>
    8a40:	2800      	cmp	r0, #0
    8a42:	f47f abf7 	bne.w	8234 <_svfprintf_r+0x29c>
    8a46:	464c      	mov	r4, r9
    8a48:	e4b6      	b.n	83b8 <_svfprintf_r+0x420>
    8a4a:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a4c:	4659      	mov	r1, fp
    8a4e:	aa37      	add	r2, sp, #220	; 0xdc
    8a50:	f7ff fa14 	bl	7e7c <__sprint_r>
    8a54:	2800      	cmp	r0, #0
    8a56:	f47f abed 	bne.w	8234 <_svfprintf_r+0x29c>
    8a5a:	464c      	mov	r4, r9
    8a5c:	e4bc      	b.n	83d8 <_svfprintf_r+0x440>
    8a5e:	9b42      	ldr	r3, [sp, #264]	; 0x108
    8a60:	2b00      	cmp	r3, #0
    8a62:	f340 81d9 	ble.w	8e18 <_svfprintf_r+0xe80>
    8a66:	9918      	ldr	r1, [sp, #96]	; 0x60
    8a68:	428b      	cmp	r3, r1
    8a6a:	f2c0 816f 	blt.w	8d4c <_svfprintf_r+0xdb4>
    8a6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8a70:	6061      	str	r1, [r4, #4]
    8a72:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a74:	6022      	str	r2, [r4, #0]
    8a76:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a78:	3301      	adds	r3, #1
    8a7a:	9338      	str	r3, [sp, #224]	; 0xe0
    8a7c:	1852      	adds	r2, r2, r1
    8a7e:	2b07      	cmp	r3, #7
    8a80:	9239      	str	r2, [sp, #228]	; 0xe4
    8a82:	bfd8      	it	le
    8a84:	f104 0308 	addle.w	r3, r4, #8
    8a88:	f300 83ba 	bgt.w	9200 <_svfprintf_r+0x1268>
    8a8c:	9c42      	ldr	r4, [sp, #264]	; 0x108
    8a8e:	9818      	ldr	r0, [sp, #96]	; 0x60
    8a90:	1a24      	subs	r4, r4, r0
    8a92:	2c00      	cmp	r4, #0
    8a94:	f340 819b 	ble.w	8dce <_svfprintf_r+0xe36>
    8a98:	2c10      	cmp	r4, #16
    8a9a:	4f38      	ldr	r7, [pc, #224]	; (8b7c <_svfprintf_r+0xbe4>)
    8a9c:	f340 818b 	ble.w	8db6 <_svfprintf_r+0xe1e>
    8aa0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    8aa4:	2610      	movs	r6, #16
    8aa6:	46aa      	mov	sl, r5
    8aa8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8aac:	9d09      	ldr	r5, [sp, #36]	; 0x24
    8aae:	e003      	b.n	8ab8 <_svfprintf_r+0xb20>
    8ab0:	3c10      	subs	r4, #16
    8ab2:	2c10      	cmp	r4, #16
    8ab4:	f340 817c 	ble.w	8db0 <_svfprintf_r+0xe18>
    8ab8:	605e      	str	r6, [r3, #4]
    8aba:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8abc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8abe:	3201      	adds	r2, #1
    8ac0:	601f      	str	r7, [r3, #0]
    8ac2:	3110      	adds	r1, #16
    8ac4:	2a07      	cmp	r2, #7
    8ac6:	9139      	str	r1, [sp, #228]	; 0xe4
    8ac8:	f103 0308 	add.w	r3, r3, #8
    8acc:	9238      	str	r2, [sp, #224]	; 0xe0
    8ace:	ddef      	ble.n	8ab0 <_svfprintf_r+0xb18>
    8ad0:	4628      	mov	r0, r5
    8ad2:	4659      	mov	r1, fp
    8ad4:	4642      	mov	r2, r8
    8ad6:	f7ff f9d1 	bl	7e7c <__sprint_r>
    8ada:	464b      	mov	r3, r9
    8adc:	2800      	cmp	r0, #0
    8ade:	d0e7      	beq.n	8ab0 <_svfprintf_r+0xb18>
    8ae0:	f7ff bba8 	b.w	8234 <_svfprintf_r+0x29c>
    8ae4:	9816      	ldr	r0, [sp, #88]	; 0x58
    8ae6:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    8aea:	4603      	mov	r3, r0
    8aec:	9011      	str	r0, [sp, #68]	; 0x44
    8aee:	0931      	lsrs	r1, r6, #4
    8af0:	f006 020f 	and.w	r2, r6, #15
    8af4:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    8af8:	0938      	lsrs	r0, r7, #4
    8afa:	f81c 2002 	ldrb.w	r2, [ip, r2]
    8afe:	460e      	mov	r6, r1
    8b00:	4607      	mov	r7, r0
    8b02:	ea56 0107 	orrs.w	r1, r6, r7
    8b06:	f803 2d01 	strb.w	r2, [r3, #-1]!
    8b0a:	d1f0      	bne.n	8aee <_svfprintf_r+0xb56>
    8b0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8b0e:	9311      	str	r3, [sp, #68]	; 0x44
    8b10:	1ad2      	subs	r2, r2, r3
    8b12:	920e      	str	r2, [sp, #56]	; 0x38
    8b14:	f7ff bbed 	b.w	82f2 <_svfprintf_r+0x35a>
    8b18:	2300      	movs	r3, #0
    8b1a:	2209      	movs	r2, #9
    8b1c:	42b2      	cmp	r2, r6
    8b1e:	eb73 0007 	sbcs.w	r0, r3, r7
    8b22:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8b24:	bf3e      	ittt	cc
    8b26:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    8b2a:	46a0      	movcc	r8, r4
    8b2c:	461c      	movcc	r4, r3
    8b2e:	d21a      	bcs.n	8b66 <_svfprintf_r+0xbce>
    8b30:	4630      	mov	r0, r6
    8b32:	4639      	mov	r1, r7
    8b34:	220a      	movs	r2, #10
    8b36:	2300      	movs	r3, #0
    8b38:	f009 f89a 	bl	11c70 <__aeabi_uldivmod>
    8b3c:	4630      	mov	r0, r6
    8b3e:	4639      	mov	r1, r7
    8b40:	2300      	movs	r3, #0
    8b42:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    8b46:	220a      	movs	r2, #10
    8b48:	f804 cd01 	strb.w	ip, [r4, #-1]!
    8b4c:	f009 f890 	bl	11c70 <__aeabi_uldivmod>
    8b50:	4606      	mov	r6, r0
    8b52:	460f      	mov	r7, r1
    8b54:	2009      	movs	r0, #9
    8b56:	2100      	movs	r1, #0
    8b58:	42b0      	cmp	r0, r6
    8b5a:	41b9      	sbcs	r1, r7
    8b5c:	d3e8      	bcc.n	8b30 <_svfprintf_r+0xb98>
    8b5e:	4623      	mov	r3, r4
    8b60:	4644      	mov	r4, r8
    8b62:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    8b66:	1e5a      	subs	r2, r3, #1
    8b68:	3630      	adds	r6, #48	; 0x30
    8b6a:	9211      	str	r2, [sp, #68]	; 0x44
    8b6c:	f803 6c01 	strb.w	r6, [r3, #-1]
    8b70:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8b72:	1a9b      	subs	r3, r3, r2
    8b74:	930e      	str	r3, [sp, #56]	; 0x38
    8b76:	f7ff bbbc 	b.w	82f2 <_svfprintf_r+0x35a>
    8b7a:	bf00      	nop
    8b7c:	00012810 	.word	0x00012810
    8b80:	9809      	ldr	r0, [sp, #36]	; 0x24
    8b82:	4659      	mov	r1, fp
    8b84:	aa37      	add	r2, sp, #220	; 0xdc
    8b86:	f7ff f979 	bl	7e7c <__sprint_r>
    8b8a:	2800      	cmp	r0, #0
    8b8c:	f47f ab52 	bne.w	8234 <_svfprintf_r+0x29c>
    8b90:	464c      	mov	r4, r9
    8b92:	f7ff bbff 	b.w	8394 <_svfprintf_r+0x3fc>
    8b96:	9818      	ldr	r0, [sp, #96]	; 0x60
    8b98:	1e46      	subs	r6, r0, #1
    8b9a:	2e00      	cmp	r6, #0
    8b9c:	f77f ab08 	ble.w	81b0 <_svfprintf_r+0x218>
    8ba0:	2e10      	cmp	r6, #16
    8ba2:	4f9c      	ldr	r7, [pc, #624]	; (8e14 <_svfprintf_r+0xe7c>)
    8ba4:	bfc8      	it	gt
    8ba6:	f04f 0810 	movgt.w	r8, #16
    8baa:	dc03      	bgt.n	8bb4 <_svfprintf_r+0xc1c>
    8bac:	e01b      	b.n	8be6 <_svfprintf_r+0xc4e>
    8bae:	3e10      	subs	r6, #16
    8bb0:	2e10      	cmp	r6, #16
    8bb2:	dd18      	ble.n	8be6 <_svfprintf_r+0xc4e>
    8bb4:	f8c4 8004 	str.w	r8, [r4, #4]
    8bb8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8bba:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8bbc:	3301      	adds	r3, #1
    8bbe:	6027      	str	r7, [r4, #0]
    8bc0:	3210      	adds	r2, #16
    8bc2:	2b07      	cmp	r3, #7
    8bc4:	9239      	str	r2, [sp, #228]	; 0xe4
    8bc6:	f104 0408 	add.w	r4, r4, #8
    8bca:	9338      	str	r3, [sp, #224]	; 0xe0
    8bcc:	ddef      	ble.n	8bae <_svfprintf_r+0xc16>
    8bce:	9809      	ldr	r0, [sp, #36]	; 0x24
    8bd0:	4659      	mov	r1, fp
    8bd2:	aa37      	add	r2, sp, #220	; 0xdc
    8bd4:	464c      	mov	r4, r9
    8bd6:	f7ff f951 	bl	7e7c <__sprint_r>
    8bda:	2800      	cmp	r0, #0
    8bdc:	f47f ab2a 	bne.w	8234 <_svfprintf_r+0x29c>
    8be0:	3e10      	subs	r6, #16
    8be2:	2e10      	cmp	r6, #16
    8be4:	dce6      	bgt.n	8bb4 <_svfprintf_r+0xc1c>
    8be6:	6066      	str	r6, [r4, #4]
    8be8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8bea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8bec:	3301      	adds	r3, #1
    8bee:	6027      	str	r7, [r4, #0]
    8bf0:	1992      	adds	r2, r2, r6
    8bf2:	2b07      	cmp	r3, #7
    8bf4:	9239      	str	r2, [sp, #228]	; 0xe4
    8bf6:	9338      	str	r3, [sp, #224]	; 0xe0
    8bf8:	f77f aad9 	ble.w	81ae <_svfprintf_r+0x216>
    8bfc:	e706      	b.n	8a0c <_svfprintf_r+0xa74>
    8bfe:	9814      	ldr	r0, [sp, #80]	; 0x50
    8c00:	2130      	movs	r1, #48	; 0x30
    8c02:	f04a 0a02 	orr.w	sl, sl, #2
    8c06:	2201      	movs	r2, #1
    8c08:	2302      	movs	r3, #2
    8c0a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    8c0e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    8c12:	f7ff bb39 	b.w	8288 <_svfprintf_r+0x2f0>
    8c16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8c18:	1d13      	adds	r3, r2, #4
    8c1a:	6816      	ldr	r6, [r2, #0]
    8c1c:	930a      	str	r3, [sp, #40]	; 0x28
    8c1e:	4636      	mov	r6, r6
    8c20:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8c24:	2e00      	cmp	r6, #0
    8c26:	f177 0000 	sbcs.w	r0, r7, #0
    8c2a:	f6bf ac8a 	bge.w	8542 <_svfprintf_r+0x5aa>
    8c2e:	4276      	negs	r6, r6
    8c30:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    8c34:	232d      	movs	r3, #45	; 0x2d
    8c36:	ea56 0207 	orrs.w	r2, r6, r7
    8c3a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8c3e:	bf0c      	ite	eq
    8c40:	2200      	moveq	r2, #0
    8c42:	2201      	movne	r2, #1
    8c44:	2301      	movs	r3, #1
    8c46:	f7ff bb23 	b.w	8290 <_svfprintf_r+0x2f8>
    8c4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8c4c:	1d18      	adds	r0, r3, #4
    8c4e:	681e      	ldr	r6, [r3, #0]
    8c50:	900a      	str	r0, [sp, #40]	; 0x28
    8c52:	4636      	mov	r6, r6
    8c54:	f04f 0700 	mov.w	r7, #0
    8c58:	f7ff bb0c 	b.w	8274 <_svfprintf_r+0x2dc>
    8c5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8c5e:	1d13      	adds	r3, r2, #4
    8c60:	6816      	ldr	r6, [r2, #0]
    8c62:	930a      	str	r3, [sp, #40]	; 0x28
    8c64:	2301      	movs	r3, #1
    8c66:	1e32      	subs	r2, r6, #0
    8c68:	bf18      	it	ne
    8c6a:	2201      	movne	r2, #1
    8c6c:	4636      	mov	r6, r6
    8c6e:	f04f 0700 	mov.w	r7, #0
    8c72:	f7ff bb09 	b.w	8288 <_svfprintf_r+0x2f0>
    8c76:	9809      	ldr	r0, [sp, #36]	; 0x24
    8c78:	4659      	mov	r1, fp
    8c7a:	aa37      	add	r2, sp, #220	; 0xdc
    8c7c:	f7ff f8fe 	bl	7e7c <__sprint_r>
    8c80:	2800      	cmp	r0, #0
    8c82:	f47f aad7 	bne.w	8234 <_svfprintf_r+0x29c>
    8c86:	464c      	mov	r4, r9
    8c88:	f7ff ba79 	b.w	817e <_svfprintf_r+0x1e6>
    8c8c:	9809      	ldr	r0, [sp, #36]	; 0x24
    8c8e:	4659      	mov	r1, fp
    8c90:	aa37      	add	r2, sp, #220	; 0xdc
    8c92:	f7ff f8f3 	bl	7e7c <__sprint_r>
    8c96:	2800      	cmp	r0, #0
    8c98:	f47f aacc 	bne.w	8234 <_svfprintf_r+0x29c>
    8c9c:	464c      	mov	r4, r9
    8c9e:	f7ff ba60 	b.w	8162 <_svfprintf_r+0x1ca>
    8ca2:	2830      	cmp	r0, #48	; 0x30
    8ca4:	f000 8296 	beq.w	91d4 <_svfprintf_r+0x123c>
    8ca8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8caa:	2330      	movs	r3, #48	; 0x30
    8cac:	f802 3d01 	strb.w	r3, [r2, #-1]!
    8cb0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8cb2:	9211      	str	r2, [sp, #68]	; 0x44
    8cb4:	1a9b      	subs	r3, r3, r2
    8cb6:	930e      	str	r3, [sp, #56]	; 0x38
    8cb8:	f7ff bb1b 	b.w	82f2 <_svfprintf_r+0x35a>
    8cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
    8cbe:	4659      	mov	r1, fp
    8cc0:	aa37      	add	r2, sp, #220	; 0xdc
    8cc2:	f7ff f8db 	bl	7e7c <__sprint_r>
    8cc6:	2800      	cmp	r0, #0
    8cc8:	f47f aab4 	bne.w	8234 <_svfprintf_r+0x29c>
    8ccc:	464c      	mov	r4, r9
    8cce:	f7ff bb87 	b.w	83e0 <_svfprintf_r+0x448>
    8cd2:	605e      	str	r6, [r3, #4]
    8cd4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8cd6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8cd8:	3201      	adds	r2, #1
    8cda:	601f      	str	r7, [r3, #0]
    8cdc:	1989      	adds	r1, r1, r6
    8cde:	2a07      	cmp	r2, #7
    8ce0:	9139      	str	r1, [sp, #228]	; 0xe4
    8ce2:	9238      	str	r2, [sp, #224]	; 0xe0
    8ce4:	f73f abc1 	bgt.w	846a <_svfprintf_r+0x4d2>
    8ce8:	3308      	adds	r3, #8
    8cea:	f7ff ba71 	b.w	81d0 <_svfprintf_r+0x238>
    8cee:	990a      	ldr	r1, [sp, #40]	; 0x28
    8cf0:	462b      	mov	r3, r5
    8cf2:	782a      	ldrb	r2, [r5, #0]
    8cf4:	910a      	str	r1, [sp, #40]	; 0x28
    8cf6:	f7ff b9b8 	b.w	806a <_svfprintf_r+0xd2>
    8cfa:	f01a 0f10 	tst.w	sl, #16
    8cfe:	f000 81cd 	beq.w	909c <_svfprintf_r+0x1104>
    8d02:	980a      	ldr	r0, [sp, #40]	; 0x28
    8d04:	990d      	ldr	r1, [sp, #52]	; 0x34
    8d06:	f100 0a04 	add.w	sl, r0, #4
    8d0a:	6803      	ldr	r3, [r0, #0]
    8d0c:	6019      	str	r1, [r3, #0]
    8d0e:	f7ff b96d 	b.w	7fec <_svfprintf_r+0x54>
    8d12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8d14:	1dd3      	adds	r3, r2, #7
    8d16:	f023 0307 	bic.w	r3, r3, #7
    8d1a:	f103 0008 	add.w	r0, r3, #8
    8d1e:	900a      	str	r0, [sp, #40]	; 0x28
    8d20:	685e      	ldr	r6, [r3, #4]
    8d22:	681f      	ldr	r7, [r3, #0]
    8d24:	9619      	str	r6, [sp, #100]	; 0x64
    8d26:	9710      	str	r7, [sp, #64]	; 0x40
    8d28:	e43f      	b.n	85aa <_svfprintf_r+0x612>
    8d2a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    8d2e:	f000 81a9 	beq.w	9084 <_svfprintf_r+0x10ec>
    8d32:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d34:	4613      	mov	r3, r2
    8d36:	1d0a      	adds	r2, r1, #4
    8d38:	920a      	str	r2, [sp, #40]	; 0x28
    8d3a:	880e      	ldrh	r6, [r1, #0]
    8d3c:	1e32      	subs	r2, r6, #0
    8d3e:	bf18      	it	ne
    8d40:	2201      	movne	r2, #1
    8d42:	4636      	mov	r6, r6
    8d44:	f04f 0700 	mov.w	r7, #0
    8d48:	f7ff ba9e 	b.w	8288 <_svfprintf_r+0x2f0>
    8d4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8d4e:	6063      	str	r3, [r4, #4]
    8d50:	9938      	ldr	r1, [sp, #224]	; 0xe0
    8d52:	6022      	str	r2, [r4, #0]
    8d54:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8d56:	3101      	adds	r1, #1
    8d58:	9138      	str	r1, [sp, #224]	; 0xe0
    8d5a:	18d3      	adds	r3, r2, r3
    8d5c:	2907      	cmp	r1, #7
    8d5e:	9339      	str	r3, [sp, #228]	; 0xe4
    8d60:	f300 8262 	bgt.w	9228 <_svfprintf_r+0x1290>
    8d64:	3408      	adds	r4, #8
    8d66:	2301      	movs	r3, #1
    8d68:	9e42      	ldr	r6, [sp, #264]	; 0x108
    8d6a:	6063      	str	r3, [r4, #4]
    8d6c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8d6e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8d70:	3301      	adds	r3, #1
    8d72:	981b      	ldr	r0, [sp, #108]	; 0x6c
    8d74:	3201      	adds	r2, #1
    8d76:	2b07      	cmp	r3, #7
    8d78:	9338      	str	r3, [sp, #224]	; 0xe0
    8d7a:	bfd8      	it	le
    8d7c:	f104 0308 	addle.w	r3, r4, #8
    8d80:	6020      	str	r0, [r4, #0]
    8d82:	9239      	str	r2, [sp, #228]	; 0xe4
    8d84:	f300 8246 	bgt.w	9214 <_svfprintf_r+0x127c>
    8d88:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8d8a:	9911      	ldr	r1, [sp, #68]	; 0x44
    8d8c:	9818      	ldr	r0, [sp, #96]	; 0x60
    8d8e:	198e      	adds	r6, r1, r6
    8d90:	601e      	str	r6, [r3, #0]
    8d92:	1a81      	subs	r1, r0, r2
    8d94:	6059      	str	r1, [r3, #4]
    8d96:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8d98:	1a8a      	subs	r2, r1, r2
    8d9a:	9938      	ldr	r1, [sp, #224]	; 0xe0
    8d9c:	1812      	adds	r2, r2, r0
    8d9e:	9239      	str	r2, [sp, #228]	; 0xe4
    8da0:	3101      	adds	r1, #1
    8da2:	9138      	str	r1, [sp, #224]	; 0xe0
    8da4:	2907      	cmp	r1, #7
    8da6:	f73f ab60 	bgt.w	846a <_svfprintf_r+0x4d2>
    8daa:	3308      	adds	r3, #8
    8dac:	f7ff ba10 	b.w	81d0 <_svfprintf_r+0x238>
    8db0:	4655      	mov	r5, sl
    8db2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    8db6:	605c      	str	r4, [r3, #4]
    8db8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8dba:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8dbc:	3201      	adds	r2, #1
    8dbe:	601f      	str	r7, [r3, #0]
    8dc0:	1909      	adds	r1, r1, r4
    8dc2:	2a07      	cmp	r2, #7
    8dc4:	9139      	str	r1, [sp, #228]	; 0xe4
    8dc6:	9238      	str	r2, [sp, #224]	; 0xe0
    8dc8:	f300 827f 	bgt.w	92ca <_svfprintf_r+0x1332>
    8dcc:	3308      	adds	r3, #8
    8dce:	f01a 0f01 	tst.w	sl, #1
    8dd2:	f43f a9fd 	beq.w	81d0 <_svfprintf_r+0x238>
    8dd6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8dd8:	2201      	movs	r2, #1
    8dda:	605a      	str	r2, [r3, #4]
    8ddc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8dde:	6019      	str	r1, [r3, #0]
    8de0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8de2:	3201      	adds	r2, #1
    8de4:	9238      	str	r2, [sp, #224]	; 0xe0
    8de6:	3101      	adds	r1, #1
    8de8:	2a07      	cmp	r2, #7
    8dea:	9139      	str	r1, [sp, #228]	; 0xe4
    8dec:	f73f ab3d 	bgt.w	846a <_svfprintf_r+0x4d2>
    8df0:	3308      	adds	r3, #8
    8df2:	f7ff b9ed 	b.w	81d0 <_svfprintf_r+0x238>
    8df6:	232d      	movs	r3, #45	; 0x2d
    8df8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8dfc:	f7ff bbe8 	b.w	85d0 <_svfprintf_r+0x638>
    8e00:	9809      	ldr	r0, [sp, #36]	; 0x24
    8e02:	4659      	mov	r1, fp
    8e04:	aa37      	add	r2, sp, #220	; 0xdc
    8e06:	f7ff f839 	bl	7e7c <__sprint_r>
    8e0a:	2800      	cmp	r0, #0
    8e0c:	f47f aa12 	bne.w	8234 <_svfprintf_r+0x29c>
    8e10:	464b      	mov	r3, r9
    8e12:	e556      	b.n	88c2 <_svfprintf_r+0x92a>
    8e14:	00012810 	.word	0x00012810
    8e18:	2301      	movs	r3, #1
    8e1a:	6063      	str	r3, [r4, #4]
    8e1c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8e1e:	f642 0360 	movw	r3, #10336	; 0x2860
    8e22:	f2c0 0301 	movt	r3, #1
    8e26:	6023      	str	r3, [r4, #0]
    8e28:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8e2a:	3201      	adds	r2, #1
    8e2c:	9238      	str	r2, [sp, #224]	; 0xe0
    8e2e:	3301      	adds	r3, #1
    8e30:	2a07      	cmp	r2, #7
    8e32:	9339      	str	r3, [sp, #228]	; 0xe4
    8e34:	bfd8      	it	le
    8e36:	f104 0308 	addle.w	r3, r4, #8
    8e3a:	f300 8173 	bgt.w	9124 <_svfprintf_r+0x118c>
    8e3e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8e40:	b92a      	cbnz	r2, 8e4e <_svfprintf_r+0xeb6>
    8e42:	9818      	ldr	r0, [sp, #96]	; 0x60
    8e44:	b918      	cbnz	r0, 8e4e <_svfprintf_r+0xeb6>
    8e46:	f01a 0f01 	tst.w	sl, #1
    8e4a:	f43f a9c1 	beq.w	81d0 <_svfprintf_r+0x238>
    8e4e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8e50:	2201      	movs	r2, #1
    8e52:	605a      	str	r2, [r3, #4]
    8e54:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8e56:	6019      	str	r1, [r3, #0]
    8e58:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8e5a:	3201      	adds	r2, #1
    8e5c:	9238      	str	r2, [sp, #224]	; 0xe0
    8e5e:	3101      	adds	r1, #1
    8e60:	2a07      	cmp	r2, #7
    8e62:	9139      	str	r1, [sp, #228]	; 0xe4
    8e64:	f300 8168 	bgt.w	9138 <_svfprintf_r+0x11a0>
    8e68:	3308      	adds	r3, #8
    8e6a:	9c42      	ldr	r4, [sp, #264]	; 0x108
    8e6c:	4264      	negs	r4, r4
    8e6e:	2c00      	cmp	r4, #0
    8e70:	f340 8187 	ble.w	9182 <_svfprintf_r+0x11ea>
    8e74:	2c10      	cmp	r4, #16
    8e76:	4f9e      	ldr	r7, [pc, #632]	; (90f0 <_svfprintf_r+0x1158>)
    8e78:	f340 81a0 	ble.w	91bc <_svfprintf_r+0x1224>
    8e7c:	2610      	movs	r6, #16
    8e7e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    8e82:	e003      	b.n	8e8c <_svfprintf_r+0xef4>
    8e84:	3c10      	subs	r4, #16
    8e86:	2c10      	cmp	r4, #16
    8e88:	f340 8198 	ble.w	91bc <_svfprintf_r+0x1224>
    8e8c:	605e      	str	r6, [r3, #4]
    8e8e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8e90:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8e92:	3201      	adds	r2, #1
    8e94:	601f      	str	r7, [r3, #0]
    8e96:	3110      	adds	r1, #16
    8e98:	2a07      	cmp	r2, #7
    8e9a:	9139      	str	r1, [sp, #228]	; 0xe4
    8e9c:	f103 0308 	add.w	r3, r3, #8
    8ea0:	9238      	str	r2, [sp, #224]	; 0xe0
    8ea2:	ddef      	ble.n	8e84 <_svfprintf_r+0xeec>
    8ea4:	9809      	ldr	r0, [sp, #36]	; 0x24
    8ea6:	4659      	mov	r1, fp
    8ea8:	4642      	mov	r2, r8
    8eaa:	f7fe ffe7 	bl	7e7c <__sprint_r>
    8eae:	464b      	mov	r3, r9
    8eb0:	2800      	cmp	r0, #0
    8eb2:	d0e7      	beq.n	8e84 <_svfprintf_r+0xeec>
    8eb4:	f7ff b9be 	b.w	8234 <_svfprintf_r+0x29c>
    8eb8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8eba:	465e      	mov	r6, fp
    8ebc:	2b00      	cmp	r3, #0
    8ebe:	f43f a9ba 	beq.w	8236 <_svfprintf_r+0x29e>
    8ec2:	9809      	ldr	r0, [sp, #36]	; 0x24
    8ec4:	4659      	mov	r1, fp
    8ec6:	aa37      	add	r2, sp, #220	; 0xdc
    8ec8:	f7fe ffd8 	bl	7e7c <__sprint_r>
    8ecc:	f7ff b9b3 	b.w	8236 <_svfprintf_r+0x29e>
    8ed0:	990a      	ldr	r1, [sp, #40]	; 0x28
    8ed2:	f04a 0a20 	orr.w	sl, sl, #32
    8ed6:	786a      	ldrb	r2, [r5, #1]
    8ed8:	1c6b      	adds	r3, r5, #1
    8eda:	910a      	str	r1, [sp, #40]	; 0x28
    8edc:	f7ff b8c5 	b.w	806a <_svfprintf_r+0xd2>
    8ee0:	4638      	mov	r0, r7
    8ee2:	4631      	mov	r1, r6
    8ee4:	9308      	str	r3, [sp, #32]
    8ee6:	f006 f9fb 	bl	f2e0 <__isnand>
    8eea:	9b08      	ldr	r3, [sp, #32]
    8eec:	2800      	cmp	r0, #0
    8eee:	f040 8101 	bne.w	90f4 <_svfprintf_r+0x115c>
    8ef2:	f1b8 3fff 	cmp.w	r8, #4294967295
    8ef6:	bf08      	it	eq
    8ef8:	f108 0807 	addeq.w	r8, r8, #7
    8efc:	d00e      	beq.n	8f1c <_svfprintf_r+0xf84>
    8efe:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8f00:	2a67      	cmp	r2, #103	; 0x67
    8f02:	bf14      	ite	ne
    8f04:	2300      	movne	r3, #0
    8f06:	2301      	moveq	r3, #1
    8f08:	2a47      	cmp	r2, #71	; 0x47
    8f0a:	bf08      	it	eq
    8f0c:	f043 0301 	orreq.w	r3, r3, #1
    8f10:	b123      	cbz	r3, 8f1c <_svfprintf_r+0xf84>
    8f12:	f1b8 0f00 	cmp.w	r8, #0
    8f16:	bf08      	it	eq
    8f18:	f04f 0801 	moveq.w	r8, #1
    8f1c:	4633      	mov	r3, r6
    8f1e:	463a      	mov	r2, r7
    8f20:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    8f24:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    8f28:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    8f2a:	2b00      	cmp	r3, #0
    8f2c:	f2c0 820a 	blt.w	9344 <_svfprintf_r+0x13ac>
    8f30:	2300      	movs	r3, #0
    8f32:	9315      	str	r3, [sp, #84]	; 0x54
    8f34:	9914      	ldr	r1, [sp, #80]	; 0x50
    8f36:	2966      	cmp	r1, #102	; 0x66
    8f38:	bf14      	ite	ne
    8f3a:	2300      	movne	r3, #0
    8f3c:	2301      	moveq	r3, #1
    8f3e:	2946      	cmp	r1, #70	; 0x46
    8f40:	bf08      	it	eq
    8f42:	f043 0301 	orreq.w	r3, r3, #1
    8f46:	9312      	str	r3, [sp, #72]	; 0x48
    8f48:	2b00      	cmp	r3, #0
    8f4a:	f000 818a 	beq.w	9262 <_svfprintf_r+0x12ca>
    8f4e:	2303      	movs	r3, #3
    8f50:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8f54:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8f56:	970e      	str	r7, [sp, #56]	; 0x38
    8f58:	960f      	str	r6, [sp, #60]	; 0x3c
    8f5a:	9300      	str	r3, [sp, #0]
    8f5c:	9809      	ldr	r0, [sp, #36]	; 0x24
    8f5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    8f62:	9101      	str	r1, [sp, #4]
    8f64:	a942      	add	r1, sp, #264	; 0x108
    8f66:	9102      	str	r1, [sp, #8]
    8f68:	a941      	add	r1, sp, #260	; 0x104
    8f6a:	9103      	str	r1, [sp, #12]
    8f6c:	a940      	add	r1, sp, #256	; 0x100
    8f6e:	9104      	str	r1, [sp, #16]
    8f70:	f003 f966 	bl	c240 <_dtoa_r>
    8f74:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8f76:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    8f7a:	bf18      	it	ne
    8f7c:	2301      	movne	r3, #1
    8f7e:	2a47      	cmp	r2, #71	; 0x47
    8f80:	bf0c      	ite	eq
    8f82:	2300      	moveq	r3, #0
    8f84:	f003 0301 	andne.w	r3, r3, #1
    8f88:	9011      	str	r0, [sp, #68]	; 0x44
    8f8a:	b92b      	cbnz	r3, 8f98 <_svfprintf_r+0x1000>
    8f8c:	f01a 0f01 	tst.w	sl, #1
    8f90:	bf08      	it	eq
    8f92:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    8f96:	d01a      	beq.n	8fce <_svfprintf_r+0x1036>
    8f98:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8f9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8f9c:	9912      	ldr	r1, [sp, #72]	; 0x48
    8f9e:	eb03 0c00 	add.w	ip, r3, r0
    8fa2:	b129      	cbz	r1, 8fb0 <_svfprintf_r+0x1018>
    8fa4:	781b      	ldrb	r3, [r3, #0]
    8fa6:	2b30      	cmp	r3, #48	; 0x30
    8fa8:	f000 80d0 	beq.w	914c <_svfprintf_r+0x11b4>
    8fac:	9b42      	ldr	r3, [sp, #264]	; 0x108
    8fae:	449c      	add	ip, r3
    8fb0:	4638      	mov	r0, r7
    8fb2:	2200      	movs	r2, #0
    8fb4:	2300      	movs	r3, #0
    8fb6:	4631      	mov	r1, r6
    8fb8:	f8cd c020 	str.w	ip, [sp, #32]
    8fbc:	f008 fd40 	bl	11a40 <__aeabi_dcmpeq>
    8fc0:	f8dd c020 	ldr.w	ip, [sp, #32]
    8fc4:	2800      	cmp	r0, #0
    8fc6:	f000 8173 	beq.w	92b0 <_svfprintf_r+0x1318>
    8fca:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    8fce:	9814      	ldr	r0, [sp, #80]	; 0x50
    8fd0:	9911      	ldr	r1, [sp, #68]	; 0x44
    8fd2:	2867      	cmp	r0, #103	; 0x67
    8fd4:	bf14      	ite	ne
    8fd6:	2300      	movne	r3, #0
    8fd8:	2301      	moveq	r3, #1
    8fda:	2847      	cmp	r0, #71	; 0x47
    8fdc:	bf08      	it	eq
    8fde:	f043 0301 	orreq.w	r3, r3, #1
    8fe2:	ebc1 010c 	rsb	r1, r1, ip
    8fe6:	9118      	str	r1, [sp, #96]	; 0x60
    8fe8:	2b00      	cmp	r3, #0
    8fea:	f000 814a 	beq.w	9282 <_svfprintf_r+0x12ea>
    8fee:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8ff0:	f112 0f03 	cmn.w	r2, #3
    8ff4:	920e      	str	r2, [sp, #56]	; 0x38
    8ff6:	db02      	blt.n	8ffe <_svfprintf_r+0x1066>
    8ff8:	4590      	cmp	r8, r2
    8ffa:	f280 814b 	bge.w	9294 <_svfprintf_r+0x12fc>
    8ffe:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9000:	3b02      	subs	r3, #2
    9002:	9314      	str	r3, [sp, #80]	; 0x50
    9004:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9006:	9814      	ldr	r0, [sp, #80]	; 0x50
    9008:	1e53      	subs	r3, r2, #1
    900a:	9342      	str	r3, [sp, #264]	; 0x108
    900c:	2b00      	cmp	r3, #0
    900e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    9012:	f2c0 81d1 	blt.w	93b8 <_svfprintf_r+0x1420>
    9016:	222b      	movs	r2, #43	; 0x2b
    9018:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    901c:	2b09      	cmp	r3, #9
    901e:	f300 8162 	bgt.w	92e6 <_svfprintf_r+0x134e>
    9022:	a93f      	add	r1, sp, #252	; 0xfc
    9024:	3330      	adds	r3, #48	; 0x30
    9026:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    902a:	2330      	movs	r3, #48	; 0x30
    902c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    9030:	ab3e      	add	r3, sp, #248	; 0xf8
    9032:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9034:	1acb      	subs	r3, r1, r3
    9036:	9918      	ldr	r1, [sp, #96]	; 0x60
    9038:	931a      	str	r3, [sp, #104]	; 0x68
    903a:	1859      	adds	r1, r3, r1
    903c:	2a01      	cmp	r2, #1
    903e:	910e      	str	r1, [sp, #56]	; 0x38
    9040:	f340 81cc 	ble.w	93dc <_svfprintf_r+0x1444>
    9044:	980e      	ldr	r0, [sp, #56]	; 0x38
    9046:	3001      	adds	r0, #1
    9048:	900e      	str	r0, [sp, #56]	; 0x38
    904a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    904e:	910b      	str	r1, [sp, #44]	; 0x2c
    9050:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9052:	2b00      	cmp	r3, #0
    9054:	f000 80fd 	beq.w	9252 <_svfprintf_r+0x12ba>
    9058:	232d      	movs	r3, #45	; 0x2d
    905a:	2000      	movs	r0, #0
    905c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    9060:	9015      	str	r0, [sp, #84]	; 0x54
    9062:	f7ff b950 	b.w	8306 <_svfprintf_r+0x36e>
    9066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9068:	425b      	negs	r3, r3
    906a:	930c      	str	r3, [sp, #48]	; 0x30
    906c:	f7ff bace 	b.w	860c <_svfprintf_r+0x674>
    9070:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9072:	2000      	movs	r0, #0
    9074:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9078:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    907c:	9015      	str	r0, [sp, #84]	; 0x54
    907e:	920b      	str	r2, [sp, #44]	; 0x2c
    9080:	f7ff b940 	b.w	8304 <_svfprintf_r+0x36c>
    9084:	980a      	ldr	r0, [sp, #40]	; 0x28
    9086:	1d01      	adds	r1, r0, #4
    9088:	910a      	str	r1, [sp, #40]	; 0x28
    908a:	6806      	ldr	r6, [r0, #0]
    908c:	1e32      	subs	r2, r6, #0
    908e:	bf18      	it	ne
    9090:	2201      	movne	r2, #1
    9092:	4636      	mov	r6, r6
    9094:	f04f 0700 	mov.w	r7, #0
    9098:	f7ff b8f6 	b.w	8288 <_svfprintf_r+0x2f0>
    909c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    90a0:	bf17      	itett	ne
    90a2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    90a4:	990a      	ldreq	r1, [sp, #40]	; 0x28
    90a6:	980d      	ldrne	r0, [sp, #52]	; 0x34
    90a8:	f102 0a04 	addne.w	sl, r2, #4
    90ac:	bf11      	iteee	ne
    90ae:	6813      	ldrne	r3, [r2, #0]
    90b0:	f101 0a04 	addeq.w	sl, r1, #4
    90b4:	680b      	ldreq	r3, [r1, #0]
    90b6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    90b8:	bf14      	ite	ne
    90ba:	8018      	strhne	r0, [r3, #0]
    90bc:	601a      	streq	r2, [r3, #0]
    90be:	f7fe bf95 	b.w	7fec <_svfprintf_r+0x54>
    90c2:	9809      	ldr	r0, [sp, #36]	; 0x24
    90c4:	4659      	mov	r1, fp
    90c6:	aa37      	add	r2, sp, #220	; 0xdc
    90c8:	f7fe fed8 	bl	7e7c <__sprint_r>
    90cc:	2800      	cmp	r0, #0
    90ce:	f47f a8b1 	bne.w	8234 <_svfprintf_r+0x29c>
    90d2:	464b      	mov	r3, r9
    90d4:	e40b      	b.n	88ee <_svfprintf_r+0x956>
    90d6:	9809      	ldr	r0, [sp, #36]	; 0x24
    90d8:	2140      	movs	r1, #64	; 0x40
    90da:	f004 fd81 	bl	dbe0 <_malloc_r>
    90de:	6030      	str	r0, [r6, #0]
    90e0:	6130      	str	r0, [r6, #16]
    90e2:	2800      	cmp	r0, #0
    90e4:	f000 818d 	beq.w	9402 <_svfprintf_r+0x146a>
    90e8:	2340      	movs	r3, #64	; 0x40
    90ea:	6173      	str	r3, [r6, #20]
    90ec:	f7fe bf67 	b.w	7fbe <_svfprintf_r+0x26>
    90f0:	00012810 	.word	0x00012810
    90f4:	2003      	movs	r0, #3
    90f6:	f642 0240 	movw	r2, #10304	; 0x2840
    90fa:	f642 013c 	movw	r1, #10300	; 0x283c
    90fe:	900b      	str	r0, [sp, #44]	; 0x2c
    9100:	9814      	ldr	r0, [sp, #80]	; 0x50
    9102:	f2c0 0101 	movt	r1, #1
    9106:	f2c0 0201 	movt	r2, #1
    910a:	9315      	str	r3, [sp, #84]	; 0x54
    910c:	2847      	cmp	r0, #71	; 0x47
    910e:	bfd8      	it	le
    9110:	460a      	movle	r2, r1
    9112:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    9116:	2103      	movs	r1, #3
    9118:	9211      	str	r2, [sp, #68]	; 0x44
    911a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    911e:	910e      	str	r1, [sp, #56]	; 0x38
    9120:	f7ff b8f0 	b.w	8304 <_svfprintf_r+0x36c>
    9124:	9809      	ldr	r0, [sp, #36]	; 0x24
    9126:	4659      	mov	r1, fp
    9128:	aa37      	add	r2, sp, #220	; 0xdc
    912a:	f7fe fea7 	bl	7e7c <__sprint_r>
    912e:	2800      	cmp	r0, #0
    9130:	f47f a880 	bne.w	8234 <_svfprintf_r+0x29c>
    9134:	464b      	mov	r3, r9
    9136:	e682      	b.n	8e3e <_svfprintf_r+0xea6>
    9138:	9809      	ldr	r0, [sp, #36]	; 0x24
    913a:	4659      	mov	r1, fp
    913c:	aa37      	add	r2, sp, #220	; 0xdc
    913e:	f7fe fe9d 	bl	7e7c <__sprint_r>
    9142:	2800      	cmp	r0, #0
    9144:	f47f a876 	bne.w	8234 <_svfprintf_r+0x29c>
    9148:	464b      	mov	r3, r9
    914a:	e68e      	b.n	8e6a <_svfprintf_r+0xed2>
    914c:	4638      	mov	r0, r7
    914e:	2200      	movs	r2, #0
    9150:	2300      	movs	r3, #0
    9152:	4631      	mov	r1, r6
    9154:	f8cd c020 	str.w	ip, [sp, #32]
    9158:	f008 fc72 	bl	11a40 <__aeabi_dcmpeq>
    915c:	f8dd c020 	ldr.w	ip, [sp, #32]
    9160:	2800      	cmp	r0, #0
    9162:	f47f af23 	bne.w	8fac <_svfprintf_r+0x1014>
    9166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9168:	f1c2 0301 	rsb	r3, r2, #1
    916c:	9342      	str	r3, [sp, #264]	; 0x108
    916e:	e71e      	b.n	8fae <_svfprintf_r+0x1016>
    9170:	9809      	ldr	r0, [sp, #36]	; 0x24
    9172:	4659      	mov	r1, fp
    9174:	aa37      	add	r2, sp, #220	; 0xdc
    9176:	f7fe fe81 	bl	7e7c <__sprint_r>
    917a:	2800      	cmp	r0, #0
    917c:	f47f a85a 	bne.w	8234 <_svfprintf_r+0x29c>
    9180:	464b      	mov	r3, r9
    9182:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9184:	9811      	ldr	r0, [sp, #68]	; 0x44
    9186:	605a      	str	r2, [r3, #4]
    9188:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    918a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    918c:	6018      	str	r0, [r3, #0]
    918e:	3201      	adds	r2, #1
    9190:	9818      	ldr	r0, [sp, #96]	; 0x60
    9192:	9238      	str	r2, [sp, #224]	; 0xe0
    9194:	1809      	adds	r1, r1, r0
    9196:	2a07      	cmp	r2, #7
    9198:	9139      	str	r1, [sp, #228]	; 0xe4
    919a:	f73f a966 	bgt.w	846a <_svfprintf_r+0x4d2>
    919e:	3308      	adds	r3, #8
    91a0:	f7ff b816 	b.w	81d0 <_svfprintf_r+0x238>
    91a4:	2100      	movs	r1, #0
    91a6:	9115      	str	r1, [sp, #84]	; 0x54
    91a8:	f7fe fde4 	bl	7d74 <strlen>
    91ac:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    91b0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    91b4:	900e      	str	r0, [sp, #56]	; 0x38
    91b6:	920b      	str	r2, [sp, #44]	; 0x2c
    91b8:	f7ff b8a4 	b.w	8304 <_svfprintf_r+0x36c>
    91bc:	605c      	str	r4, [r3, #4]
    91be:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    91c0:	601f      	str	r7, [r3, #0]
    91c2:	1c51      	adds	r1, r2, #1
    91c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    91c6:	9138      	str	r1, [sp, #224]	; 0xe0
    91c8:	1912      	adds	r2, r2, r4
    91ca:	2907      	cmp	r1, #7
    91cc:	9239      	str	r2, [sp, #228]	; 0xe4
    91ce:	dccf      	bgt.n	9170 <_svfprintf_r+0x11d8>
    91d0:	3308      	adds	r3, #8
    91d2:	e7d6      	b.n	9182 <_svfprintf_r+0x11ea>
    91d4:	9916      	ldr	r1, [sp, #88]	; 0x58
    91d6:	9811      	ldr	r0, [sp, #68]	; 0x44
    91d8:	1a08      	subs	r0, r1, r0
    91da:	900e      	str	r0, [sp, #56]	; 0x38
    91dc:	f7ff b889 	b.w	82f2 <_svfprintf_r+0x35a>
    91e0:	f1b8 0f06 	cmp.w	r8, #6
    91e4:	bf34      	ite	cc
    91e6:	4641      	movcc	r1, r8
    91e8:	2106      	movcs	r1, #6
    91ea:	f642 0258 	movw	r2, #10328	; 0x2858
    91ee:	f2c0 0201 	movt	r2, #1
    91f2:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    91f6:	910e      	str	r1, [sp, #56]	; 0x38
    91f8:	9211      	str	r2, [sp, #68]	; 0x44
    91fa:	930b      	str	r3, [sp, #44]	; 0x2c
    91fc:	f7ff b963 	b.w	84c6 <_svfprintf_r+0x52e>
    9200:	9809      	ldr	r0, [sp, #36]	; 0x24
    9202:	4659      	mov	r1, fp
    9204:	aa37      	add	r2, sp, #220	; 0xdc
    9206:	f7fe fe39 	bl	7e7c <__sprint_r>
    920a:	2800      	cmp	r0, #0
    920c:	f47f a812 	bne.w	8234 <_svfprintf_r+0x29c>
    9210:	464b      	mov	r3, r9
    9212:	e43b      	b.n	8a8c <_svfprintf_r+0xaf4>
    9214:	9809      	ldr	r0, [sp, #36]	; 0x24
    9216:	4659      	mov	r1, fp
    9218:	aa37      	add	r2, sp, #220	; 0xdc
    921a:	f7fe fe2f 	bl	7e7c <__sprint_r>
    921e:	2800      	cmp	r0, #0
    9220:	f47f a808 	bne.w	8234 <_svfprintf_r+0x29c>
    9224:	464b      	mov	r3, r9
    9226:	e5af      	b.n	8d88 <_svfprintf_r+0xdf0>
    9228:	9809      	ldr	r0, [sp, #36]	; 0x24
    922a:	4659      	mov	r1, fp
    922c:	aa37      	add	r2, sp, #220	; 0xdc
    922e:	f7fe fe25 	bl	7e7c <__sprint_r>
    9232:	2800      	cmp	r0, #0
    9234:	f47e affe 	bne.w	8234 <_svfprintf_r+0x29c>
    9238:	464c      	mov	r4, r9
    923a:	e594      	b.n	8d66 <_svfprintf_r+0xdce>
    923c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    9240:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    9244:	9015      	str	r0, [sp, #84]	; 0x54
    9246:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    924a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    924e:	f7ff b859 	b.w	8304 <_svfprintf_r+0x36c>
    9252:	980e      	ldr	r0, [sp, #56]	; 0x38
    9254:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9258:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    925c:	900b      	str	r0, [sp, #44]	; 0x2c
    925e:	f7ff b851 	b.w	8304 <_svfprintf_r+0x36c>
    9262:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9264:	2a65      	cmp	r2, #101	; 0x65
    9266:	bf14      	ite	ne
    9268:	2300      	movne	r3, #0
    926a:	2301      	moveq	r3, #1
    926c:	2a45      	cmp	r2, #69	; 0x45
    926e:	bf08      	it	eq
    9270:	f043 0301 	orreq.w	r3, r3, #1
    9274:	2b00      	cmp	r3, #0
    9276:	d032      	beq.n	92de <_svfprintf_r+0x1346>
    9278:	f108 0301 	add.w	r3, r8, #1
    927c:	930b      	str	r3, [sp, #44]	; 0x2c
    927e:	2302      	movs	r3, #2
    9280:	e668      	b.n	8f54 <_svfprintf_r+0xfbc>
    9282:	9814      	ldr	r0, [sp, #80]	; 0x50
    9284:	2865      	cmp	r0, #101	; 0x65
    9286:	dd62      	ble.n	934e <_svfprintf_r+0x13b6>
    9288:	9a14      	ldr	r2, [sp, #80]	; 0x50
    928a:	2a66      	cmp	r2, #102	; 0x66
    928c:	bf1c      	itt	ne
    928e:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    9290:	930e      	strne	r3, [sp, #56]	; 0x38
    9292:	d06f      	beq.n	9374 <_svfprintf_r+0x13dc>
    9294:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9296:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9298:	429a      	cmp	r2, r3
    929a:	dc5b      	bgt.n	9354 <_svfprintf_r+0x13bc>
    929c:	f01a 0f01 	tst.w	sl, #1
    92a0:	f040 8081 	bne.w	93a6 <_svfprintf_r+0x140e>
    92a4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    92a8:	2167      	movs	r1, #103	; 0x67
    92aa:	900b      	str	r0, [sp, #44]	; 0x2c
    92ac:	9114      	str	r1, [sp, #80]	; 0x50
    92ae:	e6cf      	b.n	9050 <_svfprintf_r+0x10b8>
    92b0:	9b40      	ldr	r3, [sp, #256]	; 0x100
    92b2:	459c      	cmp	ip, r3
    92b4:	bf98      	it	ls
    92b6:	469c      	movls	ip, r3
    92b8:	f67f ae89 	bls.w	8fce <_svfprintf_r+0x1036>
    92bc:	2230      	movs	r2, #48	; 0x30
    92be:	f803 2b01 	strb.w	r2, [r3], #1
    92c2:	459c      	cmp	ip, r3
    92c4:	9340      	str	r3, [sp, #256]	; 0x100
    92c6:	d8fa      	bhi.n	92be <_svfprintf_r+0x1326>
    92c8:	e681      	b.n	8fce <_svfprintf_r+0x1036>
    92ca:	9809      	ldr	r0, [sp, #36]	; 0x24
    92cc:	4659      	mov	r1, fp
    92ce:	aa37      	add	r2, sp, #220	; 0xdc
    92d0:	f7fe fdd4 	bl	7e7c <__sprint_r>
    92d4:	2800      	cmp	r0, #0
    92d6:	f47e afad 	bne.w	8234 <_svfprintf_r+0x29c>
    92da:	464b      	mov	r3, r9
    92dc:	e577      	b.n	8dce <_svfprintf_r+0xe36>
    92de:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    92e2:	3302      	adds	r3, #2
    92e4:	e636      	b.n	8f54 <_svfprintf_r+0xfbc>
    92e6:	f246 6c67 	movw	ip, #26215	; 0x6667
    92ea:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    92ee:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    92f2:	fb8c 2103 	smull	r2, r1, ip, r3
    92f6:	17da      	asrs	r2, r3, #31
    92f8:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    92fc:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    9300:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    9304:	4613      	mov	r3, r2
    9306:	3130      	adds	r1, #48	; 0x30
    9308:	2a09      	cmp	r2, #9
    930a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    930e:	dcf0      	bgt.n	92f2 <_svfprintf_r+0x135a>
    9310:	3330      	adds	r3, #48	; 0x30
    9312:	1e42      	subs	r2, r0, #1
    9314:	b2d9      	uxtb	r1, r3
    9316:	f800 1c01 	strb.w	r1, [r0, #-1]
    931a:	9b07      	ldr	r3, [sp, #28]
    931c:	4293      	cmp	r3, r2
    931e:	bf98      	it	ls
    9320:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    9324:	f67f ae84 	bls.w	9030 <_svfprintf_r+0x1098>
    9328:	4602      	mov	r2, r0
    932a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    932e:	e001      	b.n	9334 <_svfprintf_r+0x139c>
    9330:	f812 1b01 	ldrb.w	r1, [r2], #1
    9334:	f803 1c01 	strb.w	r1, [r3, #-1]
    9338:	4619      	mov	r1, r3
    933a:	9807      	ldr	r0, [sp, #28]
    933c:	3301      	adds	r3, #1
    933e:	4290      	cmp	r0, r2
    9340:	d8f6      	bhi.n	9330 <_svfprintf_r+0x1398>
    9342:	e675      	b.n	9030 <_svfprintf_r+0x1098>
    9344:	202d      	movs	r0, #45	; 0x2d
    9346:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    934a:	9015      	str	r0, [sp, #84]	; 0x54
    934c:	e5f2      	b.n	8f34 <_svfprintf_r+0xf9c>
    934e:	9942      	ldr	r1, [sp, #264]	; 0x108
    9350:	910e      	str	r1, [sp, #56]	; 0x38
    9352:	e657      	b.n	9004 <_svfprintf_r+0x106c>
    9354:	990e      	ldr	r1, [sp, #56]	; 0x38
    9356:	9818      	ldr	r0, [sp, #96]	; 0x60
    9358:	2900      	cmp	r1, #0
    935a:	bfda      	itte	le
    935c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    935e:	f1c2 0302 	rsble	r3, r2, #2
    9362:	2301      	movgt	r3, #1
    9364:	181b      	adds	r3, r3, r0
    9366:	2167      	movs	r1, #103	; 0x67
    9368:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    936c:	930e      	str	r3, [sp, #56]	; 0x38
    936e:	9114      	str	r1, [sp, #80]	; 0x50
    9370:	920b      	str	r2, [sp, #44]	; 0x2c
    9372:	e66d      	b.n	9050 <_svfprintf_r+0x10b8>
    9374:	9842      	ldr	r0, [sp, #264]	; 0x108
    9376:	2800      	cmp	r0, #0
    9378:	900e      	str	r0, [sp, #56]	; 0x38
    937a:	dd38      	ble.n	93ee <_svfprintf_r+0x1456>
    937c:	f1b8 0f00 	cmp.w	r8, #0
    9380:	d107      	bne.n	9392 <_svfprintf_r+0x13fa>
    9382:	f01a 0f01 	tst.w	sl, #1
    9386:	bf04      	itt	eq
    9388:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    938c:	910b      	streq	r1, [sp, #44]	; 0x2c
    938e:	f43f ae5f 	beq.w	9050 <_svfprintf_r+0x10b8>
    9392:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9394:	2066      	movs	r0, #102	; 0x66
    9396:	9014      	str	r0, [sp, #80]	; 0x50
    9398:	1c53      	adds	r3, r2, #1
    939a:	4443      	add	r3, r8
    939c:	930e      	str	r3, [sp, #56]	; 0x38
    939e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    93a2:	910b      	str	r1, [sp, #44]	; 0x2c
    93a4:	e654      	b.n	9050 <_svfprintf_r+0x10b8>
    93a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    93a8:	2367      	movs	r3, #103	; 0x67
    93aa:	9314      	str	r3, [sp, #80]	; 0x50
    93ac:	3201      	adds	r2, #1
    93ae:	920e      	str	r2, [sp, #56]	; 0x38
    93b0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    93b4:	900b      	str	r0, [sp, #44]	; 0x2c
    93b6:	e64b      	b.n	9050 <_svfprintf_r+0x10b8>
    93b8:	222d      	movs	r2, #45	; 0x2d
    93ba:	425b      	negs	r3, r3
    93bc:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    93c0:	e62c      	b.n	901c <_svfprintf_r+0x1084>
    93c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    93c4:	781a      	ldrb	r2, [r3, #0]
    93c6:	f8d1 8000 	ldr.w	r8, [r1]
    93ca:	3104      	adds	r1, #4
    93cc:	910a      	str	r1, [sp, #40]	; 0x28
    93ce:	f1b8 0f00 	cmp.w	r8, #0
    93d2:	bfb8      	it	lt
    93d4:	f04f 38ff 	movlt.w	r8, #4294967295
    93d8:	f7fe be47 	b.w	806a <_svfprintf_r+0xd2>
    93dc:	f01a 0f01 	tst.w	sl, #1
    93e0:	bf04      	itt	eq
    93e2:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    93e6:	930b      	streq	r3, [sp, #44]	; 0x2c
    93e8:	f43f ae32 	beq.w	9050 <_svfprintf_r+0x10b8>
    93ec:	e62a      	b.n	9044 <_svfprintf_r+0x10ac>
    93ee:	f1b8 0f00 	cmp.w	r8, #0
    93f2:	d10e      	bne.n	9412 <_svfprintf_r+0x147a>
    93f4:	f01a 0f01 	tst.w	sl, #1
    93f8:	d10b      	bne.n	9412 <_svfprintf_r+0x147a>
    93fa:	2201      	movs	r2, #1
    93fc:	920b      	str	r2, [sp, #44]	; 0x2c
    93fe:	920e      	str	r2, [sp, #56]	; 0x38
    9400:	e626      	b.n	9050 <_svfprintf_r+0x10b8>
    9402:	9809      	ldr	r0, [sp, #36]	; 0x24
    9404:	230c      	movs	r3, #12
    9406:	f04f 31ff 	mov.w	r1, #4294967295
    940a:	910d      	str	r1, [sp, #52]	; 0x34
    940c:	6003      	str	r3, [r0, #0]
    940e:	f7fe bf1a 	b.w	8246 <_svfprintf_r+0x2ae>
    9412:	f108 0302 	add.w	r3, r8, #2
    9416:	2066      	movs	r0, #102	; 0x66
    9418:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    941c:	930e      	str	r3, [sp, #56]	; 0x38
    941e:	9014      	str	r0, [sp, #80]	; 0x50
    9420:	910b      	str	r1, [sp, #44]	; 0x2c
    9422:	e615      	b.n	9050 <_svfprintf_r+0x10b8>

00009424 <__ssrefill_r>:
    9424:	b510      	push	{r4, lr}
    9426:	460c      	mov	r4, r1
    9428:	6b49      	ldr	r1, [r1, #52]	; 0x34
    942a:	b169      	cbz	r1, 9448 <__ssrefill_r+0x24>
    942c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9430:	4299      	cmp	r1, r3
    9432:	d001      	beq.n	9438 <__ssrefill_r+0x14>
    9434:	f004 f844 	bl	d4c0 <_free_r>
    9438:	6c23      	ldr	r3, [r4, #64]	; 0x40
    943a:	2000      	movs	r0, #0
    943c:	6360      	str	r0, [r4, #52]	; 0x34
    943e:	6063      	str	r3, [r4, #4]
    9440:	b113      	cbz	r3, 9448 <__ssrefill_r+0x24>
    9442:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    9444:	6023      	str	r3, [r4, #0]
    9446:	bd10      	pop	{r4, pc}
    9448:	6922      	ldr	r2, [r4, #16]
    944a:	2100      	movs	r1, #0
    944c:	89a3      	ldrh	r3, [r4, #12]
    944e:	f04f 30ff 	mov.w	r0, #4294967295
    9452:	6061      	str	r1, [r4, #4]
    9454:	f043 0320 	orr.w	r3, r3, #32
    9458:	6022      	str	r2, [r4, #0]
    945a:	81a3      	strh	r3, [r4, #12]
    945c:	bd10      	pop	{r4, pc}
    945e:	bf00      	nop

00009460 <_sungetc_r>:
    9460:	f1b1 3fff 	cmp.w	r1, #4294967295
    9464:	b530      	push	{r4, r5, lr}
    9466:	b083      	sub	sp, #12
    9468:	d014      	beq.n	9494 <_sungetc_r+0x34>
    946a:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    946e:	b2cc      	uxtb	r4, r1
    9470:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9472:	f02c 0120 	bic.w	r1, ip, #32
    9476:	8191      	strh	r1, [r2, #12]
    9478:	b17b      	cbz	r3, 949a <_sungetc_r+0x3a>
    947a:	6851      	ldr	r1, [r2, #4]
    947c:	6b93      	ldr	r3, [r2, #56]	; 0x38
    947e:	4299      	cmp	r1, r3
    9480:	da2c      	bge.n	94dc <_sungetc_r+0x7c>
    9482:	6813      	ldr	r3, [r2, #0]
    9484:	4621      	mov	r1, r4
    9486:	1e58      	subs	r0, r3, #1
    9488:	6010      	str	r0, [r2, #0]
    948a:	f803 4c01 	strb.w	r4, [r3, #-1]
    948e:	6853      	ldr	r3, [r2, #4]
    9490:	3301      	adds	r3, #1
    9492:	6053      	str	r3, [r2, #4]
    9494:	4608      	mov	r0, r1
    9496:	b003      	add	sp, #12
    9498:	bd30      	pop	{r4, r5, pc}
    949a:	6913      	ldr	r3, [r2, #16]
    949c:	b1e3      	cbz	r3, 94d8 <_sungetc_r+0x78>
    949e:	6810      	ldr	r0, [r2, #0]
    94a0:	4283      	cmp	r3, r0
    94a2:	d204      	bcs.n	94ae <_sungetc_r+0x4e>
    94a4:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    94a8:	1e43      	subs	r3, r0, #1
    94aa:	42a1      	cmp	r1, r4
    94ac:	d00f      	beq.n	94ce <_sungetc_r+0x6e>
    94ae:	6855      	ldr	r5, [r2, #4]
    94b0:	4613      	mov	r3, r2
    94b2:	63d0      	str	r0, [r2, #60]	; 0x3c
    94b4:	4621      	mov	r1, r4
    94b6:	f102 0044 	add.w	r0, r2, #68	; 0x44
    94ba:	f803 4f46 	strb.w	r4, [r3, #70]!
    94be:	6350      	str	r0, [r2, #52]	; 0x34
    94c0:	2003      	movs	r0, #3
    94c2:	6415      	str	r5, [r2, #64]	; 0x40
    94c4:	6390      	str	r0, [r2, #56]	; 0x38
    94c6:	2001      	movs	r0, #1
    94c8:	6013      	str	r3, [r2, #0]
    94ca:	6050      	str	r0, [r2, #4]
    94cc:	e7e2      	b.n	9494 <_sungetc_r+0x34>
    94ce:	6850      	ldr	r0, [r2, #4]
    94d0:	6013      	str	r3, [r2, #0]
    94d2:	1c43      	adds	r3, r0, #1
    94d4:	6053      	str	r3, [r2, #4]
    94d6:	e7dd      	b.n	9494 <_sungetc_r+0x34>
    94d8:	6810      	ldr	r0, [r2, #0]
    94da:	e7e8      	b.n	94ae <_sungetc_r+0x4e>
    94dc:	4611      	mov	r1, r2
    94de:	9201      	str	r2, [sp, #4]
    94e0:	f001 f81c 	bl	a51c <__submore>
    94e4:	9a01      	ldr	r2, [sp, #4]
    94e6:	2800      	cmp	r0, #0
    94e8:	d0cb      	beq.n	9482 <_sungetc_r+0x22>
    94ea:	f04f 31ff 	mov.w	r1, #4294967295
    94ee:	e7d1      	b.n	9494 <_sungetc_r+0x34>

000094f0 <__ssvfscanf_r>:
    94f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94f4:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    94f8:	460c      	mov	r4, r1
    94fa:	4617      	mov	r7, r2
    94fc:	4680      	mov	r8, r0
    94fe:	9309      	str	r3, [sp, #36]	; 0x24
    9500:	f003 fea6 	bl	d250 <__sfp_lock_acquire>
    9504:	89a3      	ldrh	r3, [r4, #12]
    9506:	f240 1168 	movw	r1, #360	; 0x168
    950a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    950e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9512:	bf02      	ittt	eq
    9514:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    9518:	81a3      	strheq	r3, [r4, #12]
    951a:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    951c:	910d      	str	r1, [sp, #52]	; 0x34
    951e:	bf04      	itt	eq
    9520:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    9524:	6663      	streq	r3, [r4, #100]	; 0x64
    9526:	2000      	movs	r0, #0
    9528:	aa67      	add	r2, sp, #412	; 0x19c
    952a:	4605      	mov	r5, r0
    952c:	3203      	adds	r2, #3
    952e:	900a      	str	r0, [sp, #40]	; 0x28
    9530:	900c      	str	r0, [sp, #48]	; 0x30
    9532:	900b      	str	r0, [sp, #44]	; 0x2c
    9534:	9203      	str	r2, [sp, #12]
    9536:	783a      	ldrb	r2, [r7, #0]
    9538:	92ad      	str	r2, [sp, #692]	; 0x2b4
    953a:	b33a      	cbz	r2, 958c <__ssvfscanf_r+0x9c>
    953c:	f240 1664 	movw	r6, #356	; 0x164
    9540:	3701      	adds	r7, #1
    9542:	f2c2 0600 	movt	r6, #8192	; 0x2000
    9546:	6833      	ldr	r3, [r6, #0]
    9548:	1899      	adds	r1, r3, r2
    954a:	f891 9001 	ldrb.w	r9, [r1, #1]
    954e:	f019 0908 	ands.w	r9, r9, #8
    9552:	d023      	beq.n	959c <__ssvfscanf_r+0xac>
    9554:	6863      	ldr	r3, [r4, #4]
    9556:	e00d      	b.n	9574 <__ssvfscanf_r+0x84>
    9558:	6823      	ldr	r3, [r4, #0]
    955a:	6831      	ldr	r1, [r6, #0]
    955c:	1c5a      	adds	r2, r3, #1
    955e:	781b      	ldrb	r3, [r3, #0]
    9560:	185b      	adds	r3, r3, r1
    9562:	785b      	ldrb	r3, [r3, #1]
    9564:	f013 0f08 	tst.w	r3, #8
    9568:	d0e5      	beq.n	9536 <__ssvfscanf_r+0x46>
    956a:	6863      	ldr	r3, [r4, #4]
    956c:	3501      	adds	r5, #1
    956e:	6022      	str	r2, [r4, #0]
    9570:	3b01      	subs	r3, #1
    9572:	6063      	str	r3, [r4, #4]
    9574:	2b00      	cmp	r3, #0
    9576:	dcef      	bgt.n	9558 <__ssvfscanf_r+0x68>
    9578:	4640      	mov	r0, r8
    957a:	4621      	mov	r1, r4
    957c:	f7ff ff52 	bl	9424 <__ssrefill_r>
    9580:	2800      	cmp	r0, #0
    9582:	d0e9      	beq.n	9558 <__ssvfscanf_r+0x68>
    9584:	783a      	ldrb	r2, [r7, #0]
    9586:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9588:	2a00      	cmp	r2, #0
    958a:	d1d7      	bne.n	953c <__ssvfscanf_r+0x4c>
    958c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    958e:	f003 fe61 	bl	d254 <__sfp_lock_release>
    9592:	4628      	mov	r0, r5
    9594:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    9598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    959c:	2a25      	cmp	r2, #37	; 0x25
    959e:	d010      	beq.n	95c2 <__ssvfscanf_r+0xd2>
    95a0:	6863      	ldr	r3, [r4, #4]
    95a2:	2b00      	cmp	r3, #0
    95a4:	f340 810a 	ble.w	97bc <__ssvfscanf_r+0x2cc>
    95a8:	6823      	ldr	r3, [r4, #0]
    95aa:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    95ae:	7819      	ldrb	r1, [r3, #0]
    95b0:	4291      	cmp	r1, r2
    95b2:	d1eb      	bne.n	958c <__ssvfscanf_r+0x9c>
    95b4:	6862      	ldr	r2, [r4, #4]
    95b6:	3301      	adds	r3, #1
    95b8:	3501      	adds	r5, #1
    95ba:	6023      	str	r3, [r4, #0]
    95bc:	1e53      	subs	r3, r2, #1
    95be:	6063      	str	r3, [r4, #4]
    95c0:	e7b9      	b.n	9536 <__ssvfscanf_r+0x46>
    95c2:	783a      	ldrb	r2, [r7, #0]
    95c4:	46cb      	mov	fp, r9
    95c6:	210a      	movs	r1, #10
    95c8:	3701      	adds	r7, #1
    95ca:	2a78      	cmp	r2, #120	; 0x78
    95cc:	f200 83c4 	bhi.w	9d58 <__ssvfscanf_r+0x868>
    95d0:	f20f 0c04 	addw	ip, pc, #4
    95d4:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    95d8:	00009d7d 	.word	0x00009d7d
    95dc:	00009d59 	.word	0x00009d59
    95e0:	00009d59 	.word	0x00009d59
    95e4:	00009d59 	.word	0x00009d59
    95e8:	00009d59 	.word	0x00009d59
    95ec:	00009d59 	.word	0x00009d59
    95f0:	00009d59 	.word	0x00009d59
    95f4:	00009d59 	.word	0x00009d59
    95f8:	00009d59 	.word	0x00009d59
    95fc:	00009d59 	.word	0x00009d59
    9600:	00009d59 	.word	0x00009d59
    9604:	00009d59 	.word	0x00009d59
    9608:	00009d59 	.word	0x00009d59
    960c:	00009d59 	.word	0x00009d59
    9610:	00009d59 	.word	0x00009d59
    9614:	00009d59 	.word	0x00009d59
    9618:	00009d59 	.word	0x00009d59
    961c:	00009d59 	.word	0x00009d59
    9620:	00009d59 	.word	0x00009d59
    9624:	00009d59 	.word	0x00009d59
    9628:	00009d59 	.word	0x00009d59
    962c:	00009d59 	.word	0x00009d59
    9630:	00009d59 	.word	0x00009d59
    9634:	00009d59 	.word	0x00009d59
    9638:	00009d59 	.word	0x00009d59
    963c:	00009d59 	.word	0x00009d59
    9640:	00009d59 	.word	0x00009d59
    9644:	00009d59 	.word	0x00009d59
    9648:	00009d59 	.word	0x00009d59
    964c:	00009d59 	.word	0x00009d59
    9650:	00009d59 	.word	0x00009d59
    9654:	00009d59 	.word	0x00009d59
    9658:	00009d59 	.word	0x00009d59
    965c:	00009d59 	.word	0x00009d59
    9660:	00009d59 	.word	0x00009d59
    9664:	00009d59 	.word	0x00009d59
    9668:	00009d59 	.word	0x00009d59
    966c:	000095a1 	.word	0x000095a1
    9670:	00009d59 	.word	0x00009d59
    9674:	00009d59 	.word	0x00009d59
    9678:	00009d59 	.word	0x00009d59
    967c:	00009d59 	.word	0x00009d59
    9680:	00009d87 	.word	0x00009d87
    9684:	00009d59 	.word	0x00009d59
    9688:	00009d59 	.word	0x00009d59
    968c:	00009d59 	.word	0x00009d59
    9690:	00009d59 	.word	0x00009d59
    9694:	00009d59 	.word	0x00009d59
    9698:	00009d8f 	.word	0x00009d8f
    969c:	00009d8f 	.word	0x00009d8f
    96a0:	00009d8f 	.word	0x00009d8f
    96a4:	00009d8f 	.word	0x00009d8f
    96a8:	00009d8f 	.word	0x00009d8f
    96ac:	00009d8f 	.word	0x00009d8f
    96b0:	00009d8f 	.word	0x00009d8f
    96b4:	00009d8f 	.word	0x00009d8f
    96b8:	00009d8f 	.word	0x00009d8f
    96bc:	00009d8f 	.word	0x00009d8f
    96c0:	00009d59 	.word	0x00009d59
    96c4:	00009d59 	.word	0x00009d59
    96c8:	00009d59 	.word	0x00009d59
    96cc:	00009d59 	.word	0x00009d59
    96d0:	00009d59 	.word	0x00009d59
    96d4:	00009d59 	.word	0x00009d59
    96d8:	00009d59 	.word	0x00009d59
    96dc:	00009d59 	.word	0x00009d59
    96e0:	00009d59 	.word	0x00009d59
    96e4:	00009d59 	.word	0x00009d59
    96e8:	000097e3 	.word	0x000097e3
    96ec:	00009d9d 	.word	0x00009d9d
    96f0:	00009d59 	.word	0x00009d59
    96f4:	00009d9d 	.word	0x00009d9d
    96f8:	00009d59 	.word	0x00009d59
    96fc:	00009d59 	.word	0x00009d59
    9700:	00009d59 	.word	0x00009d59
    9704:	00009d59 	.word	0x00009d59
    9708:	00009da5 	.word	0x00009da5
    970c:	00009d59 	.word	0x00009d59
    9710:	00009d59 	.word	0x00009d59
    9714:	00009dad 	.word	0x00009dad
    9718:	00009d59 	.word	0x00009d59
    971c:	00009d59 	.word	0x00009d59
    9720:	00009d59 	.word	0x00009d59
    9724:	00009d59 	.word	0x00009d59
    9728:	00009d59 	.word	0x00009d59
    972c:	00009d59 	.word	0x00009d59
    9730:	00009d59 	.word	0x00009d59
    9734:	00009d59 	.word	0x00009d59
    9738:	00009dc7 	.word	0x00009dc7
    973c:	00009d59 	.word	0x00009d59
    9740:	00009d59 	.word	0x00009d59
    9744:	00009de5 	.word	0x00009de5
    9748:	00009d59 	.word	0x00009d59
    974c:	00009d59 	.word	0x00009d59
    9750:	00009d59 	.word	0x00009d59
    9754:	00009d59 	.word	0x00009d59
    9758:	00009d59 	.word	0x00009d59
    975c:	00009d59 	.word	0x00009d59
    9760:	00009d59 	.word	0x00009d59
    9764:	00009dfb 	.word	0x00009dfb
    9768:	000097e7 	.word	0x000097e7
    976c:	00009d9d 	.word	0x00009d9d
    9770:	00009d9d 	.word	0x00009d9d
    9774:	00009d9d 	.word	0x00009d9d
    9778:	00009cbd 	.word	0x00009cbd
    977c:	00009cc5 	.word	0x00009cc5
    9780:	00009d59 	.word	0x00009d59
    9784:	00009d59 	.word	0x00009d59
    9788:	00009cdb 	.word	0x00009cdb
    978c:	00009d59 	.word	0x00009d59
    9790:	00009cef 	.word	0x00009cef
    9794:	00009d0b 	.word	0x00009d0b
    9798:	00009d21 	.word	0x00009d21
    979c:	00009d59 	.word	0x00009d59
    97a0:	00009d59 	.word	0x00009d59
    97a4:	00009d3b 	.word	0x00009d3b
    97a8:	00009d59 	.word	0x00009d59
    97ac:	00009d43 	.word	0x00009d43
    97b0:	00009d59 	.word	0x00009d59
    97b4:	00009d59 	.word	0x00009d59
    97b8:	00009dc7 	.word	0x00009dc7
    97bc:	4640      	mov	r0, r8
    97be:	4621      	mov	r1, r4
    97c0:	f7ff fe30 	bl	9424 <__ssrefill_r>
    97c4:	2800      	cmp	r0, #0
    97c6:	f43f aeef 	beq.w	95a8 <__ssvfscanf_r+0xb8>
    97ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    97cc:	f003 fd42 	bl	d254 <__sfp_lock_release>
    97d0:	b125      	cbz	r5, 97dc <__ssvfscanf_r+0x2ec>
    97d2:	89a3      	ldrh	r3, [r4, #12]
    97d4:	f013 0f40 	tst.w	r3, #64	; 0x40
    97d8:	f43f aedb 	beq.w	9592 <__ssvfscanf_r+0xa2>
    97dc:	f04f 35ff 	mov.w	r5, #4294967295
    97e0:	e6d7      	b.n	9592 <__ssvfscanf_r+0xa2>
    97e2:	f049 0901 	orr.w	r9, r9, #1
    97e6:	46da      	mov	sl, fp
    97e8:	f240 6221 	movw	r2, #1569	; 0x621
    97ec:	f2c0 0201 	movt	r2, #1
    97f0:	230a      	movs	r3, #10
    97f2:	f04f 0c03 	mov.w	ip, #3
    97f6:	920b      	str	r2, [sp, #44]	; 0x2c
    97f8:	930a      	str	r3, [sp, #40]	; 0x28
    97fa:	f8cd c020 	str.w	ip, [sp, #32]
    97fe:	6863      	ldr	r3, [r4, #4]
    9800:	2b00      	cmp	r3, #0
    9802:	f340 824a 	ble.w	9c9a <__ssvfscanf_r+0x7aa>
    9806:	f019 0f40 	tst.w	r9, #64	; 0x40
    980a:	bf08      	it	eq
    980c:	6823      	ldreq	r3, [r4, #0]
    980e:	d012      	beq.n	9836 <__ssvfscanf_r+0x346>
    9810:	9a08      	ldr	r2, [sp, #32]
    9812:	1e53      	subs	r3, r2, #1
    9814:	2b03      	cmp	r3, #3
    9816:	f200 80d7 	bhi.w	99c8 <__ssvfscanf_r+0x4d8>
    981a:	e8df f013 	tbh	[pc, r3, lsl #1]
    981e:	01aa      	.short	0x01aa
    9820:	001d0094 	.word	0x001d0094
    9824:	0136      	.short	0x0136
    9826:	4640      	mov	r0, r8
    9828:	4621      	mov	r1, r4
    982a:	f7ff fdfb 	bl	9424 <__ssrefill_r>
    982e:	2800      	cmp	r0, #0
    9830:	d1cb      	bne.n	97ca <__ssvfscanf_r+0x2da>
    9832:	6823      	ldr	r3, [r4, #0]
    9834:	3501      	adds	r5, #1
    9836:	7819      	ldrb	r1, [r3, #0]
    9838:	3301      	adds	r3, #1
    983a:	6832      	ldr	r2, [r6, #0]
    983c:	188a      	adds	r2, r1, r2
    983e:	7852      	ldrb	r2, [r2, #1]
    9840:	f012 0f08 	tst.w	r2, #8
    9844:	d0e4      	beq.n	9810 <__ssvfscanf_r+0x320>
    9846:	6862      	ldr	r2, [r4, #4]
    9848:	3a01      	subs	r2, #1
    984a:	6062      	str	r2, [r4, #4]
    984c:	2a00      	cmp	r2, #0
    984e:	bfc8      	it	gt
    9850:	6023      	strgt	r3, [r4, #0]
    9852:	dde8      	ble.n	9826 <__ssvfscanf_r+0x336>
    9854:	3501      	adds	r5, #1
    9856:	e7ee      	b.n	9836 <__ssvfscanf_r+0x346>
    9858:	f10b 33ff 	add.w	r3, fp, #4294967295
    985c:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    9860:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9864:	f642 0364 	movw	r3, #10340	; 0x2864
    9868:	bf88      	it	hi
    986a:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    986e:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    9872:	f2c0 0301 	movt	r3, #1
    9876:	970e      	str	r7, [sp, #56]	; 0x38
    9878:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    987a:	bf92      	itee	ls
    987c:	f04f 0b00 	movls.w	fp, #0
    9880:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    9884:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9888:	462a      	mov	r2, r5
    988a:	2600      	movs	r6, #0
    988c:	464d      	mov	r5, r9
    988e:	9608      	str	r6, [sp, #32]
    9890:	4699      	mov	r9, r3
    9892:	4666      	mov	r6, ip
    9894:	f8d4 c000 	ldr.w	ip, [r4]
    9898:	f89c 0000 	ldrb.w	r0, [ip]
    989c:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    98a0:	294d      	cmp	r1, #77	; 0x4d
    98a2:	f200 81a7 	bhi.w	9bf4 <__ssvfscanf_r+0x704>
    98a6:	e8df f011 	tbh	[pc, r1, lsl #1]
    98aa:	01c7      	.short	0x01c7
    98ac:	01c701a5 	.word	0x01c701a5
    98b0:	01a501a5 	.word	0x01a501a5
    98b4:	01cd01d2 	.word	0x01cd01d2
    98b8:	01cd01cd 	.word	0x01cd01cd
    98bc:	01cd01cd 	.word	0x01cd01cd
    98c0:	01cd01cd 	.word	0x01cd01cd
    98c4:	01f101f1 	.word	0x01f101f1
    98c8:	01a501a5 	.word	0x01a501a5
    98cc:	01a501a5 	.word	0x01a501a5
    98d0:	01a501a5 	.word	0x01a501a5
    98d4:	01ec01a5 	.word	0x01ec01a5
    98d8:	01ec01ec 	.word	0x01ec01ec
    98dc:	01ec01ec 	.word	0x01ec01ec
    98e0:	01a501ec 	.word	0x01a501ec
    98e4:	01a501a5 	.word	0x01a501a5
    98e8:	01a501a5 	.word	0x01a501a5
    98ec:	01a501a5 	.word	0x01a501a5
    98f0:	01a501a5 	.word	0x01a501a5
    98f4:	01a501a5 	.word	0x01a501a5
    98f8:	01a501a5 	.word	0x01a501a5
    98fc:	01a501a5 	.word	0x01a501a5
    9900:	01a501a5 	.word	0x01a501a5
    9904:	01a5018c 	.word	0x01a5018c
    9908:	01a501a5 	.word	0x01a501a5
    990c:	01a501a5 	.word	0x01a501a5
    9910:	01a501a5 	.word	0x01a501a5
    9914:	01ec01a5 	.word	0x01ec01a5
    9918:	01ec01ec 	.word	0x01ec01ec
    991c:	01ec01ec 	.word	0x01ec01ec
    9920:	01a501ec 	.word	0x01a501ec
    9924:	01a501a5 	.word	0x01a501a5
    9928:	01a501a5 	.word	0x01a501a5
    992c:	01a501a5 	.word	0x01a501a5
    9930:	01a501a5 	.word	0x01a501a5
    9934:	01a501a5 	.word	0x01a501a5
    9938:	01a501a5 	.word	0x01a501a5
    993c:	01a501a5 	.word	0x01a501a5
    9940:	01a501a5 	.word	0x01a501a5
    9944:	018c      	.short	0x018c
    9946:	f1bb 0f00 	cmp.w	fp, #0
    994a:	bf14      	ite	ne
    994c:	46da      	movne	sl, fp
    994e:	f04f 3aff 	moveq.w	sl, #4294967295
    9952:	f019 0301 	ands.w	r3, r9, #1
    9956:	f000 83ed 	beq.w	a134 <__ssvfscanf_r+0xc44>
    995a:	f019 0010 	ands.w	r0, r9, #16
    995e:	9008      	str	r0, [sp, #32]
    9960:	bf18      	it	ne
    9962:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    9966:	d104      	bne.n	9972 <__ssvfscanf_r+0x482>
    9968:	9909      	ldr	r1, [sp, #36]	; 0x24
    996a:	f8d1 b000 	ldr.w	fp, [r1]
    996e:	3104      	adds	r1, #4
    9970:	9109      	str	r1, [sp, #36]	; 0x24
    9972:	463b      	mov	r3, r7
    9974:	f04f 0900 	mov.w	r9, #0
    9978:	462f      	mov	r7, r5
    997a:	465d      	mov	r5, fp
    997c:	469b      	mov	fp, r3
    997e:	960e      	str	r6, [sp, #56]	; 0x38
    9980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    9982:	6822      	ldr	r2, [r4, #0]
    9984:	6819      	ldr	r1, [r3, #0]
    9986:	7813      	ldrb	r3, [r2, #0]
    9988:	1859      	adds	r1, r3, r1
    998a:	7849      	ldrb	r1, [r1, #1]
    998c:	f081 0108 	eor.w	r1, r1, #8
    9990:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    9994:	f1ba 0f00 	cmp.w	sl, #0
    9998:	bf0c      	ite	eq
    999a:	2100      	moveq	r1, #0
    999c:	f001 0101 	andne.w	r1, r1, #1
    99a0:	2900      	cmp	r1, #0
    99a2:	f040 8446 	bne.w	a232 <__ssvfscanf_r+0xd42>
    99a6:	465b      	mov	r3, fp
    99a8:	46ab      	mov	fp, r5
    99aa:	463d      	mov	r5, r7
    99ac:	461f      	mov	r7, r3
    99ae:	9e08      	ldr	r6, [sp, #32]
    99b0:	2e00      	cmp	r6, #0
    99b2:	f47f adc0 	bne.w	9536 <__ssvfscanf_r+0x46>
    99b6:	f8cb 6000 	str.w	r6, [fp]
    99ba:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    99be:	f10c 0c01 	add.w	ip, ip, #1
    99c2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    99c6:	e5b6      	b.n	9536 <__ssvfscanf_r+0x46>
    99c8:	f1bb 0f00 	cmp.w	fp, #0
    99cc:	bf14      	ite	ne
    99ce:	46da      	movne	sl, fp
    99d0:	f04f 0a01 	moveq.w	sl, #1
    99d4:	f019 0601 	ands.w	r6, r9, #1
    99d8:	f000 835a 	beq.w	a090 <__ssvfscanf_r+0xba0>
    99dc:	f019 0010 	ands.w	r0, r9, #16
    99e0:	9008      	str	r0, [sp, #32]
    99e2:	bf18      	it	ne
    99e4:	f04f 0900 	movne.w	r9, #0
    99e8:	d104      	bne.n	99f4 <__ssvfscanf_r+0x504>
    99ea:	9909      	ldr	r1, [sp, #36]	; 0x24
    99ec:	f8d1 9000 	ldr.w	r9, [r1]
    99f0:	3104      	adds	r1, #4
    99f2:	9109      	str	r1, [sp, #36]	; 0x24
    99f4:	462b      	mov	r3, r5
    99f6:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    99fa:	46c1      	mov	r9, r8
    99fc:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    9a00:	4655      	mov	r5, sl
    9a02:	2600      	movs	r6, #0
    9a04:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    9a08:	469a      	mov	sl, r3
    9a0a:	970e      	str	r7, [sp, #56]	; 0x38
    9a0c:	f8d8 3000 	ldr.w	r3, [r8]
    9a10:	429e      	cmp	r6, r3
    9a12:	f43f aeda 	beq.w	97ca <__ssvfscanf_r+0x2da>
    9a16:	6823      	ldr	r3, [r4, #0]
    9a18:	2100      	movs	r1, #0
    9a1a:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9a1e:	2208      	movs	r2, #8
    9a20:	a8ab      	add	r0, sp, #684	; 0x2ac
    9a22:	afab      	add	r7, sp, #684	; 0x2ac
    9a24:	f813 cb01 	ldrb.w	ip, [r3], #1
    9a28:	f10e 3eff 	add.w	lr, lr, #4294967295
    9a2c:	f8c4 e004 	str.w	lr, [r4, #4]
    9a30:	f80b c006 	strb.w	ip, [fp, r6]
    9a34:	3601      	adds	r6, #1
    9a36:	6023      	str	r3, [r4, #0]
    9a38:	f004 fd4c 	bl	e4d4 <memset>
    9a3c:	4648      	mov	r0, r9
    9a3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9a40:	465a      	mov	r2, fp
    9a42:	4633      	mov	r3, r6
    9a44:	9700      	str	r7, [sp, #0]
    9a46:	f004 fb9d 	bl	e184 <_mbrtowc_r>
    9a4a:	f1b0 3fff 	cmp.w	r0, #4294967295
    9a4e:	f43f aebc 	beq.w	97ca <__ssvfscanf_r+0x2da>
    9a52:	2800      	cmp	r0, #0
    9a54:	f040 83b9 	bne.w	a1ca <__ssvfscanf_r+0xcda>
    9a58:	9808      	ldr	r0, [sp, #32]
    9a5a:	b908      	cbnz	r0, 9a60 <__ssvfscanf_r+0x570>
    9a5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9a5e:	6008      	str	r0, [r1, #0]
    9a60:	9a08      	ldr	r2, [sp, #32]
    9a62:	44b2      	add	sl, r6
    9a64:	3d01      	subs	r5, #1
    9a66:	2a00      	cmp	r2, #0
    9a68:	f000 83b9 	beq.w	a1de <__ssvfscanf_r+0xcee>
    9a6c:	2600      	movs	r6, #0
    9a6e:	6863      	ldr	r3, [r4, #4]
    9a70:	2b00      	cmp	r3, #0
    9a72:	f340 8350 	ble.w	a116 <__ssvfscanf_r+0xc26>
    9a76:	2d00      	cmp	r5, #0
    9a78:	d1c8      	bne.n	9a0c <__ssvfscanf_r+0x51c>
    9a7a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9a7c:	4655      	mov	r5, sl
    9a7e:	46c8      	mov	r8, r9
    9a80:	9e08      	ldr	r6, [sp, #32]
    9a82:	2e00      	cmp	r6, #0
    9a84:	f47f ad57 	bne.w	9536 <__ssvfscanf_r+0x46>
    9a88:	e797      	b.n	99ba <__ssvfscanf_r+0x4ca>
    9a8a:	f10b 33ff 	add.w	r3, fp, #4294967295
    9a8e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9a92:	f200 82f7 	bhi.w	a084 <__ssvfscanf_r+0xb94>
    9a96:	2200      	movs	r2, #0
    9a98:	f04f 0b00 	mov.w	fp, #0
    9a9c:	4641      	mov	r1, r8
    9a9e:	9711      	str	r7, [sp, #68]	; 0x44
    9aa0:	4690      	mov	r8, r2
    9aa2:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    9aa6:	ae13      	add	r6, sp, #76	; 0x4c
    9aa8:	465b      	mov	r3, fp
    9aaa:	465f      	mov	r7, fp
    9aac:	460a      	mov	r2, r1
    9aae:	f8cd b020 	str.w	fp, [sp, #32]
    9ab2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    9ab6:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    9aba:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    9abe:	f8d4 e000 	ldr.w	lr, [r4]
    9ac2:	f89e 0000 	ldrb.w	r0, [lr]
    9ac6:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    9aca:	294e      	cmp	r1, #78	; 0x4e
    9acc:	f200 81d6 	bhi.w	9e7c <__ssvfscanf_r+0x98c>
    9ad0:	e8df f011 	tbh	[pc, r1, lsl #1]
    9ad4:	01d4025d 	.word	0x01d4025d
    9ad8:	0255025d 	.word	0x0255025d
    9adc:	024501d4 	.word	0x024501d4
    9ae0:	01be01be 	.word	0x01be01be
    9ae4:	01be01be 	.word	0x01be01be
    9ae8:	01be01be 	.word	0x01be01be
    9aec:	01be01be 	.word	0x01be01be
    9af0:	01d401be 	.word	0x01d401be
    9af4:	01d401d4 	.word	0x01d401d4
    9af8:	01d401d4 	.word	0x01d401d4
    9afc:	01d401d4 	.word	0x01d401d4
    9b00:	01d402d3 	.word	0x01d402d3
    9b04:	01d401d4 	.word	0x01d401d4
    9b08:	02b302ba 	.word	0x02b302ba
    9b0c:	01d401d4 	.word	0x01d401d4
    9b10:	01d40296 	.word	0x01d40296
    9b14:	01d401d4 	.word	0x01d401d4
    9b18:	026b01d4 	.word	0x026b01d4
    9b1c:	01d401d4 	.word	0x01d401d4
    9b20:	01d401d4 	.word	0x01d401d4
    9b24:	026401d4 	.word	0x026401d4
    9b28:	01d401d4 	.word	0x01d401d4
    9b2c:	01d401d4 	.word	0x01d401d4
    9b30:	01d4028f 	.word	0x01d4028f
    9b34:	01d401d4 	.word	0x01d401d4
    9b38:	01d401d4 	.word	0x01d401d4
    9b3c:	01d401d4 	.word	0x01d401d4
    9b40:	01d402d3 	.word	0x01d402d3
    9b44:	01d401d4 	.word	0x01d401d4
    9b48:	02b302ba 	.word	0x02b302ba
    9b4c:	01d401d4 	.word	0x01d401d4
    9b50:	01d40296 	.word	0x01d40296
    9b54:	01d401d4 	.word	0x01d401d4
    9b58:	026b01d4 	.word	0x026b01d4
    9b5c:	01d401d4 	.word	0x01d401d4
    9b60:	01d401d4 	.word	0x01d401d4
    9b64:	026401d4 	.word	0x026401d4
    9b68:	01d401d4 	.word	0x01d401d4
    9b6c:	01d401d4 	.word	0x01d401d4
    9b70:	028f      	.short	0x028f
    9b72:	f1bb 0f00 	cmp.w	fp, #0
    9b76:	bf14      	ite	ne
    9b78:	46da      	movne	sl, fp
    9b7a:	f04f 3aff 	moveq.w	sl, #4294967295
    9b7e:	f019 0f10 	tst.w	r9, #16
    9b82:	f000 8140 	beq.w	9e06 <__ssvfscanf_r+0x916>
    9b86:	6823      	ldr	r3, [r4, #0]
    9b88:	2600      	movs	r6, #0
    9b8a:	781a      	ldrb	r2, [r3, #0]
    9b8c:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    9b90:	3301      	adds	r3, #1
    9b92:	f81c 2002 	ldrb.w	r2, [ip, r2]
    9b96:	2a00      	cmp	r2, #0
    9b98:	f000 83b8 	beq.w	a30c <__ssvfscanf_r+0xe1c>
    9b9c:	6862      	ldr	r2, [r4, #4]
    9b9e:	3601      	adds	r6, #1
    9ba0:	6023      	str	r3, [r4, #0]
    9ba2:	3a01      	subs	r2, #1
    9ba4:	45b2      	cmp	sl, r6
    9ba6:	6062      	str	r2, [r4, #4]
    9ba8:	f000 82b2 	beq.w	a110 <__ssvfscanf_r+0xc20>
    9bac:	2a00      	cmp	r2, #0
    9bae:	dcec      	bgt.n	9b8a <__ssvfscanf_r+0x69a>
    9bb0:	4640      	mov	r0, r8
    9bb2:	4621      	mov	r1, r4
    9bb4:	f7ff fc36 	bl	9424 <__ssrefill_r>
    9bb8:	2800      	cmp	r0, #0
    9bba:	f040 82a9 	bne.w	a110 <__ssvfscanf_r+0xc20>
    9bbe:	6823      	ldr	r3, [r4, #0]
    9bc0:	e7e3      	b.n	9b8a <__ssvfscanf_r+0x69a>
    9bc2:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    9bc6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    9bca:	d113      	bne.n	9bf4 <__ssvfscanf_r+0x704>
    9bcc:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    9bd0:	2710      	movs	r7, #16
    9bd2:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    9bd6:	f805 0b01 	strb.w	r0, [r5], #1
    9bda:	6861      	ldr	r1, [r4, #4]
    9bdc:	3901      	subs	r1, #1
    9bde:	6061      	str	r1, [r4, #4]
    9be0:	2900      	cmp	r1, #0
    9be2:	bfc4      	itt	gt
    9be4:	f10c 0101 	addgt.w	r1, ip, #1
    9be8:	6021      	strgt	r1, [r4, #0]
    9bea:	dd5e      	ble.n	9caa <__ssvfscanf_r+0x7ba>
    9bec:	f1ba 0a01 	subs.w	sl, sl, #1
    9bf0:	f47f ae50 	bne.w	9894 <__ssvfscanf_r+0x3a4>
    9bf4:	f416 7f80 	tst.w	r6, #256	; 0x100
    9bf8:	46a9      	mov	r9, r5
    9bfa:	970a      	str	r7, [sp, #40]	; 0x28
    9bfc:	46b4      	mov	ip, r6
    9bfe:	4615      	mov	r5, r2
    9c00:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9c02:	d00f      	beq.n	9c24 <__ssvfscanf_r+0x734>
    9c04:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    9c08:	45ca      	cmp	sl, r9
    9c0a:	d208      	bcs.n	9c1e <__ssvfscanf_r+0x72e>
    9c0c:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    9c10:	4640      	mov	r0, r8
    9c12:	4622      	mov	r2, r4
    9c14:	9607      	str	r6, [sp, #28]
    9c16:	f7ff fc23 	bl	9460 <_sungetc_r>
    9c1a:	f8dd c01c 	ldr.w	ip, [sp, #28]
    9c1e:	45ca      	cmp	sl, r9
    9c20:	f43f acb4 	beq.w	958c <__ssvfscanf_r+0x9c>
    9c24:	f01c 0210 	ands.w	r2, ip, #16
    9c28:	f000 8354 	beq.w	a2d4 <__ssvfscanf_r+0xde4>
    9c2c:	ab13      	add	r3, sp, #76	; 0x4c
    9c2e:	9808      	ldr	r0, [sp, #32]
    9c30:	1aed      	subs	r5, r5, r3
    9c32:	182d      	adds	r5, r5, r0
    9c34:	444d      	add	r5, r9
    9c36:	e47e      	b.n	9536 <__ssvfscanf_r+0x46>
    9c38:	f016 0f80 	tst.w	r6, #128	; 0x80
    9c3c:	d0da      	beq.n	9bf4 <__ssvfscanf_r+0x704>
    9c3e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    9c42:	e7c8      	b.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c44:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    9c48:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    9c4c:	e7c3      	b.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c4e:	f416 6f00 	tst.w	r6, #2048	; 0x800
    9c52:	d0c0      	beq.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c54:	b917      	cbnz	r7, 9c5c <__ssvfscanf_r+0x76c>
    9c56:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    9c5a:	3708      	adds	r7, #8
    9c5c:	f416 6f80 	tst.w	r6, #1024	; 0x400
    9c60:	bf18      	it	ne
    9c62:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    9c66:	d1b6      	bne.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c68:	f1bb 0f00 	cmp.w	fp, #0
    9c6c:	d003      	beq.n	9c76 <__ssvfscanf_r+0x786>
    9c6e:	f10b 3bff 	add.w	fp, fp, #4294967295
    9c72:	f10a 0a01 	add.w	sl, sl, #1
    9c76:	9808      	ldr	r0, [sp, #32]
    9c78:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    9c7c:	3001      	adds	r0, #1
    9c7e:	9008      	str	r0, [sp, #32]
    9c80:	e7ab      	b.n	9bda <__ssvfscanf_r+0x6ea>
    9c82:	2f0a      	cmp	r7, #10
    9c84:	ddb6      	ble.n	9bf4 <__ssvfscanf_r+0x704>
    9c86:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    9c8a:	e7a4      	b.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c8c:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    9c90:	2f08      	cmp	r7, #8
    9c92:	ddaf      	ble.n	9bf4 <__ssvfscanf_r+0x704>
    9c94:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    9c98:	e79d      	b.n	9bd6 <__ssvfscanf_r+0x6e6>
    9c9a:	4640      	mov	r0, r8
    9c9c:	4621      	mov	r1, r4
    9c9e:	f7ff fbc1 	bl	9424 <__ssrefill_r>
    9ca2:	2800      	cmp	r0, #0
    9ca4:	f43f adaf 	beq.w	9806 <__ssvfscanf_r+0x316>
    9ca8:	e58f      	b.n	97ca <__ssvfscanf_r+0x2da>
    9caa:	4640      	mov	r0, r8
    9cac:	4621      	mov	r1, r4
    9cae:	9207      	str	r2, [sp, #28]
    9cb0:	f7ff fbb8 	bl	9424 <__ssrefill_r>
    9cb4:	9a07      	ldr	r2, [sp, #28]
    9cb6:	2800      	cmp	r0, #0
    9cb8:	d098      	beq.n	9bec <__ssvfscanf_r+0x6fc>
    9cba:	e79b      	b.n	9bf4 <__ssvfscanf_r+0x704>
    9cbc:	f049 0904 	orr.w	r9, r9, #4
    9cc0:	783a      	ldrb	r2, [r7, #0]
    9cc2:	e481      	b.n	95c8 <__ssvfscanf_r+0xd8>
    9cc4:	f240 6021 	movw	r0, #1569	; 0x621
    9cc8:	2100      	movs	r1, #0
    9cca:	f2c0 0001 	movt	r0, #1
    9cce:	2203      	movs	r2, #3
    9cd0:	46da      	mov	sl, fp
    9cd2:	900b      	str	r0, [sp, #44]	; 0x2c
    9cd4:	910a      	str	r1, [sp, #40]	; 0x28
    9cd6:	9208      	str	r2, [sp, #32]
    9cd8:	e591      	b.n	97fe <__ssvfscanf_r+0x30e>
    9cda:	783a      	ldrb	r2, [r7, #0]
    9cdc:	2a6c      	cmp	r2, #108	; 0x6c
    9cde:	bf0a      	itet	eq
    9ce0:	f049 0902 	orreq.w	r9, r9, #2
    9ce4:	f049 0901 	orrne.w	r9, r9, #1
    9ce8:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    9cec:	e46c      	b.n	95c8 <__ssvfscanf_r+0xd8>
    9cee:	f019 0f10 	tst.w	r9, #16
    9cf2:	f47f ac20 	bne.w	9536 <__ssvfscanf_r+0x46>
    9cf6:	f019 0f04 	tst.w	r9, #4
    9cfa:	f000 8377 	beq.w	a3ec <__ssvfscanf_r+0xefc>
    9cfe:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9d00:	6833      	ldr	r3, [r6, #0]
    9d02:	3604      	adds	r6, #4
    9d04:	9609      	str	r6, [sp, #36]	; 0x24
    9d06:	801d      	strh	r5, [r3, #0]
    9d08:	e415      	b.n	9536 <__ssvfscanf_r+0x46>
    9d0a:	f640 1369 	movw	r3, #2409	; 0x969
    9d0e:	2008      	movs	r0, #8
    9d10:	f2c0 0301 	movt	r3, #1
    9d14:	2103      	movs	r1, #3
    9d16:	46da      	mov	sl, fp
    9d18:	930b      	str	r3, [sp, #44]	; 0x2c
    9d1a:	900a      	str	r0, [sp, #40]	; 0x28
    9d1c:	9108      	str	r1, [sp, #32]
    9d1e:	e56e      	b.n	97fe <__ssvfscanf_r+0x30e>
    9d20:	f640 1069 	movw	r0, #2409	; 0x969
    9d24:	2110      	movs	r1, #16
    9d26:	f2c0 0001 	movt	r0, #1
    9d2a:	2203      	movs	r2, #3
    9d2c:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    9d30:	900b      	str	r0, [sp, #44]	; 0x2c
    9d32:	46da      	mov	sl, fp
    9d34:	910a      	str	r1, [sp, #40]	; 0x28
    9d36:	9208      	str	r2, [sp, #32]
    9d38:	e561      	b.n	97fe <__ssvfscanf_r+0x30e>
    9d3a:	2102      	movs	r1, #2
    9d3c:	46da      	mov	sl, fp
    9d3e:	9108      	str	r1, [sp, #32]
    9d40:	e55d      	b.n	97fe <__ssvfscanf_r+0x30e>
    9d42:	f640 1069 	movw	r0, #2409	; 0x969
    9d46:	210a      	movs	r1, #10
    9d48:	f2c0 0001 	movt	r0, #1
    9d4c:	2203      	movs	r2, #3
    9d4e:	46da      	mov	sl, fp
    9d50:	900b      	str	r0, [sp, #44]	; 0x2c
    9d52:	910a      	str	r1, [sp, #40]	; 0x28
    9d54:	9208      	str	r2, [sp, #32]
    9d56:	e552      	b.n	97fe <__ssvfscanf_r+0x30e>
    9d58:	18d3      	adds	r3, r2, r3
    9d5a:	46da      	mov	sl, fp
    9d5c:	785b      	ldrb	r3, [r3, #1]
    9d5e:	f013 0f01 	tst.w	r3, #1
    9d62:	f240 6321 	movw	r3, #1569	; 0x621
    9d66:	bf18      	it	ne
    9d68:	f049 0901 	orrne.w	r9, r9, #1
    9d6c:	f2c0 0301 	movt	r3, #1
    9d70:	200a      	movs	r0, #10
    9d72:	2103      	movs	r1, #3
    9d74:	930b      	str	r3, [sp, #44]	; 0x2c
    9d76:	900a      	str	r0, [sp, #40]	; 0x28
    9d78:	9108      	str	r1, [sp, #32]
    9d7a:	e540      	b.n	97fe <__ssvfscanf_r+0x30e>
    9d7c:	f003 fa6a 	bl	d254 <__sfp_lock_release>
    9d80:	f04f 35ff 	mov.w	r5, #4294967295
    9d84:	e405      	b.n	9592 <__ssvfscanf_r+0xa2>
    9d86:	f049 0910 	orr.w	r9, r9, #16
    9d8a:	783a      	ldrb	r2, [r7, #0]
    9d8c:	e41c      	b.n	95c8 <__ssvfscanf_r+0xd8>
    9d8e:	fb01 fb0b 	mul.w	fp, r1, fp
    9d92:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    9d96:	4493      	add	fp, r2
    9d98:	783a      	ldrb	r2, [r7, #0]
    9d9a:	e415      	b.n	95c8 <__ssvfscanf_r+0xd8>
    9d9c:	2004      	movs	r0, #4
    9d9e:	46da      	mov	sl, fp
    9da0:	9008      	str	r0, [sp, #32]
    9da2:	e52c      	b.n	97fe <__ssvfscanf_r+0x30e>
    9da4:	f049 0902 	orr.w	r9, r9, #2
    9da8:	783a      	ldrb	r2, [r7, #0]
    9daa:	e40d      	b.n	95c8 <__ssvfscanf_r+0xd8>
    9dac:	f640 1369 	movw	r3, #2409	; 0x969
    9db0:	2008      	movs	r0, #8
    9db2:	f2c0 0301 	movt	r3, #1
    9db6:	2103      	movs	r1, #3
    9db8:	f049 0901 	orr.w	r9, r9, #1
    9dbc:	930b      	str	r3, [sp, #44]	; 0x2c
    9dbe:	46da      	mov	sl, fp
    9dc0:	900a      	str	r0, [sp, #40]	; 0x28
    9dc2:	9108      	str	r1, [sp, #32]
    9dc4:	e51b      	b.n	97fe <__ssvfscanf_r+0x30e>
    9dc6:	f640 1269 	movw	r2, #2409	; 0x969
    9dca:	2310      	movs	r3, #16
    9dcc:	f2c0 0201 	movt	r2, #1
    9dd0:	f04f 0c03 	mov.w	ip, #3
    9dd4:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    9dd8:	920b      	str	r2, [sp, #44]	; 0x2c
    9dda:	46da      	mov	sl, fp
    9ddc:	930a      	str	r3, [sp, #40]	; 0x28
    9dde:	f8cd c020 	str.w	ip, [sp, #32]
    9de2:	e50c      	b.n	97fe <__ssvfscanf_r+0x30e>
    9de4:	4639      	mov	r1, r7
    9de6:	a86b      	add	r0, sp, #428	; 0x1ac
    9de8:	f005 fa9c 	bl	f324 <__sccl>
    9dec:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9df0:	2201      	movs	r2, #1
    9df2:	46da      	mov	sl, fp
    9df4:	9208      	str	r2, [sp, #32]
    9df6:	4607      	mov	r7, r0
    9df8:	e501      	b.n	97fe <__ssvfscanf_r+0x30e>
    9dfa:	2300      	movs	r3, #0
    9dfc:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9e00:	46da      	mov	sl, fp
    9e02:	9308      	str	r3, [sp, #32]
    9e04:	e4fb      	b.n	97fe <__ssvfscanf_r+0x30e>
    9e06:	9809      	ldr	r0, [sp, #36]	; 0x24
    9e08:	6822      	ldr	r2, [r4, #0]
    9e0a:	6806      	ldr	r6, [r0, #0]
    9e0c:	4633      	mov	r3, r6
    9e0e:	7812      	ldrb	r2, [r2, #0]
    9e10:	a96b      	add	r1, sp, #428	; 0x1ac
    9e12:	5c8a      	ldrb	r2, [r1, r2]
    9e14:	2a00      	cmp	r2, #0
    9e16:	f000 81f6 	beq.w	a206 <__ssvfscanf_r+0xd16>
    9e1a:	6822      	ldr	r2, [r4, #0]
    9e1c:	6861      	ldr	r1, [r4, #4]
    9e1e:	3901      	subs	r1, #1
    9e20:	6061      	str	r1, [r4, #4]
    9e22:	f812 1b01 	ldrb.w	r1, [r2], #1
    9e26:	f1ba 0a01 	subs.w	sl, sl, #1
    9e2a:	f803 1b01 	strb.w	r1, [r3], #1
    9e2e:	6022      	str	r2, [r4, #0]
    9e30:	f000 81e9 	beq.w	a206 <__ssvfscanf_r+0xd16>
    9e34:	6861      	ldr	r1, [r4, #4]
    9e36:	2900      	cmp	r1, #0
    9e38:	dce9      	bgt.n	9e0e <__ssvfscanf_r+0x91e>
    9e3a:	4640      	mov	r0, r8
    9e3c:	4621      	mov	r1, r4
    9e3e:	9306      	str	r3, [sp, #24]
    9e40:	f7ff faf0 	bl	9424 <__ssrefill_r>
    9e44:	9b06      	ldr	r3, [sp, #24]
    9e46:	2800      	cmp	r0, #0
    9e48:	f040 81da 	bne.w	a200 <__ssvfscanf_r+0xd10>
    9e4c:	6822      	ldr	r2, [r4, #0]
    9e4e:	e7de      	b.n	9e0e <__ssvfscanf_r+0x91e>
    9e50:	eb0b 0107 	add.w	r1, fp, r7
    9e54:	b991      	cbnz	r1, 9e7c <__ssvfscanf_r+0x98c>
    9e56:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    9e5a:	f806 0b01 	strb.w	r0, [r6], #1
    9e5e:	6861      	ldr	r1, [r4, #4]
    9e60:	3501      	adds	r5, #1
    9e62:	3901      	subs	r1, #1
    9e64:	6061      	str	r1, [r4, #4]
    9e66:	2900      	cmp	r1, #0
    9e68:	bfc4      	itt	gt
    9e6a:	f10e 0101 	addgt.w	r1, lr, #1
    9e6e:	6021      	strgt	r1, [r4, #0]
    9e70:	f340 81ba 	ble.w	a1e8 <__ssvfscanf_r+0xcf8>
    9e74:	f1ba 0a01 	subs.w	sl, sl, #1
    9e78:	f47f ae21 	bne.w	9abe <__ssvfscanf_r+0x5ce>
    9e7c:	930e      	str	r3, [sp, #56]	; 0x38
    9e7e:	4690      	mov	r8, r2
    9e80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9e82:	463b      	mov	r3, r7
    9e84:	9f11      	ldr	r7, [sp, #68]	; 0x44
    9e86:	b10a      	cbz	r2, 9e8c <__ssvfscanf_r+0x99c>
    9e88:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    9e8c:	3b01      	subs	r3, #1
    9e8e:	2b01      	cmp	r3, #1
    9e90:	f240 8323 	bls.w	a4da <__ssvfscanf_r+0xfea>
    9e94:	f10b 33ff 	add.w	r3, fp, #4294967295
    9e98:	2b06      	cmp	r3, #6
    9e9a:	d821      	bhi.n	9ee0 <__ssvfscanf_r+0x9f0>
    9e9c:	f1bb 0f02 	cmp.w	fp, #2
    9ea0:	f240 830f 	bls.w	a4c2 <__ssvfscanf_r+0xfd2>
    9ea4:	f1bb 0f03 	cmp.w	fp, #3
    9ea8:	d01a      	beq.n	9ee0 <__ssvfscanf_r+0x9f0>
    9eaa:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    9eae:	46da      	mov	sl, fp
    9eb0:	46b1      	mov	r9, r6
    9eb2:	f10a 3aff 	add.w	sl, sl, #4294967295
    9eb6:	4640      	mov	r0, r8
    9eb8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9ebc:	4622      	mov	r2, r4
    9ebe:	fa5f fa8a 	uxtb.w	sl, sl
    9ec2:	f7ff facd 	bl	9460 <_sungetc_r>
    9ec6:	f1ba 0f03 	cmp.w	sl, #3
    9eca:	d8f2      	bhi.n	9eb2 <__ssvfscanf_r+0x9c2>
    9ecc:	f1ab 0304 	sub.w	r3, fp, #4
    9ed0:	3d01      	subs	r5, #1
    9ed2:	464e      	mov	r6, r9
    9ed4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    9ed8:	b2db      	uxtb	r3, r3
    9eda:	1aed      	subs	r5, r5, r3
    9edc:	43db      	mvns	r3, r3
    9ede:	18f6      	adds	r6, r6, r3
    9ee0:	f419 7f80 	tst.w	r9, #256	; 0x100
    9ee4:	d016      	beq.n	9f14 <__ssvfscanf_r+0xa24>
    9ee6:	f419 6f80 	tst.w	r9, #1024	; 0x400
    9eea:	f040 830b 	bne.w	a504 <__ssvfscanf_r+0x1014>
    9eee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9ef2:	3d01      	subs	r5, #1
    9ef4:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    9ef8:	bf18      	it	ne
    9efa:	2301      	movne	r3, #1
    9efc:	2945      	cmp	r1, #69	; 0x45
    9efe:	bf0c      	ite	eq
    9f00:	2300      	moveq	r3, #0
    9f02:	f003 0301 	andne.w	r3, r3, #1
    9f06:	2b00      	cmp	r3, #0
    9f08:	f040 8259 	bne.w	a3be <__ssvfscanf_r+0xece>
    9f0c:	4640      	mov	r0, r8
    9f0e:	4622      	mov	r2, r4
    9f10:	f7ff faa6 	bl	9460 <_sungetc_r>
    9f14:	f019 0210 	ands.w	r2, r9, #16
    9f18:	f47f ab0d 	bne.w	9536 <__ssvfscanf_r+0x46>
    9f1c:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    9f20:	7032      	strb	r2, [r6, #0]
    9f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    9f26:	f000 8240 	beq.w	a3aa <__ssvfscanf_r+0xeba>
    9f2a:	9810      	ldr	r0, [sp, #64]	; 0x40
    9f2c:	2800      	cmp	r0, #0
    9f2e:	f040 8224 	bne.w	a37a <__ssvfscanf_r+0xe8a>
    9f32:	2200      	movs	r2, #0
    9f34:	4640      	mov	r0, r8
    9f36:	a913      	add	r1, sp, #76	; 0x4c
    9f38:	f005 fb6a 	bl	f610 <_strtod_r>
    9f3c:	f019 0f01 	tst.w	r9, #1
    9f40:	4682      	mov	sl, r0
    9f42:	468b      	mov	fp, r1
    9f44:	f000 81e8 	beq.w	a318 <__ssvfscanf_r+0xe28>
    9f48:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9f4a:	1d16      	adds	r6, r2, #4
    9f4c:	6813      	ldr	r3, [r2, #0]
    9f4e:	e9c3 ab00 	strd	sl, fp, [r3]
    9f52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9f54:	9609      	str	r6, [sp, #36]	; 0x24
    9f56:	3301      	adds	r3, #1
    9f58:	930c      	str	r3, [sp, #48]	; 0x30
    9f5a:	f7ff baec 	b.w	9536 <__ssvfscanf_r+0x46>
    9f5e:	f419 7f80 	tst.w	r9, #256	; 0x100
    9f62:	f43f af75 	beq.w	9e50 <__ssvfscanf_r+0x960>
    9f66:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    9f6a:	3301      	adds	r3, #1
    9f6c:	f1b8 0f00 	cmp.w	r8, #0
    9f70:	f43f af75 	beq.w	9e5e <__ssvfscanf_r+0x96e>
    9f74:	f108 38ff 	add.w	r8, r8, #4294967295
    9f78:	f10a 0a01 	add.w	sl, sl, #1
    9f7c:	e76f      	b.n	9e5e <__ssvfscanf_r+0x96e>
    9f7e:	f419 7f00 	tst.w	r9, #512	; 0x200
    9f82:	f43f af7b 	beq.w	9e7c <__ssvfscanf_r+0x98c>
    9f86:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    9f8a:	930f      	str	r3, [sp, #60]	; 0x3c
    9f8c:	e765      	b.n	9e5a <__ssvfscanf_r+0x96a>
    9f8e:	f019 0f80 	tst.w	r9, #128	; 0x80
    9f92:	f43f af73 	beq.w	9e7c <__ssvfscanf_r+0x98c>
    9f96:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    9f9a:	e75e      	b.n	9e5a <__ssvfscanf_r+0x96a>
    9f9c:	f1bb 0f06 	cmp.w	fp, #6
    9fa0:	f47f af6c 	bne.w	9e7c <__ssvfscanf_r+0x98c>
    9fa4:	f04f 0b07 	mov.w	fp, #7
    9fa8:	e757      	b.n	9e5a <__ssvfscanf_r+0x96a>
    9faa:	f1d7 0101 	rsbs	r1, r7, #1
    9fae:	bf38      	it	cc
    9fb0:	2100      	movcc	r1, #0
    9fb2:	2b00      	cmp	r3, #0
    9fb4:	bf14      	ite	ne
    9fb6:	2100      	movne	r1, #0
    9fb8:	f001 0101 	andeq.w	r1, r1, #1
    9fbc:	2900      	cmp	r1, #0
    9fbe:	f000 8133 	beq.w	a228 <__ssvfscanf_r+0xd38>
    9fc2:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    9fc6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    9fca:	f000 81d1 	beq.w	a370 <__ssvfscanf_r+0xe80>
    9fce:	f1bb 0f01 	cmp.w	fp, #1
    9fd2:	bf14      	ite	ne
    9fd4:	2100      	movne	r1, #0
    9fd6:	2101      	moveq	r1, #1
    9fd8:	f1bb 0f04 	cmp.w	fp, #4
    9fdc:	bf08      	it	eq
    9fde:	f041 0101 	orreq.w	r1, r1, #1
    9fe2:	2900      	cmp	r1, #0
    9fe4:	f43f af4a 	beq.w	9e7c <__ssvfscanf_r+0x98c>
    9fe8:	f10b 0b01 	add.w	fp, fp, #1
    9fec:	fa5f fb8b 	uxtb.w	fp, fp
    9ff0:	e733      	b.n	9e5a <__ssvfscanf_r+0x96a>
    9ff2:	f1bb 0f07 	cmp.w	fp, #7
    9ff6:	f47f af41 	bne.w	9e7c <__ssvfscanf_r+0x98c>
    9ffa:	f04f 0b08 	mov.w	fp, #8
    9ffe:	e72c      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a000:	f1db 0101 	rsbs	r1, fp, #1
    a004:	bf38      	it	cc
    a006:	2100      	movcc	r1, #0
    a008:	2b00      	cmp	r3, #0
    a00a:	bf14      	ite	ne
    a00c:	2100      	movne	r1, #0
    a00e:	f001 0101 	andeq.w	r1, r1, #1
    a012:	b129      	cbz	r1, a020 <__ssvfscanf_r+0xb30>
    a014:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a018:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a01c:	f000 81e0 	beq.w	a3e0 <__ssvfscanf_r+0xef0>
    a020:	f1bb 0f03 	cmp.w	fp, #3
    a024:	bf14      	ite	ne
    a026:	2100      	movne	r1, #0
    a028:	2101      	moveq	r1, #1
    a02a:	f1bb 0f05 	cmp.w	fp, #5
    a02e:	bf08      	it	eq
    a030:	f041 0101 	orreq.w	r1, r1, #1
    a034:	2900      	cmp	r1, #0
    a036:	d1d7      	bne.n	9fe8 <__ssvfscanf_r+0xaf8>
    a038:	e720      	b.n	9e7c <__ssvfscanf_r+0x98c>
    a03a:	f1bb 0f02 	cmp.w	fp, #2
    a03e:	f47f af1d 	bne.w	9e7c <__ssvfscanf_r+0x98c>
    a042:	f04f 0b03 	mov.w	fp, #3
    a046:	e708      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a048:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    a04c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    a050:	d006      	beq.n	a060 <__ssvfscanf_r+0xb70>
    a052:	1e19      	subs	r1, r3, #0
    a054:	bf18      	it	ne
    a056:	2101      	movne	r1, #1
    a058:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    a05c:	f43f af0e 	beq.w	9e7c <__ssvfscanf_r+0x98c>
    a060:	f419 7f00 	tst.w	r9, #512	; 0x200
    a064:	d103      	bne.n	a06e <__ssvfscanf_r+0xb7e>
    a066:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a068:	9608      	str	r6, [sp, #32]
    a06a:	1a5b      	subs	r3, r3, r1
    a06c:	9310      	str	r3, [sp, #64]	; 0x40
    a06e:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a072:	2300      	movs	r3, #0
    a074:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    a078:	e6ef      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a07a:	2f01      	cmp	r7, #1
    a07c:	f47f aefe 	bne.w	9e7c <__ssvfscanf_r+0x98c>
    a080:	2702      	movs	r7, #2
    a082:	e6ea      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a084:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    a088:	f240 1a5d 	movw	sl, #349	; 0x15d
    a08c:	3a01      	subs	r2, #1
    a08e:	e503      	b.n	9a98 <__ssvfscanf_r+0x5a8>
    a090:	f019 0910 	ands.w	r9, r9, #16
    a094:	d129      	bne.n	a0ea <__ssvfscanf_r+0xbfa>
    a096:	9809      	ldr	r0, [sp, #36]	; 0x24
    a098:	4656      	mov	r6, sl
    a09a:	46d1      	mov	r9, sl
    a09c:	46aa      	mov	sl, r5
    a09e:	f8d0 b000 	ldr.w	fp, [r0]
    a0a2:	6865      	ldr	r5, [r4, #4]
    a0a4:	4658      	mov	r0, fp
    a0a6:	42ae      	cmp	r6, r5
    a0a8:	462a      	mov	r2, r5
    a0aa:	f240 81f7 	bls.w	a49c <__ssvfscanf_r+0xfac>
    a0ae:	6821      	ldr	r1, [r4, #0]
    a0b0:	1b76      	subs	r6, r6, r5
    a0b2:	f004 f8eb 	bl	e28c <memcpy>
    a0b6:	6823      	ldr	r3, [r4, #0]
    a0b8:	2100      	movs	r1, #0
    a0ba:	4640      	mov	r0, r8
    a0bc:	6061      	str	r1, [r4, #4]
    a0be:	195b      	adds	r3, r3, r5
    a0c0:	4621      	mov	r1, r4
    a0c2:	6023      	str	r3, [r4, #0]
    a0c4:	44ab      	add	fp, r5
    a0c6:	f7ff f9ad 	bl	9424 <__ssrefill_r>
    a0ca:	2800      	cmp	r0, #0
    a0cc:	d0e9      	beq.n	a0a2 <__ssvfscanf_r+0xbb2>
    a0ce:	4655      	mov	r5, sl
    a0d0:	ebb9 0a06 	subs.w	sl, r9, r6
    a0d4:	f43f ab79 	beq.w	97ca <__ssvfscanf_r+0x2da>
    a0d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a0da:	4455      	add	r5, sl
    a0dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a0de:	3204      	adds	r2, #4
    a0e0:	9209      	str	r2, [sp, #36]	; 0x24
    a0e2:	3301      	adds	r3, #1
    a0e4:	930c      	str	r3, [sp, #48]	; 0x30
    a0e6:	f7ff ba26 	b.w	9536 <__ssvfscanf_r+0x46>
    a0ea:	6863      	ldr	r3, [r4, #4]
    a0ec:	4640      	mov	r0, r8
    a0ee:	4621      	mov	r1, r4
    a0f0:	4553      	cmp	r3, sl
    a0f2:	f280 81af 	bge.w	a454 <__ssvfscanf_r+0xf64>
    a0f6:	6822      	ldr	r2, [r4, #0]
    a0f8:	18f6      	adds	r6, r6, r3
    a0fa:	ebc3 0a0a 	rsb	sl, r3, sl
    a0fe:	18d3      	adds	r3, r2, r3
    a100:	6023      	str	r3, [r4, #0]
    a102:	f7ff f98f 	bl	9424 <__ssrefill_r>
    a106:	2800      	cmp	r0, #0
    a108:	d0ef      	beq.n	a0ea <__ssvfscanf_r+0xbfa>
    a10a:	2e00      	cmp	r6, #0
    a10c:	f43f ab5d 	beq.w	97ca <__ssvfscanf_r+0x2da>
    a110:	19ad      	adds	r5, r5, r6
    a112:	f7ff ba10 	b.w	9536 <__ssvfscanf_r+0x46>
    a116:	4648      	mov	r0, r9
    a118:	4621      	mov	r1, r4
    a11a:	f7ff f983 	bl	9424 <__ssrefill_r>
    a11e:	2800      	cmp	r0, #0
    a120:	f43f aca9 	beq.w	9a76 <__ssvfscanf_r+0x586>
    a124:	4655      	mov	r5, sl
    a126:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a128:	46c8      	mov	r8, r9
    a12a:	2e00      	cmp	r6, #0
    a12c:	f43f aca8 	beq.w	9a80 <__ssvfscanf_r+0x590>
    a130:	f7ff bb4b 	b.w	97ca <__ssvfscanf_r+0x2da>
    a134:	f019 0f10 	tst.w	r9, #16
    a138:	bf1c      	itt	ne
    a13a:	4699      	movne	r9, r3
    a13c:	6823      	ldrne	r3, [r4, #0]
    a13e:	d12f      	bne.n	a1a0 <__ssvfscanf_r+0xcb0>
    a140:	9809      	ldr	r0, [sp, #36]	; 0x24
    a142:	6822      	ldr	r2, [r4, #0]
    a144:	f8d0 9000 	ldr.w	r9, [r0]
    a148:	464b      	mov	r3, r9
    a14a:	7811      	ldrb	r1, [r2, #0]
    a14c:	6832      	ldr	r2, [r6, #0]
    a14e:	188a      	adds	r2, r1, r2
    a150:	7852      	ldrb	r2, [r2, #1]
    a152:	f012 0f08 	tst.w	r2, #8
    a156:	f040 80b0 	bne.w	a2ba <__ssvfscanf_r+0xdca>
    a15a:	6822      	ldr	r2, [r4, #0]
    a15c:	6861      	ldr	r1, [r4, #4]
    a15e:	3901      	subs	r1, #1
    a160:	6061      	str	r1, [r4, #4]
    a162:	f812 1b01 	ldrb.w	r1, [r2], #1
    a166:	f1ba 0a01 	subs.w	sl, sl, #1
    a16a:	f803 1b01 	strb.w	r1, [r3], #1
    a16e:	6022      	str	r2, [r4, #0]
    a170:	f000 80a3 	beq.w	a2ba <__ssvfscanf_r+0xdca>
    a174:	6861      	ldr	r1, [r4, #4]
    a176:	2900      	cmp	r1, #0
    a178:	dce7      	bgt.n	a14a <__ssvfscanf_r+0xc5a>
    a17a:	4640      	mov	r0, r8
    a17c:	4621      	mov	r1, r4
    a17e:	9306      	str	r3, [sp, #24]
    a180:	f7ff f950 	bl	9424 <__ssrefill_r>
    a184:	9b06      	ldr	r3, [sp, #24]
    a186:	2800      	cmp	r0, #0
    a188:	f040 8097 	bne.w	a2ba <__ssvfscanf_r+0xdca>
    a18c:	6822      	ldr	r2, [r4, #0]
    a18e:	e7dc      	b.n	a14a <__ssvfscanf_r+0xc5a>
    a190:	4640      	mov	r0, r8
    a192:	4621      	mov	r1, r4
    a194:	f7ff f946 	bl	9424 <__ssrefill_r>
    a198:	2800      	cmp	r0, #0
    a19a:	f47f ad4b 	bne.w	9c34 <__ssvfscanf_r+0x744>
    a19e:	6823      	ldr	r3, [r4, #0]
    a1a0:	7819      	ldrb	r1, [r3, #0]
    a1a2:	3301      	adds	r3, #1
    a1a4:	6832      	ldr	r2, [r6, #0]
    a1a6:	188a      	adds	r2, r1, r2
    a1a8:	7852      	ldrb	r2, [r2, #1]
    a1aa:	f012 0f08 	tst.w	r2, #8
    a1ae:	f47f ad41 	bne.w	9c34 <__ssvfscanf_r+0x744>
    a1b2:	6862      	ldr	r2, [r4, #4]
    a1b4:	f109 0901 	add.w	r9, r9, #1
    a1b8:	6023      	str	r3, [r4, #0]
    a1ba:	3a01      	subs	r2, #1
    a1bc:	45d1      	cmp	r9, sl
    a1be:	6062      	str	r2, [r4, #4]
    a1c0:	f43f ad38 	beq.w	9c34 <__ssvfscanf_r+0x744>
    a1c4:	2a00      	cmp	r2, #0
    a1c6:	dceb      	bgt.n	a1a0 <__ssvfscanf_r+0xcb0>
    a1c8:	e7e2      	b.n	a190 <__ssvfscanf_r+0xca0>
    a1ca:	f110 0f02 	cmn.w	r0, #2
    a1ce:	f43f ac4e 	beq.w	9a6e <__ssvfscanf_r+0x57e>
    a1d2:	9a08      	ldr	r2, [sp, #32]
    a1d4:	44b2      	add	sl, r6
    a1d6:	3d01      	subs	r5, #1
    a1d8:	2a00      	cmp	r2, #0
    a1da:	f47f ac47 	bne.w	9a6c <__ssvfscanf_r+0x57c>
    a1de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a1e0:	9e08      	ldr	r6, [sp, #32]
    a1e2:	3304      	adds	r3, #4
    a1e4:	930f      	str	r3, [sp, #60]	; 0x3c
    a1e6:	e442      	b.n	9a6e <__ssvfscanf_r+0x57e>
    a1e8:	4610      	mov	r0, r2
    a1ea:	4621      	mov	r1, r4
    a1ec:	9207      	str	r2, [sp, #28]
    a1ee:	9306      	str	r3, [sp, #24]
    a1f0:	f7ff f918 	bl	9424 <__ssrefill_r>
    a1f4:	9a07      	ldr	r2, [sp, #28]
    a1f6:	9b06      	ldr	r3, [sp, #24]
    a1f8:	2800      	cmp	r0, #0
    a1fa:	f43f ae3b 	beq.w	9e74 <__ssvfscanf_r+0x984>
    a1fe:	e63d      	b.n	9e7c <__ssvfscanf_r+0x98c>
    a200:	429e      	cmp	r6, r3
    a202:	f43f aae2 	beq.w	97ca <__ssvfscanf_r+0x2da>
    a206:	1b9e      	subs	r6, r3, r6
    a208:	f43f a9c0 	beq.w	958c <__ssvfscanf_r+0x9c>
    a20c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a20e:	19ad      	adds	r5, r5, r6
    a210:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a214:	3204      	adds	r2, #4
    a216:	9209      	str	r2, [sp, #36]	; 0x24
    a218:	f10c 0c01 	add.w	ip, ip, #1
    a21c:	2200      	movs	r2, #0
    a21e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a222:	701a      	strb	r2, [r3, #0]
    a224:	f7ff b987 	b.w	9536 <__ssvfscanf_r+0x46>
    a228:	2f02      	cmp	r7, #2
    a22a:	f47f aed0 	bne.w	9fce <__ssvfscanf_r+0xade>
    a22e:	3701      	adds	r7, #1
    a230:	e613      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a232:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    a234:	6831      	ldr	r1, [r6, #0]
    a236:	4589      	cmp	r9, r1
    a238:	f43f aac7 	beq.w	97ca <__ssvfscanf_r+0x2da>
    a23c:	6861      	ldr	r1, [r4, #4]
    a23e:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a242:	3201      	adds	r2, #1
    a244:	a8ab      	add	r0, sp, #684	; 0x2ac
    a246:	f80c 3009 	strb.w	r3, [ip, r9]
    a24a:	3901      	subs	r1, #1
    a24c:	6022      	str	r2, [r4, #0]
    a24e:	f109 0901 	add.w	r9, r9, #1
    a252:	2208      	movs	r2, #8
    a254:	6061      	str	r1, [r4, #4]
    a256:	2100      	movs	r1, #0
    a258:	aeab      	add	r6, sp, #684	; 0x2ac
    a25a:	f004 f93b 	bl	e4d4 <memset>
    a25e:	4640      	mov	r0, r8
    a260:	4629      	mov	r1, r5
    a262:	aa13      	add	r2, sp, #76	; 0x4c
    a264:	464b      	mov	r3, r9
    a266:	9600      	str	r6, [sp, #0]
    a268:	f003 ff8c 	bl	e184 <_mbrtowc_r>
    a26c:	f1b0 3fff 	cmp.w	r0, #4294967295
    a270:	f43f aaab 	beq.w	97ca <__ssvfscanf_r+0x2da>
    a274:	2800      	cmp	r0, #0
    a276:	d159      	bne.n	a32c <__ssvfscanf_r+0xe3c>
    a278:	6028      	str	r0, [r5, #0]
    a27a:	f003 fbeb 	bl	da54 <iswspace>
    a27e:	4603      	mov	r3, r0
    a280:	2800      	cmp	r0, #0
    a282:	f000 80a4 	beq.w	a3ce <__ssvfscanf_r+0xede>
    a286:	465b      	mov	r3, fp
    a288:	46ab      	mov	fp, r5
    a28a:	463d      	mov	r5, r7
    a28c:	461f      	mov	r7, r3
    a28e:	f1b9 0f00 	cmp.w	r9, #0
    a292:	f43f ab8c 	beq.w	99ae <__ssvfscanf_r+0x4be>
    a296:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a29a:	46a2      	mov	sl, r4
    a29c:	eb0c 0609 	add.w	r6, ip, r9
    a2a0:	464c      	mov	r4, r9
    a2a2:	3c01      	subs	r4, #1
    a2a4:	4640      	mov	r0, r8
    a2a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a2aa:	4652      	mov	r2, sl
    a2ac:	f7ff f8d8 	bl	9460 <_sungetc_r>
    a2b0:	2c00      	cmp	r4, #0
    a2b2:	d1f6      	bne.n	a2a2 <__ssvfscanf_r+0xdb2>
    a2b4:	4654      	mov	r4, sl
    a2b6:	f7ff bb7a 	b.w	99ae <__ssvfscanf_r+0x4be>
    a2ba:	9909      	ldr	r1, [sp, #36]	; 0x24
    a2bc:	ebc9 0505 	rsb	r5, r9, r5
    a2c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a2c2:	18ed      	adds	r5, r5, r3
    a2c4:	3104      	adds	r1, #4
    a2c6:	9109      	str	r1, [sp, #36]	; 0x24
    a2c8:	3201      	adds	r2, #1
    a2ca:	920c      	str	r2, [sp, #48]	; 0x30
    a2cc:	2200      	movs	r2, #0
    a2ce:	701a      	strb	r2, [r3, #0]
    a2d0:	f7ff b931 	b.w	9536 <__ssvfscanf_r+0x46>
    a2d4:	f889 2000 	strb.w	r2, [r9]
    a2d8:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a2dc:	f8cd c01c 	str.w	ip, [sp, #28]
    a2e0:	4640      	mov	r0, r8
    a2e2:	4651      	mov	r1, sl
    a2e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a2e6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a2e8:	47b0      	blx	r6
    a2ea:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a2ee:	f01c 0f20 	tst.w	ip, #32
    a2f2:	d033      	beq.n	a35c <__ssvfscanf_r+0xe6c>
    a2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
    a2f6:	680b      	ldr	r3, [r1, #0]
    a2f8:	3104      	adds	r1, #4
    a2fa:	9109      	str	r1, [sp, #36]	; 0x24
    a2fc:	6018      	str	r0, [r3, #0]
    a2fe:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a302:	f10c 0c01 	add.w	ip, ip, #1
    a306:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a30a:	e48f      	b.n	9c2c <__ssvfscanf_r+0x73c>
    a30c:	2e00      	cmp	r6, #0
    a30e:	f43f a93d 	beq.w	958c <__ssvfscanf_r+0x9c>
    a312:	19ad      	adds	r5, r5, r6
    a314:	f7ff b90f 	b.w	9536 <__ssvfscanf_r+0x46>
    a318:	f019 0302 	ands.w	r3, r9, #2
    a31c:	f000 8089 	beq.w	a432 <__ssvfscanf_r+0xf42>
    a320:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a322:	6833      	ldr	r3, [r6, #0]
    a324:	3604      	adds	r6, #4
    a326:	e9c3 ab00 	strd	sl, fp, [r3]
    a32a:	e612      	b.n	9f52 <__ssvfscanf_r+0xa62>
    a32c:	f110 0f02 	cmn.w	r0, #2
    a330:	d17d      	bne.n	a42e <__ssvfscanf_r+0xf3e>
    a332:	6863      	ldr	r3, [r4, #4]
    a334:	2b00      	cmp	r3, #0
    a336:	f73f ab23 	bgt.w	9980 <__ssvfscanf_r+0x490>
    a33a:	4640      	mov	r0, r8
    a33c:	4621      	mov	r1, r4
    a33e:	f7ff f871 	bl	9424 <__ssrefill_r>
    a342:	2800      	cmp	r0, #0
    a344:	f43f ab1c 	beq.w	9980 <__ssvfscanf_r+0x490>
    a348:	465b      	mov	r3, fp
    a34a:	46ab      	mov	fp, r5
    a34c:	463d      	mov	r5, r7
    a34e:	461f      	mov	r7, r3
    a350:	f1b9 0f00 	cmp.w	r9, #0
    a354:	f47f aa39 	bne.w	97ca <__ssvfscanf_r+0x2da>
    a358:	f7ff bb29 	b.w	99ae <__ssvfscanf_r+0x4be>
    a35c:	f01c 0f04 	tst.w	ip, #4
    a360:	f000 8083 	beq.w	a46a <__ssvfscanf_r+0xf7a>
    a364:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a366:	6813      	ldr	r3, [r2, #0]
    a368:	3204      	adds	r2, #4
    a36a:	9209      	str	r2, [sp, #36]	; 0x24
    a36c:	8018      	strh	r0, [r3, #0]
    a36e:	e7c6      	b.n	a2fe <__ssvfscanf_r+0xe0e>
    a370:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a374:	2701      	movs	r7, #1
    a376:	2300      	movs	r3, #0
    a378:	e56f      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a37a:	9b08      	ldr	r3, [sp, #32]
    a37c:	4640      	mov	r0, r8
    a37e:	1c59      	adds	r1, r3, #1
    a380:	230a      	movs	r3, #10
    a382:	f006 f94d 	bl	10620 <_strtol_r>
    a386:	9e10      	ldr	r6, [sp, #64]	; 0x40
    a388:	1b82      	subs	r2, r0, r6
    a38a:	9808      	ldr	r0, [sp, #32]
    a38c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a390:	4584      	cmp	ip, r0
    a392:	bf9c      	itt	ls
    a394:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    a398:	9108      	strls	r1, [sp, #32]
    a39a:	f642 0188 	movw	r1, #10376	; 0x2888
    a39e:	9808      	ldr	r0, [sp, #32]
    a3a0:	f2c0 0101 	movt	r1, #1
    a3a4:	f7fd fc40 	bl	7c28 <sprintf>
    a3a8:	e5c3      	b.n	9f32 <__ssvfscanf_r+0xa42>
    a3aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a3ac:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    a3b0:	ebb3 020c 	subs.w	r2, r3, ip
    a3b4:	f43f adbd 	beq.w	9f32 <__ssvfscanf_r+0xa42>
    a3b8:	4252      	negs	r2, r2
    a3ba:	9608      	str	r6, [sp, #32]
    a3bc:	e7e5      	b.n	a38a <__ssvfscanf_r+0xe9a>
    a3be:	4640      	mov	r0, r8
    a3c0:	4622      	mov	r2, r4
    a3c2:	f7ff f84d 	bl	9460 <_sungetc_r>
    a3c6:	3d01      	subs	r5, #1
    a3c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a3cc:	e59e      	b.n	9f0c <__ssvfscanf_r+0xa1c>
    a3ce:	9808      	ldr	r0, [sp, #32]
    a3d0:	444f      	add	r7, r9
    a3d2:	f10a 3aff 	add.w	sl, sl, #4294967295
    a3d6:	bb08      	cbnz	r0, a41c <__ssvfscanf_r+0xf2c>
    a3d8:	3504      	adds	r5, #4
    a3da:	f8dd 9020 	ldr.w	r9, [sp, #32]
    a3de:	e7a8      	b.n	a332 <__ssvfscanf_r+0xe42>
    a3e0:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a3e4:	f04f 0b01 	mov.w	fp, #1
    a3e8:	2300      	movs	r3, #0
    a3ea:	e536      	b.n	9e5a <__ssvfscanf_r+0x96a>
    a3ec:	f019 0f01 	tst.w	r9, #1
    a3f0:	d10d      	bne.n	a40e <__ssvfscanf_r+0xf1e>
    a3f2:	f019 0f02 	tst.w	r9, #2
    a3f6:	d013      	beq.n	a420 <__ssvfscanf_r+0xf30>
    a3f8:	9909      	ldr	r1, [sp, #36]	; 0x24
    a3fa:	680b      	ldr	r3, [r1, #0]
    a3fc:	3104      	adds	r1, #4
    a3fe:	9109      	str	r1, [sp, #36]	; 0x24
    a400:	4628      	mov	r0, r5
    a402:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a406:	e9c3 0100 	strd	r0, r1, [r3]
    a40a:	f7ff b894 	b.w	9536 <__ssvfscanf_r+0x46>
    a40e:	9809      	ldr	r0, [sp, #36]	; 0x24
    a410:	6803      	ldr	r3, [r0, #0]
    a412:	3004      	adds	r0, #4
    a414:	9009      	str	r0, [sp, #36]	; 0x24
    a416:	601d      	str	r5, [r3, #0]
    a418:	f7ff b88d 	b.w	9536 <__ssvfscanf_r+0x46>
    a41c:	4699      	mov	r9, r3
    a41e:	e788      	b.n	a332 <__ssvfscanf_r+0xe42>
    a420:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a422:	6813      	ldr	r3, [r2, #0]
    a424:	3204      	adds	r2, #4
    a426:	9209      	str	r2, [sp, #36]	; 0x24
    a428:	601d      	str	r5, [r3, #0]
    a42a:	f7ff b884 	b.w	9536 <__ssvfscanf_r+0x46>
    a42e:	6828      	ldr	r0, [r5, #0]
    a430:	e723      	b.n	a27a <__ssvfscanf_r+0xd8a>
    a432:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a434:	9306      	str	r3, [sp, #24]
    a436:	1d16      	adds	r6, r2, #4
    a438:	f8d2 9000 	ldr.w	r9, [r2]
    a43c:	f004 ff50 	bl	f2e0 <__isnand>
    a440:	9b06      	ldr	r3, [sp, #24]
    a442:	2800      	cmp	r0, #0
    a444:	d155      	bne.n	a4f2 <__ssvfscanf_r+0x1002>
    a446:	4650      	mov	r0, sl
    a448:	4659      	mov	r1, fp
    a44a:	f007 fb4b 	bl	11ae4 <__aeabi_d2f>
    a44e:	f8c9 0000 	str.w	r0, [r9]
    a452:	e57e      	b.n	9f52 <__ssvfscanf_r+0xa62>
    a454:	6822      	ldr	r2, [r4, #0]
    a456:	4456      	add	r6, sl
    a458:	ebca 0303 	rsb	r3, sl, r3
    a45c:	19ad      	adds	r5, r5, r6
    a45e:	6063      	str	r3, [r4, #4]
    a460:	eb02 030a 	add.w	r3, r2, sl
    a464:	6023      	str	r3, [r4, #0]
    a466:	f7ff b866 	b.w	9536 <__ssvfscanf_r+0x46>
    a46a:	f01c 0201 	ands.w	r2, ip, #1
    a46e:	d122      	bne.n	a4b6 <__ssvfscanf_r+0xfc6>
    a470:	f01c 0f02 	tst.w	ip, #2
    a474:	d01f      	beq.n	a4b6 <__ssvfscanf_r+0xfc6>
    a476:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a478:	f640 1369 	movw	r3, #2409	; 0x969
    a47c:	f2c0 0301 	movt	r3, #1
    a480:	4651      	mov	r1, sl
    a482:	4298      	cmp	r0, r3
    a484:	4640      	mov	r0, r8
    a486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a488:	d039      	beq.n	a4fe <__ssvfscanf_r+0x100e>
    a48a:	f006 f975 	bl	10778 <_strtoll_r>
    a48e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a490:	6813      	ldr	r3, [r2, #0]
    a492:	3204      	adds	r2, #4
    a494:	9209      	str	r2, [sp, #36]	; 0x24
    a496:	6059      	str	r1, [r3, #4]
    a498:	6018      	str	r0, [r3, #0]
    a49a:	e730      	b.n	a2fe <__ssvfscanf_r+0xe0e>
    a49c:	4632      	mov	r2, r6
    a49e:	6821      	ldr	r1, [r4, #0]
    a4a0:	f003 fef4 	bl	e28c <memcpy>
    a4a4:	6862      	ldr	r2, [r4, #4]
    a4a6:	6823      	ldr	r3, [r4, #0]
    a4a8:	4655      	mov	r5, sl
    a4aa:	1b92      	subs	r2, r2, r6
    a4ac:	46ca      	mov	sl, r9
    a4ae:	199e      	adds	r6, r3, r6
    a4b0:	6062      	str	r2, [r4, #4]
    a4b2:	6026      	str	r6, [r4, #0]
    a4b4:	e610      	b.n	a0d8 <__ssvfscanf_r+0xbe8>
    a4b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a4b8:	6833      	ldr	r3, [r6, #0]
    a4ba:	3604      	adds	r6, #4
    a4bc:	9609      	str	r6, [sp, #36]	; 0x24
    a4be:	6018      	str	r0, [r3, #0]
    a4c0:	e71d      	b.n	a2fe <__ssvfscanf_r+0xe0e>
    a4c2:	ad13      	add	r5, sp, #76	; 0x4c
    a4c4:	e003      	b.n	a4ce <__ssvfscanf_r+0xfde>
    a4c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a4ca:	f7fe ffc9 	bl	9460 <_sungetc_r>
    a4ce:	42b5      	cmp	r5, r6
    a4d0:	4640      	mov	r0, r8
    a4d2:	4622      	mov	r2, r4
    a4d4:	d3f7      	bcc.n	a4c6 <__ssvfscanf_r+0xfd6>
    a4d6:	f7ff b859 	b.w	958c <__ssvfscanf_r+0x9c>
    a4da:	ad13      	add	r5, sp, #76	; 0x4c
    a4dc:	e003      	b.n	a4e6 <__ssvfscanf_r+0xff6>
    a4de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a4e2:	f7fe ffbd 	bl	9460 <_sungetc_r>
    a4e6:	42b5      	cmp	r5, r6
    a4e8:	4640      	mov	r0, r8
    a4ea:	4622      	mov	r2, r4
    a4ec:	d3f7      	bcc.n	a4de <__ssvfscanf_r+0xfee>
    a4ee:	f7ff b84d 	b.w	958c <__ssvfscanf_r+0x9c>
    a4f2:	4618      	mov	r0, r3
    a4f4:	f004 ff50 	bl	f398 <nanf>
    a4f8:	f8c9 0000 	str.w	r0, [r9]
    a4fc:	e529      	b.n	9f52 <__ssvfscanf_r+0xa62>
    a4fe:	f006 fadd 	bl	10abc <_strtoull_r>
    a502:	e7c4      	b.n	a48e <__ssvfscanf_r+0xf9e>
    a504:	ad13      	add	r5, sp, #76	; 0x4c
    a506:	e003      	b.n	a510 <__ssvfscanf_r+0x1020>
    a508:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a50c:	f7fe ffa8 	bl	9460 <_sungetc_r>
    a510:	42b5      	cmp	r5, r6
    a512:	4640      	mov	r0, r8
    a514:	4622      	mov	r2, r4
    a516:	d3f7      	bcc.n	a508 <__ssvfscanf_r+0x1018>
    a518:	f7ff b838 	b.w	958c <__ssvfscanf_r+0x9c>

0000a51c <__submore>:
    a51c:	f101 0344 	add.w	r3, r1, #68	; 0x44
    a520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a524:	460c      	mov	r4, r1
    a526:	6b49      	ldr	r1, [r1, #52]	; 0x34
    a528:	4299      	cmp	r1, r3
    a52a:	d018      	beq.n	a55e <__submore+0x42>
    a52c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    a52e:	006f      	lsls	r7, r5, #1
    a530:	463a      	mov	r2, r7
    a532:	f004 fce9 	bl	ef08 <_realloc_r>
    a536:	4606      	mov	r6, r0
    a538:	b168      	cbz	r0, a556 <__submore+0x3a>
    a53a:	eb00 0805 	add.w	r8, r0, r5
    a53e:	462a      	mov	r2, r5
    a540:	4640      	mov	r0, r8
    a542:	4631      	mov	r1, r6
    a544:	f003 fea2 	bl	e28c <memcpy>
    a548:	63a7      	str	r7, [r4, #56]	; 0x38
    a54a:	f8c4 8000 	str.w	r8, [r4]
    a54e:	2000      	movs	r0, #0
    a550:	6366      	str	r6, [r4, #52]	; 0x34
    a552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a556:	f04f 30ff 	mov.w	r0, #4294967295
    a55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a55e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    a562:	f003 fb3d 	bl	dbe0 <_malloc_r>
    a566:	4603      	mov	r3, r0
    a568:	2800      	cmp	r0, #0
    a56a:	d0f4      	beq.n	a556 <__submore+0x3a>
    a56c:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    a570:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    a574:	3205      	adds	r2, #5
    a576:	6360      	str	r0, [r4, #52]	; 0x34
    a578:	f44f 6080 	mov.w	r0, #1024	; 0x400
    a57c:	63a0      	str	r0, [r4, #56]	; 0x38
    a57e:	7091      	strb	r1, [r2, #2]
    a580:	2000      	movs	r0, #0
    a582:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    a586:	7051      	strb	r1, [r2, #1]
    a588:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    a58c:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    a590:	6022      	str	r2, [r4, #0]
    a592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a596:	bf00      	nop

0000a598 <_ungetc_r>:
    a598:	f1b1 3fff 	cmp.w	r1, #4294967295
    a59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a59e:	460c      	mov	r4, r1
    a5a0:	4615      	mov	r5, r2
    a5a2:	4606      	mov	r6, r0
    a5a4:	d03a      	beq.n	a61c <_ungetc_r+0x84>
    a5a6:	b110      	cbz	r0, a5ae <_ungetc_r+0x16>
    a5a8:	6983      	ldr	r3, [r0, #24]
    a5aa:	2b00      	cmp	r3, #0
    a5ac:	d041      	beq.n	a632 <_ungetc_r+0x9a>
    a5ae:	f642 13c4 	movw	r3, #10692	; 0x29c4
    a5b2:	f2c0 0301 	movt	r3, #1
    a5b6:	429d      	cmp	r5, r3
    a5b8:	bf08      	it	eq
    a5ba:	6875      	ldreq	r5, [r6, #4]
    a5bc:	d00e      	beq.n	a5dc <_ungetc_r+0x44>
    a5be:	f642 13e4 	movw	r3, #10724	; 0x29e4
    a5c2:	f2c0 0301 	movt	r3, #1
    a5c6:	429d      	cmp	r5, r3
    a5c8:	bf08      	it	eq
    a5ca:	68b5      	ldreq	r5, [r6, #8]
    a5cc:	d006      	beq.n	a5dc <_ungetc_r+0x44>
    a5ce:	f642 2304 	movw	r3, #10756	; 0x2a04
    a5d2:	f2c0 0301 	movt	r3, #1
    a5d6:	429d      	cmp	r5, r3
    a5d8:	bf08      	it	eq
    a5da:	68f5      	ldreq	r5, [r6, #12]
    a5dc:	89ab      	ldrh	r3, [r5, #12]
    a5de:	b299      	uxth	r1, r3
    a5e0:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    a5e4:	d01c      	beq.n	a620 <_ungetc_r+0x88>
    a5e6:	f64f 72df 	movw	r2, #65503	; 0xffdf
    a5ea:	f2c0 0200 	movt	r2, #0
    a5ee:	ea01 0202 	and.w	r2, r1, r2
    a5f2:	81aa      	strh	r2, [r5, #12]
    a5f4:	b293      	uxth	r3, r2
    a5f6:	f013 0f04 	tst.w	r3, #4
    a5fa:	d03e      	beq.n	a67a <_ungetc_r+0xe2>
    a5fc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    a5fe:	b2e7      	uxtb	r7, r4
    a600:	b1d3      	cbz	r3, a638 <_ungetc_r+0xa0>
    a602:	686a      	ldr	r2, [r5, #4]
    a604:	6bab      	ldr	r3, [r5, #56]	; 0x38
    a606:	429a      	cmp	r2, r3
    a608:	da41      	bge.n	a68e <_ungetc_r+0xf6>
    a60a:	682b      	ldr	r3, [r5, #0]
    a60c:	463c      	mov	r4, r7
    a60e:	1e5a      	subs	r2, r3, #1
    a610:	602a      	str	r2, [r5, #0]
    a612:	f803 7c01 	strb.w	r7, [r3, #-1]
    a616:	686b      	ldr	r3, [r5, #4]
    a618:	3301      	adds	r3, #1
    a61a:	606b      	str	r3, [r5, #4]
    a61c:	4620      	mov	r0, r4
    a61e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a620:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    a624:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    a626:	81ab      	strh	r3, [r5, #12]
    a628:	b299      	uxth	r1, r3
    a62a:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    a62e:	666b      	str	r3, [r5, #100]	; 0x64
    a630:	e7d9      	b.n	a5e6 <_ungetc_r+0x4e>
    a632:	f002 fec1 	bl	d3b8 <__sinit>
    a636:	e7ba      	b.n	a5ae <_ungetc_r+0x16>
    a638:	692b      	ldr	r3, [r5, #16]
    a63a:	2b00      	cmp	r3, #0
    a63c:	d030      	beq.n	a6a0 <_ungetc_r+0x108>
    a63e:	682a      	ldr	r2, [r5, #0]
    a640:	4293      	cmp	r3, r2
    a642:	d204      	bcs.n	a64e <_ungetc_r+0xb6>
    a644:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    a648:	1e53      	subs	r3, r2, #1
    a64a:	42bc      	cmp	r4, r7
    a64c:	d010      	beq.n	a670 <_ungetc_r+0xd8>
    a64e:	6869      	ldr	r1, [r5, #4]
    a650:	462b      	mov	r3, r5
    a652:	463c      	mov	r4, r7
    a654:	63ea      	str	r2, [r5, #60]	; 0x3c
    a656:	f803 7f46 	strb.w	r7, [r3, #70]!
    a65a:	f105 0244 	add.w	r2, r5, #68	; 0x44
    a65e:	6429      	str	r1, [r5, #64]	; 0x40
    a660:	4620      	mov	r0, r4
    a662:	636a      	str	r2, [r5, #52]	; 0x34
    a664:	2201      	movs	r2, #1
    a666:	602b      	str	r3, [r5, #0]
    a668:	606a      	str	r2, [r5, #4]
    a66a:	2203      	movs	r2, #3
    a66c:	63aa      	str	r2, [r5, #56]	; 0x38
    a66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a670:	686a      	ldr	r2, [r5, #4]
    a672:	602b      	str	r3, [r5, #0]
    a674:	1c53      	adds	r3, r2, #1
    a676:	606b      	str	r3, [r5, #4]
    a678:	e7d0      	b.n	a61c <_ungetc_r+0x84>
    a67a:	f013 0f10 	tst.w	r3, #16
    a67e:	d00c      	beq.n	a69a <_ungetc_r+0x102>
    a680:	f013 0f08 	tst.w	r3, #8
    a684:	d10e      	bne.n	a6a4 <_ungetc_r+0x10c>
    a686:	f042 0204 	orr.w	r2, r2, #4
    a68a:	81aa      	strh	r2, [r5, #12]
    a68c:	e7b6      	b.n	a5fc <_ungetc_r+0x64>
    a68e:	4630      	mov	r0, r6
    a690:	4629      	mov	r1, r5
    a692:	f7ff ff43 	bl	a51c <__submore>
    a696:	2800      	cmp	r0, #0
    a698:	d0b7      	beq.n	a60a <_ungetc_r+0x72>
    a69a:	f04f 34ff 	mov.w	r4, #4294967295
    a69e:	e7bd      	b.n	a61c <_ungetc_r+0x84>
    a6a0:	682a      	ldr	r2, [r5, #0]
    a6a2:	e7d4      	b.n	a64e <_ungetc_r+0xb6>
    a6a4:	4630      	mov	r0, r6
    a6a6:	4629      	mov	r1, r5
    a6a8:	f002 fd16 	bl	d0d8 <_fflush_r>
    a6ac:	2800      	cmp	r0, #0
    a6ae:	d1f4      	bne.n	a69a <_ungetc_r+0x102>
    a6b0:	89a9      	ldrh	r1, [r5, #12]
    a6b2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    a6b6:	f2c0 0200 	movt	r2, #0
    a6ba:	61a8      	str	r0, [r5, #24]
    a6bc:	ea01 0202 	and.w	r2, r1, r2
    a6c0:	60a8      	str	r0, [r5, #8]
    a6c2:	81aa      	strh	r2, [r5, #12]
    a6c4:	e7df      	b.n	a686 <_ungetc_r+0xee>
    a6c6:	bf00      	nop

0000a6c8 <ungetc>:
    a6c8:	f240 036c 	movw	r3, #108	; 0x6c
    a6cc:	460a      	mov	r2, r1
    a6ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6d2:	4601      	mov	r1, r0
    a6d4:	6818      	ldr	r0, [r3, #0]
    a6d6:	e75f      	b.n	a598 <_ungetc_r>

0000a6d8 <__sprint_r>:
    a6d8:	6893      	ldr	r3, [r2, #8]
    a6da:	b510      	push	{r4, lr}
    a6dc:	4614      	mov	r4, r2
    a6de:	b913      	cbnz	r3, a6e6 <__sprint_r+0xe>
    a6e0:	6053      	str	r3, [r2, #4]
    a6e2:	4618      	mov	r0, r3
    a6e4:	bd10      	pop	{r4, pc}
    a6e6:	f002 ffcb 	bl	d680 <__sfvwrite_r>
    a6ea:	2300      	movs	r3, #0
    a6ec:	6063      	str	r3, [r4, #4]
    a6ee:	60a3      	str	r3, [r4, #8]
    a6f0:	bd10      	pop	{r4, pc}
    a6f2:	bf00      	nop

0000a6f4 <_vfprintf_r>:
    a6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a6f8:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    a6fc:	b083      	sub	sp, #12
    a6fe:	460e      	mov	r6, r1
    a700:	4615      	mov	r5, r2
    a702:	469a      	mov	sl, r3
    a704:	4681      	mov	r9, r0
    a706:	f003 f9b9 	bl	da7c <_localeconv_r>
    a70a:	6800      	ldr	r0, [r0, #0]
    a70c:	901d      	str	r0, [sp, #116]	; 0x74
    a70e:	f1b9 0f00 	cmp.w	r9, #0
    a712:	d004      	beq.n	a71e <_vfprintf_r+0x2a>
    a714:	f8d9 3018 	ldr.w	r3, [r9, #24]
    a718:	2b00      	cmp	r3, #0
    a71a:	f000 815a 	beq.w	a9d2 <_vfprintf_r+0x2de>
    a71e:	f642 13c4 	movw	r3, #10692	; 0x29c4
    a722:	f2c0 0301 	movt	r3, #1
    a726:	429e      	cmp	r6, r3
    a728:	bf08      	it	eq
    a72a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    a72e:	d010      	beq.n	a752 <_vfprintf_r+0x5e>
    a730:	f642 13e4 	movw	r3, #10724	; 0x29e4
    a734:	f2c0 0301 	movt	r3, #1
    a738:	429e      	cmp	r6, r3
    a73a:	bf08      	it	eq
    a73c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    a740:	d007      	beq.n	a752 <_vfprintf_r+0x5e>
    a742:	f642 2304 	movw	r3, #10756	; 0x2a04
    a746:	f2c0 0301 	movt	r3, #1
    a74a:	429e      	cmp	r6, r3
    a74c:	bf08      	it	eq
    a74e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    a752:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    a756:	fa1f f38c 	uxth.w	r3, ip
    a75a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    a75e:	d109      	bne.n	a774 <_vfprintf_r+0x80>
    a760:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    a764:	6e72      	ldr	r2, [r6, #100]	; 0x64
    a766:	f8a6 c00c 	strh.w	ip, [r6, #12]
    a76a:	fa1f f38c 	uxth.w	r3, ip
    a76e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    a772:	6672      	str	r2, [r6, #100]	; 0x64
    a774:	f013 0f08 	tst.w	r3, #8
    a778:	f001 8301 	beq.w	bd7e <_vfprintf_r+0x168a>
    a77c:	6932      	ldr	r2, [r6, #16]
    a77e:	2a00      	cmp	r2, #0
    a780:	f001 82fd 	beq.w	bd7e <_vfprintf_r+0x168a>
    a784:	f003 031a 	and.w	r3, r3, #26
    a788:	2b0a      	cmp	r3, #10
    a78a:	f000 80e0 	beq.w	a94e <_vfprintf_r+0x25a>
    a78e:	2200      	movs	r2, #0
    a790:	9212      	str	r2, [sp, #72]	; 0x48
    a792:	921a      	str	r2, [sp, #104]	; 0x68
    a794:	2300      	movs	r3, #0
    a796:	921c      	str	r2, [sp, #112]	; 0x70
    a798:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a79c:	9211      	str	r2, [sp, #68]	; 0x44
    a79e:	3404      	adds	r4, #4
    a7a0:	9219      	str	r2, [sp, #100]	; 0x64
    a7a2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    a7a6:	931b      	str	r3, [sp, #108]	; 0x6c
    a7a8:	3204      	adds	r2, #4
    a7aa:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    a7ae:	3228      	adds	r2, #40	; 0x28
    a7b0:	3303      	adds	r3, #3
    a7b2:	9218      	str	r2, [sp, #96]	; 0x60
    a7b4:	9307      	str	r3, [sp, #28]
    a7b6:	2300      	movs	r3, #0
    a7b8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    a7bc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a7c0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a7c4:	782b      	ldrb	r3, [r5, #0]
    a7c6:	1e1a      	subs	r2, r3, #0
    a7c8:	bf18      	it	ne
    a7ca:	2201      	movne	r2, #1
    a7cc:	2b25      	cmp	r3, #37	; 0x25
    a7ce:	bf0c      	ite	eq
    a7d0:	2200      	moveq	r2, #0
    a7d2:	f002 0201 	andne.w	r2, r2, #1
    a7d6:	b332      	cbz	r2, a826 <_vfprintf_r+0x132>
    a7d8:	462f      	mov	r7, r5
    a7da:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    a7de:	1e1a      	subs	r2, r3, #0
    a7e0:	bf18      	it	ne
    a7e2:	2201      	movne	r2, #1
    a7e4:	2b25      	cmp	r3, #37	; 0x25
    a7e6:	bf0c      	ite	eq
    a7e8:	2200      	moveq	r2, #0
    a7ea:	f002 0201 	andne.w	r2, r2, #1
    a7ee:	2a00      	cmp	r2, #0
    a7f0:	d1f3      	bne.n	a7da <_vfprintf_r+0xe6>
    a7f2:	ebb7 0805 	subs.w	r8, r7, r5
    a7f6:	bf08      	it	eq
    a7f8:	463d      	moveq	r5, r7
    a7fa:	d014      	beq.n	a826 <_vfprintf_r+0x132>
    a7fc:	f8c4 8004 	str.w	r8, [r4, #4]
    a800:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a804:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a808:	3301      	adds	r3, #1
    a80a:	6025      	str	r5, [r4, #0]
    a80c:	2b07      	cmp	r3, #7
    a80e:	4442      	add	r2, r8
    a810:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a814:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a818:	dc78      	bgt.n	a90c <_vfprintf_r+0x218>
    a81a:	3408      	adds	r4, #8
    a81c:	9811      	ldr	r0, [sp, #68]	; 0x44
    a81e:	463d      	mov	r5, r7
    a820:	4440      	add	r0, r8
    a822:	9011      	str	r0, [sp, #68]	; 0x44
    a824:	783b      	ldrb	r3, [r7, #0]
    a826:	2b00      	cmp	r3, #0
    a828:	d07c      	beq.n	a924 <_vfprintf_r+0x230>
    a82a:	1c6b      	adds	r3, r5, #1
    a82c:	f04f 37ff 	mov.w	r7, #4294967295
    a830:	202b      	movs	r0, #43	; 0x2b
    a832:	f04f 0c20 	mov.w	ip, #32
    a836:	2100      	movs	r1, #0
    a838:	f04f 0200 	mov.w	r2, #0
    a83c:	910f      	str	r1, [sp, #60]	; 0x3c
    a83e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    a842:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    a846:	786a      	ldrb	r2, [r5, #1]
    a848:	910a      	str	r1, [sp, #40]	; 0x28
    a84a:	1c5d      	adds	r5, r3, #1
    a84c:	f1a2 0320 	sub.w	r3, r2, #32
    a850:	2b58      	cmp	r3, #88	; 0x58
    a852:	f200 8286 	bhi.w	ad62 <_vfprintf_r+0x66e>
    a856:	e8df f013 	tbh	[pc, r3, lsl #1]
    a85a:	0298      	.short	0x0298
    a85c:	02840284 	.word	0x02840284
    a860:	028402a4 	.word	0x028402a4
    a864:	02840284 	.word	0x02840284
    a868:	02840284 	.word	0x02840284
    a86c:	02ad0284 	.word	0x02ad0284
    a870:	028402ba 	.word	0x028402ba
    a874:	02ca02c1 	.word	0x02ca02c1
    a878:	02e70284 	.word	0x02e70284
    a87c:	02f002f0 	.word	0x02f002f0
    a880:	02f002f0 	.word	0x02f002f0
    a884:	02f002f0 	.word	0x02f002f0
    a888:	02f002f0 	.word	0x02f002f0
    a88c:	028402f0 	.word	0x028402f0
    a890:	02840284 	.word	0x02840284
    a894:	02840284 	.word	0x02840284
    a898:	02840284 	.word	0x02840284
    a89c:	02840284 	.word	0x02840284
    a8a0:	03040284 	.word	0x03040284
    a8a4:	02840326 	.word	0x02840326
    a8a8:	02840326 	.word	0x02840326
    a8ac:	02840284 	.word	0x02840284
    a8b0:	036a0284 	.word	0x036a0284
    a8b4:	02840284 	.word	0x02840284
    a8b8:	02840481 	.word	0x02840481
    a8bc:	02840284 	.word	0x02840284
    a8c0:	02840284 	.word	0x02840284
    a8c4:	02840414 	.word	0x02840414
    a8c8:	042f0284 	.word	0x042f0284
    a8cc:	02840284 	.word	0x02840284
    a8d0:	02840284 	.word	0x02840284
    a8d4:	02840284 	.word	0x02840284
    a8d8:	02840284 	.word	0x02840284
    a8dc:	02840284 	.word	0x02840284
    a8e0:	0465044f 	.word	0x0465044f
    a8e4:	03260326 	.word	0x03260326
    a8e8:	03730326 	.word	0x03730326
    a8ec:	02840465 	.word	0x02840465
    a8f0:	03790284 	.word	0x03790284
    a8f4:	03850284 	.word	0x03850284
    a8f8:	03ad0396 	.word	0x03ad0396
    a8fc:	0284040a 	.word	0x0284040a
    a900:	028403cc 	.word	0x028403cc
    a904:	028403f4 	.word	0x028403f4
    a908:	00c00284 	.word	0x00c00284
    a90c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a910:	4648      	mov	r0, r9
    a912:	4631      	mov	r1, r6
    a914:	320c      	adds	r2, #12
    a916:	f7ff fedf 	bl	a6d8 <__sprint_r>
    a91a:	b958      	cbnz	r0, a934 <_vfprintf_r+0x240>
    a91c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a920:	3404      	adds	r4, #4
    a922:	e77b      	b.n	a81c <_vfprintf_r+0x128>
    a924:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a928:	2b00      	cmp	r3, #0
    a92a:	f041 8192 	bne.w	bc52 <_vfprintf_r+0x155e>
    a92e:	2300      	movs	r3, #0
    a930:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a934:	89b3      	ldrh	r3, [r6, #12]
    a936:	f013 0f40 	tst.w	r3, #64	; 0x40
    a93a:	d002      	beq.n	a942 <_vfprintf_r+0x24e>
    a93c:	f04f 30ff 	mov.w	r0, #4294967295
    a940:	9011      	str	r0, [sp, #68]	; 0x44
    a942:	9811      	ldr	r0, [sp, #68]	; 0x44
    a944:	b05f      	add	sp, #380	; 0x17c
    a946:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    a94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a94e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    a952:	2b00      	cmp	r3, #0
    a954:	f6ff af1b 	blt.w	a78e <_vfprintf_r+0x9a>
    a958:	6a37      	ldr	r7, [r6, #32]
    a95a:	f02c 0c02 	bic.w	ip, ip, #2
    a95e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    a962:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    a966:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    a96a:	340c      	adds	r4, #12
    a96c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    a970:	462a      	mov	r2, r5
    a972:	4653      	mov	r3, sl
    a974:	4648      	mov	r0, r9
    a976:	4621      	mov	r1, r4
    a978:	ad1f      	add	r5, sp, #124	; 0x7c
    a97a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    a97e:	2700      	movs	r7, #0
    a980:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    a984:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    a988:	f44f 6580 	mov.w	r5, #1024	; 0x400
    a98c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    a990:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    a994:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    a998:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    a99c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    a9a0:	f7ff fea8 	bl	a6f4 <_vfprintf_r>
    a9a4:	2800      	cmp	r0, #0
    a9a6:	9011      	str	r0, [sp, #68]	; 0x44
    a9a8:	db09      	blt.n	a9be <_vfprintf_r+0x2ca>
    a9aa:	4621      	mov	r1, r4
    a9ac:	4648      	mov	r0, r9
    a9ae:	f002 fb93 	bl	d0d8 <_fflush_r>
    a9b2:	9911      	ldr	r1, [sp, #68]	; 0x44
    a9b4:	42b8      	cmp	r0, r7
    a9b6:	bf18      	it	ne
    a9b8:	f04f 31ff 	movne.w	r1, #4294967295
    a9bc:	9111      	str	r1, [sp, #68]	; 0x44
    a9be:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    a9c2:	f013 0f40 	tst.w	r3, #64	; 0x40
    a9c6:	d0bc      	beq.n	a942 <_vfprintf_r+0x24e>
    a9c8:	89b3      	ldrh	r3, [r6, #12]
    a9ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a9ce:	81b3      	strh	r3, [r6, #12]
    a9d0:	e7b7      	b.n	a942 <_vfprintf_r+0x24e>
    a9d2:	4648      	mov	r0, r9
    a9d4:	f002 fcf0 	bl	d3b8 <__sinit>
    a9d8:	e6a1      	b.n	a71e <_vfprintf_r+0x2a>
    a9da:	980a      	ldr	r0, [sp, #40]	; 0x28
    a9dc:	f642 0c44 	movw	ip, #10308	; 0x2844
    a9e0:	f2c0 0c01 	movt	ip, #1
    a9e4:	9216      	str	r2, [sp, #88]	; 0x58
    a9e6:	f010 0f20 	tst.w	r0, #32
    a9ea:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    a9ee:	f000 836e 	beq.w	b0ce <_vfprintf_r+0x9da>
    a9f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a9f4:	1dcb      	adds	r3, r1, #7
    a9f6:	f023 0307 	bic.w	r3, r3, #7
    a9fa:	f103 0208 	add.w	r2, r3, #8
    a9fe:	920b      	str	r2, [sp, #44]	; 0x2c
    aa00:	e9d3 ab00 	ldrd	sl, fp, [r3]
    aa04:	ea5a 020b 	orrs.w	r2, sl, fp
    aa08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aa0a:	bf0c      	ite	eq
    aa0c:	2200      	moveq	r2, #0
    aa0e:	2201      	movne	r2, #1
    aa10:	4213      	tst	r3, r2
    aa12:	f040 866b 	bne.w	b6ec <_vfprintf_r+0xff8>
    aa16:	2302      	movs	r3, #2
    aa18:	f04f 0100 	mov.w	r1, #0
    aa1c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    aa20:	2f00      	cmp	r7, #0
    aa22:	bfa2      	ittt	ge
    aa24:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    aa28:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    aa2c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    aa30:	2f00      	cmp	r7, #0
    aa32:	bf18      	it	ne
    aa34:	f042 0201 	orrne.w	r2, r2, #1
    aa38:	2a00      	cmp	r2, #0
    aa3a:	f000 841e 	beq.w	b27a <_vfprintf_r+0xb86>
    aa3e:	2b01      	cmp	r3, #1
    aa40:	f000 85de 	beq.w	b600 <_vfprintf_r+0xf0c>
    aa44:	2b02      	cmp	r3, #2
    aa46:	f000 85c1 	beq.w	b5cc <_vfprintf_r+0xed8>
    aa4a:	9918      	ldr	r1, [sp, #96]	; 0x60
    aa4c:	9113      	str	r1, [sp, #76]	; 0x4c
    aa4e:	ea4f 08da 	mov.w	r8, sl, lsr #3
    aa52:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    aa56:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    aa5a:	f00a 0007 	and.w	r0, sl, #7
    aa5e:	46e3      	mov	fp, ip
    aa60:	46c2      	mov	sl, r8
    aa62:	3030      	adds	r0, #48	; 0x30
    aa64:	ea5a 020b 	orrs.w	r2, sl, fp
    aa68:	f801 0d01 	strb.w	r0, [r1, #-1]!
    aa6c:	d1ef      	bne.n	aa4e <_vfprintf_r+0x35a>
    aa6e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    aa72:	9113      	str	r1, [sp, #76]	; 0x4c
    aa74:	f01c 0f01 	tst.w	ip, #1
    aa78:	f040 868c 	bne.w	b794 <_vfprintf_r+0x10a0>
    aa7c:	9818      	ldr	r0, [sp, #96]	; 0x60
    aa7e:	1a40      	subs	r0, r0, r1
    aa80:	9010      	str	r0, [sp, #64]	; 0x40
    aa82:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    aa86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    aa88:	9717      	str	r7, [sp, #92]	; 0x5c
    aa8a:	42ba      	cmp	r2, r7
    aa8c:	bfb8      	it	lt
    aa8e:	463a      	movlt	r2, r7
    aa90:	920c      	str	r2, [sp, #48]	; 0x30
    aa92:	b113      	cbz	r3, aa9a <_vfprintf_r+0x3a6>
    aa94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    aa96:	3201      	adds	r2, #1
    aa98:	920c      	str	r2, [sp, #48]	; 0x30
    aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aa9c:	980a      	ldr	r0, [sp, #40]	; 0x28
    aa9e:	f013 0302 	ands.w	r3, r3, #2
    aaa2:	9315      	str	r3, [sp, #84]	; 0x54
    aaa4:	bf1e      	ittt	ne
    aaa6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    aaaa:	f10c 0c02 	addne.w	ip, ip, #2
    aaae:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    aab2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    aab6:	9014      	str	r0, [sp, #80]	; 0x50
    aab8:	d14d      	bne.n	ab56 <_vfprintf_r+0x462>
    aaba:	990f      	ldr	r1, [sp, #60]	; 0x3c
    aabc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    aabe:	1a8f      	subs	r7, r1, r2
    aac0:	2f00      	cmp	r7, #0
    aac2:	dd48      	ble.n	ab56 <_vfprintf_r+0x462>
    aac4:	2f10      	cmp	r7, #16
    aac6:	f642 0890 	movw	r8, #10384	; 0x2890
    aaca:	bfd8      	it	le
    aacc:	f2c0 0801 	movtle	r8, #1
    aad0:	dd30      	ble.n	ab34 <_vfprintf_r+0x440>
    aad2:	f2c0 0801 	movt	r8, #1
    aad6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    aada:	4643      	mov	r3, r8
    aadc:	f04f 0a10 	mov.w	sl, #16
    aae0:	46a8      	mov	r8, r5
    aae2:	f10b 0b0c 	add.w	fp, fp, #12
    aae6:	461d      	mov	r5, r3
    aae8:	e002      	b.n	aaf0 <_vfprintf_r+0x3fc>
    aaea:	3f10      	subs	r7, #16
    aaec:	2f10      	cmp	r7, #16
    aaee:	dd1e      	ble.n	ab2e <_vfprintf_r+0x43a>
    aaf0:	f8c4 a004 	str.w	sl, [r4, #4]
    aaf4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    aaf8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    aafc:	3301      	adds	r3, #1
    aafe:	6025      	str	r5, [r4, #0]
    ab00:	3210      	adds	r2, #16
    ab02:	2b07      	cmp	r3, #7
    ab04:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ab08:	f104 0408 	add.w	r4, r4, #8
    ab0c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ab10:	ddeb      	ble.n	aaea <_vfprintf_r+0x3f6>
    ab12:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ab16:	4648      	mov	r0, r9
    ab18:	4631      	mov	r1, r6
    ab1a:	465a      	mov	r2, fp
    ab1c:	3404      	adds	r4, #4
    ab1e:	f7ff fddb 	bl	a6d8 <__sprint_r>
    ab22:	2800      	cmp	r0, #0
    ab24:	f47f af06 	bne.w	a934 <_vfprintf_r+0x240>
    ab28:	3f10      	subs	r7, #16
    ab2a:	2f10      	cmp	r7, #16
    ab2c:	dce0      	bgt.n	aaf0 <_vfprintf_r+0x3fc>
    ab2e:	462b      	mov	r3, r5
    ab30:	4645      	mov	r5, r8
    ab32:	4698      	mov	r8, r3
    ab34:	6067      	str	r7, [r4, #4]
    ab36:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ab3a:	f8c4 8000 	str.w	r8, [r4]
    ab3e:	1c5a      	adds	r2, r3, #1
    ab40:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    ab44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ab48:	19db      	adds	r3, r3, r7
    ab4a:	2a07      	cmp	r2, #7
    ab4c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ab50:	f300 858a 	bgt.w	b668 <_vfprintf_r+0xf74>
    ab54:	3408      	adds	r4, #8
    ab56:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    ab5a:	b19b      	cbz	r3, ab84 <_vfprintf_r+0x490>
    ab5c:	2301      	movs	r3, #1
    ab5e:	6063      	str	r3, [r4, #4]
    ab60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ab64:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    ab68:	3207      	adds	r2, #7
    ab6a:	6022      	str	r2, [r4, #0]
    ab6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ab70:	3301      	adds	r3, #1
    ab72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ab76:	3201      	adds	r2, #1
    ab78:	2b07      	cmp	r3, #7
    ab7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ab7e:	f300 84b6 	bgt.w	b4ee <_vfprintf_r+0xdfa>
    ab82:	3408      	adds	r4, #8
    ab84:	9b15      	ldr	r3, [sp, #84]	; 0x54
    ab86:	b19b      	cbz	r3, abb0 <_vfprintf_r+0x4bc>
    ab88:	2302      	movs	r3, #2
    ab8a:	6063      	str	r3, [r4, #4]
    ab8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ab90:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    ab94:	3204      	adds	r2, #4
    ab96:	6022      	str	r2, [r4, #0]
    ab98:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ab9c:	3301      	adds	r3, #1
    ab9e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    aba2:	3202      	adds	r2, #2
    aba4:	2b07      	cmp	r3, #7
    aba6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    abaa:	f300 84af 	bgt.w	b50c <_vfprintf_r+0xe18>
    abae:	3408      	adds	r4, #8
    abb0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    abb4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    abb8:	f000 8376 	beq.w	b2a8 <_vfprintf_r+0xbb4>
    abbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    abbe:	9a10      	ldr	r2, [sp, #64]	; 0x40
    abc0:	1a9f      	subs	r7, r3, r2
    abc2:	2f00      	cmp	r7, #0
    abc4:	dd43      	ble.n	ac4e <_vfprintf_r+0x55a>
    abc6:	2f10      	cmp	r7, #16
    abc8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; b758 <_vfprintf_r+0x1064>
    abcc:	dd2e      	ble.n	ac2c <_vfprintf_r+0x538>
    abce:	4643      	mov	r3, r8
    abd0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    abd4:	46a8      	mov	r8, r5
    abd6:	f04f 0a10 	mov.w	sl, #16
    abda:	f10b 0b0c 	add.w	fp, fp, #12
    abde:	461d      	mov	r5, r3
    abe0:	e002      	b.n	abe8 <_vfprintf_r+0x4f4>
    abe2:	3f10      	subs	r7, #16
    abe4:	2f10      	cmp	r7, #16
    abe6:	dd1e      	ble.n	ac26 <_vfprintf_r+0x532>
    abe8:	f8c4 a004 	str.w	sl, [r4, #4]
    abec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    abf0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    abf4:	3301      	adds	r3, #1
    abf6:	6025      	str	r5, [r4, #0]
    abf8:	3210      	adds	r2, #16
    abfa:	2b07      	cmp	r3, #7
    abfc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ac00:	f104 0408 	add.w	r4, r4, #8
    ac04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ac08:	ddeb      	ble.n	abe2 <_vfprintf_r+0x4ee>
    ac0a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ac0e:	4648      	mov	r0, r9
    ac10:	4631      	mov	r1, r6
    ac12:	465a      	mov	r2, fp
    ac14:	3404      	adds	r4, #4
    ac16:	f7ff fd5f 	bl	a6d8 <__sprint_r>
    ac1a:	2800      	cmp	r0, #0
    ac1c:	f47f ae8a 	bne.w	a934 <_vfprintf_r+0x240>
    ac20:	3f10      	subs	r7, #16
    ac22:	2f10      	cmp	r7, #16
    ac24:	dce0      	bgt.n	abe8 <_vfprintf_r+0x4f4>
    ac26:	462b      	mov	r3, r5
    ac28:	4645      	mov	r5, r8
    ac2a:	4698      	mov	r8, r3
    ac2c:	6067      	str	r7, [r4, #4]
    ac2e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ac32:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ac36:	3301      	adds	r3, #1
    ac38:	f8c4 8000 	str.w	r8, [r4]
    ac3c:	19d2      	adds	r2, r2, r7
    ac3e:	2b07      	cmp	r3, #7
    ac40:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ac44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ac48:	f300 8442 	bgt.w	b4d0 <_vfprintf_r+0xddc>
    ac4c:	3408      	adds	r4, #8
    ac4e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ac52:	f41c 7f80 	tst.w	ip, #256	; 0x100
    ac56:	f040 829d 	bne.w	b194 <_vfprintf_r+0xaa0>
    ac5a:	9810      	ldr	r0, [sp, #64]	; 0x40
    ac5c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    ac5e:	6060      	str	r0, [r4, #4]
    ac60:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ac64:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ac68:	3301      	adds	r3, #1
    ac6a:	6021      	str	r1, [r4, #0]
    ac6c:	1812      	adds	r2, r2, r0
    ac6e:	2b07      	cmp	r3, #7
    ac70:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ac74:	bfd8      	it	le
    ac76:	f104 0308 	addle.w	r3, r4, #8
    ac7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ac7e:	f300 839b 	bgt.w	b3b8 <_vfprintf_r+0xcc4>
    ac82:	990a      	ldr	r1, [sp, #40]	; 0x28
    ac84:	f011 0f04 	tst.w	r1, #4
    ac88:	d055      	beq.n	ad36 <_vfprintf_r+0x642>
    ac8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    ac8c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    ac90:	ebcc 0702 	rsb	r7, ip, r2
    ac94:	2f00      	cmp	r7, #0
    ac96:	dd4e      	ble.n	ad36 <_vfprintf_r+0x642>
    ac98:	2f10      	cmp	r7, #16
    ac9a:	f642 0890 	movw	r8, #10384	; 0x2890
    ac9e:	bfd8      	it	le
    aca0:	f2c0 0801 	movtle	r8, #1
    aca4:	dd2e      	ble.n	ad04 <_vfprintf_r+0x610>
    aca6:	f2c0 0801 	movt	r8, #1
    acaa:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    acae:	4642      	mov	r2, r8
    acb0:	2410      	movs	r4, #16
    acb2:	46a8      	mov	r8, r5
    acb4:	f10a 0a0c 	add.w	sl, sl, #12
    acb8:	4615      	mov	r5, r2
    acba:	e002      	b.n	acc2 <_vfprintf_r+0x5ce>
    acbc:	3f10      	subs	r7, #16
    acbe:	2f10      	cmp	r7, #16
    acc0:	dd1d      	ble.n	acfe <_vfprintf_r+0x60a>
    acc2:	605c      	str	r4, [r3, #4]
    acc4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    acc8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    accc:	3201      	adds	r2, #1
    acce:	601d      	str	r5, [r3, #0]
    acd0:	3110      	adds	r1, #16
    acd2:	2a07      	cmp	r2, #7
    acd4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    acd8:	f103 0308 	add.w	r3, r3, #8
    acdc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ace0:	ddec      	ble.n	acbc <_vfprintf_r+0x5c8>
    ace2:	4648      	mov	r0, r9
    ace4:	4631      	mov	r1, r6
    ace6:	4652      	mov	r2, sl
    ace8:	f7ff fcf6 	bl	a6d8 <__sprint_r>
    acec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    acf0:	3304      	adds	r3, #4
    acf2:	2800      	cmp	r0, #0
    acf4:	f47f ae1e 	bne.w	a934 <_vfprintf_r+0x240>
    acf8:	3f10      	subs	r7, #16
    acfa:	2f10      	cmp	r7, #16
    acfc:	dce1      	bgt.n	acc2 <_vfprintf_r+0x5ce>
    acfe:	462a      	mov	r2, r5
    ad00:	4645      	mov	r5, r8
    ad02:	4690      	mov	r8, r2
    ad04:	605f      	str	r7, [r3, #4]
    ad06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ad0a:	f8c3 8000 	str.w	r8, [r3]
    ad0e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    ad12:	3201      	adds	r2, #1
    ad14:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ad18:	18fb      	adds	r3, r7, r3
    ad1a:	2a07      	cmp	r2, #7
    ad1c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ad20:	dd0b      	ble.n	ad3a <_vfprintf_r+0x646>
    ad22:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ad26:	4648      	mov	r0, r9
    ad28:	4631      	mov	r1, r6
    ad2a:	320c      	adds	r2, #12
    ad2c:	f7ff fcd4 	bl	a6d8 <__sprint_r>
    ad30:	2800      	cmp	r0, #0
    ad32:	f47f adff 	bne.w	a934 <_vfprintf_r+0x240>
    ad36:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    ad3a:	9811      	ldr	r0, [sp, #68]	; 0x44
    ad3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    ad3e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    ad40:	428a      	cmp	r2, r1
    ad42:	bfac      	ite	ge
    ad44:	1880      	addge	r0, r0, r2
    ad46:	1840      	addlt	r0, r0, r1
    ad48:	9011      	str	r0, [sp, #68]	; 0x44
    ad4a:	2b00      	cmp	r3, #0
    ad4c:	f040 8342 	bne.w	b3d4 <_vfprintf_r+0xce0>
    ad50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ad54:	2300      	movs	r3, #0
    ad56:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    ad5a:	3404      	adds	r4, #4
    ad5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ad60:	e530      	b.n	a7c4 <_vfprintf_r+0xd0>
    ad62:	9216      	str	r2, [sp, #88]	; 0x58
    ad64:	2a00      	cmp	r2, #0
    ad66:	f43f addd 	beq.w	a924 <_vfprintf_r+0x230>
    ad6a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    ad6e:	2301      	movs	r3, #1
    ad70:	f04f 0c00 	mov.w	ip, #0
    ad74:	3004      	adds	r0, #4
    ad76:	930c      	str	r3, [sp, #48]	; 0x30
    ad78:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    ad7c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    ad80:	9013      	str	r0, [sp, #76]	; 0x4c
    ad82:	9310      	str	r3, [sp, #64]	; 0x40
    ad84:	2100      	movs	r1, #0
    ad86:	9117      	str	r1, [sp, #92]	; 0x5c
    ad88:	e687      	b.n	aa9a <_vfprintf_r+0x3a6>
    ad8a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    ad8e:	2b00      	cmp	r3, #0
    ad90:	f040 852b 	bne.w	b7ea <_vfprintf_r+0x10f6>
    ad94:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ad96:	462b      	mov	r3, r5
    ad98:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    ad9c:	782a      	ldrb	r2, [r5, #0]
    ad9e:	910b      	str	r1, [sp, #44]	; 0x2c
    ada0:	e553      	b.n	a84a <_vfprintf_r+0x156>
    ada2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ada4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ada6:	f043 0301 	orr.w	r3, r3, #1
    adaa:	930a      	str	r3, [sp, #40]	; 0x28
    adac:	462b      	mov	r3, r5
    adae:	782a      	ldrb	r2, [r5, #0]
    adb0:	910b      	str	r1, [sp, #44]	; 0x2c
    adb2:	e54a      	b.n	a84a <_vfprintf_r+0x156>
    adb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    adb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    adb8:	6809      	ldr	r1, [r1, #0]
    adba:	910f      	str	r1, [sp, #60]	; 0x3c
    adbc:	1d11      	adds	r1, r2, #4
    adbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    adc0:	2b00      	cmp	r3, #0
    adc2:	f2c0 8780 	blt.w	bcc6 <_vfprintf_r+0x15d2>
    adc6:	782a      	ldrb	r2, [r5, #0]
    adc8:	462b      	mov	r3, r5
    adca:	910b      	str	r1, [sp, #44]	; 0x2c
    adcc:	e53d      	b.n	a84a <_vfprintf_r+0x156>
    adce:	990b      	ldr	r1, [sp, #44]	; 0x2c
    add0:	462b      	mov	r3, r5
    add2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    add6:	782a      	ldrb	r2, [r5, #0]
    add8:	910b      	str	r1, [sp, #44]	; 0x2c
    adda:	e536      	b.n	a84a <_vfprintf_r+0x156>
    addc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    adde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ade0:	f043 0304 	orr.w	r3, r3, #4
    ade4:	930a      	str	r3, [sp, #40]	; 0x28
    ade6:	462b      	mov	r3, r5
    ade8:	782a      	ldrb	r2, [r5, #0]
    adea:	910b      	str	r1, [sp, #44]	; 0x2c
    adec:	e52d      	b.n	a84a <_vfprintf_r+0x156>
    adee:	462b      	mov	r3, r5
    adf0:	f813 2b01 	ldrb.w	r2, [r3], #1
    adf4:	2a2a      	cmp	r2, #42	; 0x2a
    adf6:	f001 80cd 	beq.w	bf94 <_vfprintf_r+0x18a0>
    adfa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    adfe:	2909      	cmp	r1, #9
    ae00:	f201 8037 	bhi.w	be72 <_vfprintf_r+0x177e>
    ae04:	3502      	adds	r5, #2
    ae06:	2700      	movs	r7, #0
    ae08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    ae0c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    ae10:	462b      	mov	r3, r5
    ae12:	3501      	adds	r5, #1
    ae14:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    ae18:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    ae1c:	2909      	cmp	r1, #9
    ae1e:	d9f3      	bls.n	ae08 <_vfprintf_r+0x714>
    ae20:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    ae24:	461d      	mov	r5, r3
    ae26:	e511      	b.n	a84c <_vfprintf_r+0x158>
    ae28:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ae2a:	462b      	mov	r3, r5
    ae2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ae2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    ae32:	920a      	str	r2, [sp, #40]	; 0x28
    ae34:	782a      	ldrb	r2, [r5, #0]
    ae36:	910b      	str	r1, [sp, #44]	; 0x2c
    ae38:	e507      	b.n	a84a <_vfprintf_r+0x156>
    ae3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    ae3e:	f04f 0800 	mov.w	r8, #0
    ae42:	462b      	mov	r3, r5
    ae44:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    ae48:	f813 2b01 	ldrb.w	r2, [r3], #1
    ae4c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    ae50:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    ae54:	461d      	mov	r5, r3
    ae56:	2909      	cmp	r1, #9
    ae58:	d9f3      	bls.n	ae42 <_vfprintf_r+0x74e>
    ae5a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    ae5e:	461d      	mov	r5, r3
    ae60:	e4f4      	b.n	a84c <_vfprintf_r+0x158>
    ae62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ae64:	9216      	str	r2, [sp, #88]	; 0x58
    ae66:	f043 0310 	orr.w	r3, r3, #16
    ae6a:	930a      	str	r3, [sp, #40]	; 0x28
    ae6c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ae70:	f01c 0f20 	tst.w	ip, #32
    ae74:	f000 815d 	beq.w	b132 <_vfprintf_r+0xa3e>
    ae78:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ae7a:	1dc3      	adds	r3, r0, #7
    ae7c:	f023 0307 	bic.w	r3, r3, #7
    ae80:	f103 0108 	add.w	r1, r3, #8
    ae84:	910b      	str	r1, [sp, #44]	; 0x2c
    ae86:	e9d3 ab00 	ldrd	sl, fp, [r3]
    ae8a:	f1ba 0f00 	cmp.w	sl, #0
    ae8e:	f17b 0200 	sbcs.w	r2, fp, #0
    ae92:	f2c0 849b 	blt.w	b7cc <_vfprintf_r+0x10d8>
    ae96:	ea5a 030b 	orrs.w	r3, sl, fp
    ae9a:	f04f 0301 	mov.w	r3, #1
    ae9e:	bf0c      	ite	eq
    aea0:	2200      	moveq	r2, #0
    aea2:	2201      	movne	r2, #1
    aea4:	e5bc      	b.n	aa20 <_vfprintf_r+0x32c>
    aea6:	980a      	ldr	r0, [sp, #40]	; 0x28
    aea8:	9216      	str	r2, [sp, #88]	; 0x58
    aeaa:	f010 0f08 	tst.w	r0, #8
    aeae:	f000 84ed 	beq.w	b88c <_vfprintf_r+0x1198>
    aeb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    aeb4:	1dcb      	adds	r3, r1, #7
    aeb6:	f023 0307 	bic.w	r3, r3, #7
    aeba:	f103 0208 	add.w	r2, r3, #8
    aebe:	920b      	str	r2, [sp, #44]	; 0x2c
    aec0:	f8d3 8004 	ldr.w	r8, [r3, #4]
    aec4:	f8d3 a000 	ldr.w	sl, [r3]
    aec8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    aecc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    aed0:	4650      	mov	r0, sl
    aed2:	4641      	mov	r1, r8
    aed4:	f004 f9f2 	bl	f2bc <__isinfd>
    aed8:	4683      	mov	fp, r0
    aeda:	2800      	cmp	r0, #0
    aedc:	f000 8599 	beq.w	ba12 <_vfprintf_r+0x131e>
    aee0:	4650      	mov	r0, sl
    aee2:	2200      	movs	r2, #0
    aee4:	2300      	movs	r3, #0
    aee6:	4641      	mov	r1, r8
    aee8:	f006 fdb4 	bl	11a54 <__aeabi_dcmplt>
    aeec:	2800      	cmp	r0, #0
    aeee:	f040 850b 	bne.w	b908 <_vfprintf_r+0x1214>
    aef2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    aef6:	f642 0138 	movw	r1, #10296	; 0x2838
    aefa:	f642 0234 	movw	r2, #10292	; 0x2834
    aefe:	9816      	ldr	r0, [sp, #88]	; 0x58
    af00:	f2c0 0101 	movt	r1, #1
    af04:	f2c0 0201 	movt	r2, #1
    af08:	f04f 0c03 	mov.w	ip, #3
    af0c:	2847      	cmp	r0, #71	; 0x47
    af0e:	bfd8      	it	le
    af10:	4611      	movle	r1, r2
    af12:	9113      	str	r1, [sp, #76]	; 0x4c
    af14:	990a      	ldr	r1, [sp, #40]	; 0x28
    af16:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    af1a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    af1e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    af22:	910a      	str	r1, [sp, #40]	; 0x28
    af24:	f04f 0c00 	mov.w	ip, #0
    af28:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    af2c:	e5b1      	b.n	aa92 <_vfprintf_r+0x39e>
    af2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    af30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    af32:	f043 0308 	orr.w	r3, r3, #8
    af36:	930a      	str	r3, [sp, #40]	; 0x28
    af38:	462b      	mov	r3, r5
    af3a:	782a      	ldrb	r2, [r5, #0]
    af3c:	910b      	str	r1, [sp, #44]	; 0x2c
    af3e:	e484      	b.n	a84a <_vfprintf_r+0x156>
    af40:	990a      	ldr	r1, [sp, #40]	; 0x28
    af42:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    af46:	910a      	str	r1, [sp, #40]	; 0x28
    af48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    af4a:	e73c      	b.n	adc6 <_vfprintf_r+0x6d2>
    af4c:	782a      	ldrb	r2, [r5, #0]
    af4e:	2a6c      	cmp	r2, #108	; 0x6c
    af50:	f000 8555 	beq.w	b9fe <_vfprintf_r+0x130a>
    af54:	990b      	ldr	r1, [sp, #44]	; 0x2c
    af56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    af58:	910b      	str	r1, [sp, #44]	; 0x2c
    af5a:	f043 0310 	orr.w	r3, r3, #16
    af5e:	930a      	str	r3, [sp, #40]	; 0x28
    af60:	462b      	mov	r3, r5
    af62:	e472      	b.n	a84a <_vfprintf_r+0x156>
    af64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    af66:	f012 0f20 	tst.w	r2, #32
    af6a:	f000 8482 	beq.w	b872 <_vfprintf_r+0x117e>
    af6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    af70:	9a11      	ldr	r2, [sp, #68]	; 0x44
    af72:	6803      	ldr	r3, [r0, #0]
    af74:	4610      	mov	r0, r2
    af76:	ea4f 71e0 	mov.w	r1, r0, asr #31
    af7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    af7c:	e9c3 0100 	strd	r0, r1, [r3]
    af80:	f102 0a04 	add.w	sl, r2, #4
    af84:	e41e      	b.n	a7c4 <_vfprintf_r+0xd0>
    af86:	9216      	str	r2, [sp, #88]	; 0x58
    af88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    af8a:	f012 0320 	ands.w	r3, r2, #32
    af8e:	f000 80ef 	beq.w	b170 <_vfprintf_r+0xa7c>
    af92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    af94:	1dda      	adds	r2, r3, #7
    af96:	2300      	movs	r3, #0
    af98:	f022 0207 	bic.w	r2, r2, #7
    af9c:	f102 0c08 	add.w	ip, r2, #8
    afa0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    afa4:	e9d2 ab00 	ldrd	sl, fp, [r2]
    afa8:	ea5a 000b 	orrs.w	r0, sl, fp
    afac:	bf0c      	ite	eq
    afae:	2200      	moveq	r2, #0
    afb0:	2201      	movne	r2, #1
    afb2:	e531      	b.n	aa18 <_vfprintf_r+0x324>
    afb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    afb6:	2178      	movs	r1, #120	; 0x78
    afb8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    afbc:	9116      	str	r1, [sp, #88]	; 0x58
    afbe:	6803      	ldr	r3, [r0, #0]
    afc0:	f642 0044 	movw	r0, #10308	; 0x2844
    afc4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    afc8:	2130      	movs	r1, #48	; 0x30
    afca:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    afce:	f04c 0c02 	orr.w	ip, ip, #2
    afd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    afd4:	1e1a      	subs	r2, r3, #0
    afd6:	bf18      	it	ne
    afd8:	2201      	movne	r2, #1
    afda:	f2c0 0001 	movt	r0, #1
    afde:	469a      	mov	sl, r3
    afe0:	f04f 0b00 	mov.w	fp, #0
    afe4:	3104      	adds	r1, #4
    afe6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    afea:	9019      	str	r0, [sp, #100]	; 0x64
    afec:	2302      	movs	r3, #2
    afee:	910b      	str	r1, [sp, #44]	; 0x2c
    aff0:	e512      	b.n	aa18 <_vfprintf_r+0x324>
    aff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    aff4:	9216      	str	r2, [sp, #88]	; 0x58
    aff6:	f04f 0200 	mov.w	r2, #0
    affa:	1d18      	adds	r0, r3, #4
    affc:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    b000:	681b      	ldr	r3, [r3, #0]
    b002:	900b      	str	r0, [sp, #44]	; 0x2c
    b004:	9313      	str	r3, [sp, #76]	; 0x4c
    b006:	2b00      	cmp	r3, #0
    b008:	f000 86c6 	beq.w	bd98 <_vfprintf_r+0x16a4>
    b00c:	2f00      	cmp	r7, #0
    b00e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b010:	f2c0 868f 	blt.w	bd32 <_vfprintf_r+0x163e>
    b014:	2100      	movs	r1, #0
    b016:	463a      	mov	r2, r7
    b018:	f003 f8fe 	bl	e218 <memchr>
    b01c:	4603      	mov	r3, r0
    b01e:	2800      	cmp	r0, #0
    b020:	f000 86f5 	beq.w	be0e <_vfprintf_r+0x171a>
    b024:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b026:	1a1b      	subs	r3, r3, r0
    b028:	9310      	str	r3, [sp, #64]	; 0x40
    b02a:	42bb      	cmp	r3, r7
    b02c:	f340 85be 	ble.w	bbac <_vfprintf_r+0x14b8>
    b030:	9710      	str	r7, [sp, #64]	; 0x40
    b032:	2100      	movs	r1, #0
    b034:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    b038:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b03c:	970c      	str	r7, [sp, #48]	; 0x30
    b03e:	9117      	str	r1, [sp, #92]	; 0x5c
    b040:	e527      	b.n	aa92 <_vfprintf_r+0x39e>
    b042:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b046:	9216      	str	r2, [sp, #88]	; 0x58
    b048:	f01c 0f20 	tst.w	ip, #32
    b04c:	d023      	beq.n	b096 <_vfprintf_r+0x9a2>
    b04e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b050:	2301      	movs	r3, #1
    b052:	1dc2      	adds	r2, r0, #7
    b054:	f022 0207 	bic.w	r2, r2, #7
    b058:	f102 0108 	add.w	r1, r2, #8
    b05c:	910b      	str	r1, [sp, #44]	; 0x2c
    b05e:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b062:	ea5a 020b 	orrs.w	r2, sl, fp
    b066:	bf0c      	ite	eq
    b068:	2200      	moveq	r2, #0
    b06a:	2201      	movne	r2, #1
    b06c:	e4d4      	b.n	aa18 <_vfprintf_r+0x324>
    b06e:	990a      	ldr	r1, [sp, #40]	; 0x28
    b070:	462b      	mov	r3, r5
    b072:	f041 0120 	orr.w	r1, r1, #32
    b076:	910a      	str	r1, [sp, #40]	; 0x28
    b078:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b07a:	782a      	ldrb	r2, [r5, #0]
    b07c:	910b      	str	r1, [sp, #44]	; 0x2c
    b07e:	f7ff bbe4 	b.w	a84a <_vfprintf_r+0x156>
    b082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b084:	9216      	str	r2, [sp, #88]	; 0x58
    b086:	f043 0310 	orr.w	r3, r3, #16
    b08a:	930a      	str	r3, [sp, #40]	; 0x28
    b08c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b090:	f01c 0f20 	tst.w	ip, #32
    b094:	d1db      	bne.n	b04e <_vfprintf_r+0x95a>
    b096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b098:	f013 0f10 	tst.w	r3, #16
    b09c:	f000 83d5 	beq.w	b84a <_vfprintf_r+0x1156>
    b0a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b0a2:	2301      	movs	r3, #1
    b0a4:	1d02      	adds	r2, r0, #4
    b0a6:	920b      	str	r2, [sp, #44]	; 0x2c
    b0a8:	6801      	ldr	r1, [r0, #0]
    b0aa:	1e0a      	subs	r2, r1, #0
    b0ac:	bf18      	it	ne
    b0ae:	2201      	movne	r2, #1
    b0b0:	468a      	mov	sl, r1
    b0b2:	f04f 0b00 	mov.w	fp, #0
    b0b6:	e4af      	b.n	aa18 <_vfprintf_r+0x324>
    b0b8:	980a      	ldr	r0, [sp, #40]	; 0x28
    b0ba:	9216      	str	r2, [sp, #88]	; 0x58
    b0bc:	f642 0220 	movw	r2, #10272	; 0x2820
    b0c0:	f010 0f20 	tst.w	r0, #32
    b0c4:	f2c0 0201 	movt	r2, #1
    b0c8:	9219      	str	r2, [sp, #100]	; 0x64
    b0ca:	f47f ac92 	bne.w	a9f2 <_vfprintf_r+0x2fe>
    b0ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b0d0:	f013 0f10 	tst.w	r3, #16
    b0d4:	f040 831a 	bne.w	b70c <_vfprintf_r+0x1018>
    b0d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b0da:	f012 0f40 	tst.w	r2, #64	; 0x40
    b0de:	f000 8315 	beq.w	b70c <_vfprintf_r+0x1018>
    b0e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b0e4:	f103 0c04 	add.w	ip, r3, #4
    b0e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b0ec:	f8b3 a000 	ldrh.w	sl, [r3]
    b0f0:	46d2      	mov	sl, sl
    b0f2:	f04f 0b00 	mov.w	fp, #0
    b0f6:	e485      	b.n	aa04 <_vfprintf_r+0x310>
    b0f8:	9216      	str	r2, [sp, #88]	; 0x58
    b0fa:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    b0fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b100:	f04f 0c01 	mov.w	ip, #1
    b104:	f04f 0000 	mov.w	r0, #0
    b108:	3104      	adds	r1, #4
    b10a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b10e:	6813      	ldr	r3, [r2, #0]
    b110:	3204      	adds	r2, #4
    b112:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b116:	920b      	str	r2, [sp, #44]	; 0x2c
    b118:	9113      	str	r1, [sp, #76]	; 0x4c
    b11a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b11e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    b122:	e62f      	b.n	ad84 <_vfprintf_r+0x690>
    b124:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b128:	9216      	str	r2, [sp, #88]	; 0x58
    b12a:	f01c 0f20 	tst.w	ip, #32
    b12e:	f47f aea3 	bne.w	ae78 <_vfprintf_r+0x784>
    b132:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b134:	f012 0f10 	tst.w	r2, #16
    b138:	f040 82f1 	bne.w	b71e <_vfprintf_r+0x102a>
    b13c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b13e:	f012 0f40 	tst.w	r2, #64	; 0x40
    b142:	f000 82ec 	beq.w	b71e <_vfprintf_r+0x102a>
    b146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b148:	f103 0c04 	add.w	ip, r3, #4
    b14c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b150:	f9b3 a000 	ldrsh.w	sl, [r3]
    b154:	46d2      	mov	sl, sl
    b156:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b15a:	e696      	b.n	ae8a <_vfprintf_r+0x796>
    b15c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b15e:	9216      	str	r2, [sp, #88]	; 0x58
    b160:	f041 0110 	orr.w	r1, r1, #16
    b164:	910a      	str	r1, [sp, #40]	; 0x28
    b166:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b168:	f012 0320 	ands.w	r3, r2, #32
    b16c:	f47f af11 	bne.w	af92 <_vfprintf_r+0x89e>
    b170:	990a      	ldr	r1, [sp, #40]	; 0x28
    b172:	f011 0210 	ands.w	r2, r1, #16
    b176:	f000 8354 	beq.w	b822 <_vfprintf_r+0x112e>
    b17a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b17c:	f102 0c04 	add.w	ip, r2, #4
    b180:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b184:	6811      	ldr	r1, [r2, #0]
    b186:	1e0a      	subs	r2, r1, #0
    b188:	bf18      	it	ne
    b18a:	2201      	movne	r2, #1
    b18c:	468a      	mov	sl, r1
    b18e:	f04f 0b00 	mov.w	fp, #0
    b192:	e441      	b.n	aa18 <_vfprintf_r+0x324>
    b194:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b196:	2a65      	cmp	r2, #101	; 0x65
    b198:	f340 8128 	ble.w	b3ec <_vfprintf_r+0xcf8>
    b19c:	9812      	ldr	r0, [sp, #72]	; 0x48
    b19e:	2200      	movs	r2, #0
    b1a0:	2300      	movs	r3, #0
    b1a2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b1a4:	f006 fc4c 	bl	11a40 <__aeabi_dcmpeq>
    b1a8:	2800      	cmp	r0, #0
    b1aa:	f000 81be 	beq.w	b52a <_vfprintf_r+0xe36>
    b1ae:	2301      	movs	r3, #1
    b1b0:	6063      	str	r3, [r4, #4]
    b1b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b1b6:	f642 0360 	movw	r3, #10336	; 0x2860
    b1ba:	f2c0 0301 	movt	r3, #1
    b1be:	6023      	str	r3, [r4, #0]
    b1c0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b1c4:	3201      	adds	r2, #1
    b1c6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b1ca:	3301      	adds	r3, #1
    b1cc:	2a07      	cmp	r2, #7
    b1ce:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b1d2:	bfd8      	it	le
    b1d4:	f104 0308 	addle.w	r3, r4, #8
    b1d8:	f300 839b 	bgt.w	b912 <_vfprintf_r+0x121e>
    b1dc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b1e0:	981a      	ldr	r0, [sp, #104]	; 0x68
    b1e2:	4282      	cmp	r2, r0
    b1e4:	db04      	blt.n	b1f0 <_vfprintf_r+0xafc>
    b1e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    b1e8:	f011 0f01 	tst.w	r1, #1
    b1ec:	f43f ad49 	beq.w	ac82 <_vfprintf_r+0x58e>
    b1f0:	2201      	movs	r2, #1
    b1f2:	605a      	str	r2, [r3, #4]
    b1f4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b1f8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b1fc:	3201      	adds	r2, #1
    b1fe:	981d      	ldr	r0, [sp, #116]	; 0x74
    b200:	3101      	adds	r1, #1
    b202:	2a07      	cmp	r2, #7
    b204:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b208:	6018      	str	r0, [r3, #0]
    b20a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b20e:	f300 855f 	bgt.w	bcd0 <_vfprintf_r+0x15dc>
    b212:	3308      	adds	r3, #8
    b214:	991a      	ldr	r1, [sp, #104]	; 0x68
    b216:	1e4f      	subs	r7, r1, #1
    b218:	2f00      	cmp	r7, #0
    b21a:	f77f ad32 	ble.w	ac82 <_vfprintf_r+0x58e>
    b21e:	2f10      	cmp	r7, #16
    b220:	f8df 8534 	ldr.w	r8, [pc, #1332]	; b758 <_vfprintf_r+0x1064>
    b224:	f340 82ea 	ble.w	b7fc <_vfprintf_r+0x1108>
    b228:	4642      	mov	r2, r8
    b22a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b22e:	46a8      	mov	r8, r5
    b230:	2410      	movs	r4, #16
    b232:	f10a 0a0c 	add.w	sl, sl, #12
    b236:	4615      	mov	r5, r2
    b238:	e003      	b.n	b242 <_vfprintf_r+0xb4e>
    b23a:	3f10      	subs	r7, #16
    b23c:	2f10      	cmp	r7, #16
    b23e:	f340 82da 	ble.w	b7f6 <_vfprintf_r+0x1102>
    b242:	605c      	str	r4, [r3, #4]
    b244:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b248:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b24c:	3201      	adds	r2, #1
    b24e:	601d      	str	r5, [r3, #0]
    b250:	3110      	adds	r1, #16
    b252:	2a07      	cmp	r2, #7
    b254:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b258:	f103 0308 	add.w	r3, r3, #8
    b25c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b260:	ddeb      	ble.n	b23a <_vfprintf_r+0xb46>
    b262:	4648      	mov	r0, r9
    b264:	4631      	mov	r1, r6
    b266:	4652      	mov	r2, sl
    b268:	f7ff fa36 	bl	a6d8 <__sprint_r>
    b26c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b270:	3304      	adds	r3, #4
    b272:	2800      	cmp	r0, #0
    b274:	d0e1      	beq.n	b23a <_vfprintf_r+0xb46>
    b276:	f7ff bb5d 	b.w	a934 <_vfprintf_r+0x240>
    b27a:	b97b      	cbnz	r3, b29c <_vfprintf_r+0xba8>
    b27c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b27e:	f011 0f01 	tst.w	r1, #1
    b282:	d00b      	beq.n	b29c <_vfprintf_r+0xba8>
    b284:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    b288:	2330      	movs	r3, #48	; 0x30
    b28a:	3204      	adds	r2, #4
    b28c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    b290:	3227      	adds	r2, #39	; 0x27
    b292:	2301      	movs	r3, #1
    b294:	9213      	str	r2, [sp, #76]	; 0x4c
    b296:	9310      	str	r3, [sp, #64]	; 0x40
    b298:	f7ff bbf3 	b.w	aa82 <_vfprintf_r+0x38e>
    b29c:	9818      	ldr	r0, [sp, #96]	; 0x60
    b29e:	2100      	movs	r1, #0
    b2a0:	9110      	str	r1, [sp, #64]	; 0x40
    b2a2:	9013      	str	r0, [sp, #76]	; 0x4c
    b2a4:	f7ff bbed 	b.w	aa82 <_vfprintf_r+0x38e>
    b2a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b2aa:	990c      	ldr	r1, [sp, #48]	; 0x30
    b2ac:	1a47      	subs	r7, r0, r1
    b2ae:	2f00      	cmp	r7, #0
    b2b0:	f77f ac84 	ble.w	abbc <_vfprintf_r+0x4c8>
    b2b4:	2f10      	cmp	r7, #16
    b2b6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; b758 <_vfprintf_r+0x1064>
    b2ba:	dd2e      	ble.n	b31a <_vfprintf_r+0xc26>
    b2bc:	4643      	mov	r3, r8
    b2be:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b2c2:	46a8      	mov	r8, r5
    b2c4:	f04f 0a10 	mov.w	sl, #16
    b2c8:	f10b 0b0c 	add.w	fp, fp, #12
    b2cc:	461d      	mov	r5, r3
    b2ce:	e002      	b.n	b2d6 <_vfprintf_r+0xbe2>
    b2d0:	3f10      	subs	r7, #16
    b2d2:	2f10      	cmp	r7, #16
    b2d4:	dd1e      	ble.n	b314 <_vfprintf_r+0xc20>
    b2d6:	f8c4 a004 	str.w	sl, [r4, #4]
    b2da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b2de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b2e2:	3301      	adds	r3, #1
    b2e4:	6025      	str	r5, [r4, #0]
    b2e6:	3210      	adds	r2, #16
    b2e8:	2b07      	cmp	r3, #7
    b2ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b2ee:	f104 0408 	add.w	r4, r4, #8
    b2f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b2f6:	ddeb      	ble.n	b2d0 <_vfprintf_r+0xbdc>
    b2f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b2fc:	4648      	mov	r0, r9
    b2fe:	4631      	mov	r1, r6
    b300:	465a      	mov	r2, fp
    b302:	3404      	adds	r4, #4
    b304:	f7ff f9e8 	bl	a6d8 <__sprint_r>
    b308:	2800      	cmp	r0, #0
    b30a:	f47f ab13 	bne.w	a934 <_vfprintf_r+0x240>
    b30e:	3f10      	subs	r7, #16
    b310:	2f10      	cmp	r7, #16
    b312:	dce0      	bgt.n	b2d6 <_vfprintf_r+0xbe2>
    b314:	462b      	mov	r3, r5
    b316:	4645      	mov	r5, r8
    b318:	4698      	mov	r8, r3
    b31a:	6067      	str	r7, [r4, #4]
    b31c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b320:	f8c4 8000 	str.w	r8, [r4]
    b324:	1c5a      	adds	r2, r3, #1
    b326:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b32a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b32e:	19db      	adds	r3, r3, r7
    b330:	2a07      	cmp	r2, #7
    b332:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b336:	f300 823a 	bgt.w	b7ae <_vfprintf_r+0x10ba>
    b33a:	3408      	adds	r4, #8
    b33c:	e43e      	b.n	abbc <_vfprintf_r+0x4c8>
    b33e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b340:	6063      	str	r3, [r4, #4]
    b342:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b346:	6021      	str	r1, [r4, #0]
    b348:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b34c:	3201      	adds	r2, #1
    b34e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b352:	18cb      	adds	r3, r1, r3
    b354:	2a07      	cmp	r2, #7
    b356:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b35a:	f300 8549 	bgt.w	bdf0 <_vfprintf_r+0x16fc>
    b35e:	3408      	adds	r4, #8
    b360:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    b362:	2301      	movs	r3, #1
    b364:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b368:	6063      	str	r3, [r4, #4]
    b36a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b36e:	6022      	str	r2, [r4, #0]
    b370:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b374:	3301      	adds	r3, #1
    b376:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b37a:	3201      	adds	r2, #1
    b37c:	2b07      	cmp	r3, #7
    b37e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b382:	bfd8      	it	le
    b384:	f104 0308 	addle.w	r3, r4, #8
    b388:	f300 8523 	bgt.w	bdd2 <_vfprintf_r+0x16de>
    b38c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b38e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b392:	19c7      	adds	r7, r0, r7
    b394:	981a      	ldr	r0, [sp, #104]	; 0x68
    b396:	601f      	str	r7, [r3, #0]
    b398:	1a81      	subs	r1, r0, r2
    b39a:	6059      	str	r1, [r3, #4]
    b39c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b3a0:	1a8a      	subs	r2, r1, r2
    b3a2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    b3a6:	1812      	adds	r2, r2, r0
    b3a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b3ac:	3101      	adds	r1, #1
    b3ae:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    b3b2:	2907      	cmp	r1, #7
    b3b4:	f340 8232 	ble.w	b81c <_vfprintf_r+0x1128>
    b3b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b3bc:	4648      	mov	r0, r9
    b3be:	4631      	mov	r1, r6
    b3c0:	320c      	adds	r2, #12
    b3c2:	f7ff f989 	bl	a6d8 <__sprint_r>
    b3c6:	2800      	cmp	r0, #0
    b3c8:	f47f aab4 	bne.w	a934 <_vfprintf_r+0x240>
    b3cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b3d0:	3304      	adds	r3, #4
    b3d2:	e456      	b.n	ac82 <_vfprintf_r+0x58e>
    b3d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b3d8:	4648      	mov	r0, r9
    b3da:	4631      	mov	r1, r6
    b3dc:	320c      	adds	r2, #12
    b3de:	f7ff f97b 	bl	a6d8 <__sprint_r>
    b3e2:	2800      	cmp	r0, #0
    b3e4:	f43f acb4 	beq.w	ad50 <_vfprintf_r+0x65c>
    b3e8:	f7ff baa4 	b.w	a934 <_vfprintf_r+0x240>
    b3ec:	991a      	ldr	r1, [sp, #104]	; 0x68
    b3ee:	2901      	cmp	r1, #1
    b3f0:	dd4c      	ble.n	b48c <_vfprintf_r+0xd98>
    b3f2:	2301      	movs	r3, #1
    b3f4:	6063      	str	r3, [r4, #4]
    b3f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b3fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b3fe:	3301      	adds	r3, #1
    b400:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b402:	3201      	adds	r2, #1
    b404:	2b07      	cmp	r3, #7
    b406:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b40a:	6020      	str	r0, [r4, #0]
    b40c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b410:	f300 81b2 	bgt.w	b778 <_vfprintf_r+0x1084>
    b414:	3408      	adds	r4, #8
    b416:	2301      	movs	r3, #1
    b418:	6063      	str	r3, [r4, #4]
    b41a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b41e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b422:	3301      	adds	r3, #1
    b424:	991d      	ldr	r1, [sp, #116]	; 0x74
    b426:	3201      	adds	r2, #1
    b428:	2b07      	cmp	r3, #7
    b42a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b42e:	6021      	str	r1, [r4, #0]
    b430:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b434:	f300 8192 	bgt.w	b75c <_vfprintf_r+0x1068>
    b438:	3408      	adds	r4, #8
    b43a:	9812      	ldr	r0, [sp, #72]	; 0x48
    b43c:	2200      	movs	r2, #0
    b43e:	2300      	movs	r3, #0
    b440:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b442:	f006 fafd 	bl	11a40 <__aeabi_dcmpeq>
    b446:	2800      	cmp	r0, #0
    b448:	f040 811d 	bne.w	b686 <_vfprintf_r+0xf92>
    b44c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    b44e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b450:	1e5a      	subs	r2, r3, #1
    b452:	6062      	str	r2, [r4, #4]
    b454:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b458:	1c41      	adds	r1, r0, #1
    b45a:	6021      	str	r1, [r4, #0]
    b45c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b460:	3301      	adds	r3, #1
    b462:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b466:	188a      	adds	r2, r1, r2
    b468:	2b07      	cmp	r3, #7
    b46a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b46e:	dc21      	bgt.n	b4b4 <_vfprintf_r+0xdc0>
    b470:	3408      	adds	r4, #8
    b472:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    b474:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    b478:	981c      	ldr	r0, [sp, #112]	; 0x70
    b47a:	6022      	str	r2, [r4, #0]
    b47c:	6063      	str	r3, [r4, #4]
    b47e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b482:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b486:	3301      	adds	r3, #1
    b488:	f7ff bbf0 	b.w	ac6c <_vfprintf_r+0x578>
    b48c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b48e:	f012 0f01 	tst.w	r2, #1
    b492:	d1ae      	bne.n	b3f2 <_vfprintf_r+0xcfe>
    b494:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    b496:	2301      	movs	r3, #1
    b498:	6063      	str	r3, [r4, #4]
    b49a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b49e:	6022      	str	r2, [r4, #0]
    b4a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b4a4:	3301      	adds	r3, #1
    b4a6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b4aa:	3201      	adds	r2, #1
    b4ac:	2b07      	cmp	r3, #7
    b4ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b4b2:	dddd      	ble.n	b470 <_vfprintf_r+0xd7c>
    b4b4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b4b8:	4648      	mov	r0, r9
    b4ba:	4631      	mov	r1, r6
    b4bc:	320c      	adds	r2, #12
    b4be:	f7ff f90b 	bl	a6d8 <__sprint_r>
    b4c2:	2800      	cmp	r0, #0
    b4c4:	f47f aa36 	bne.w	a934 <_vfprintf_r+0x240>
    b4c8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b4cc:	3404      	adds	r4, #4
    b4ce:	e7d0      	b.n	b472 <_vfprintf_r+0xd7e>
    b4d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b4d4:	4648      	mov	r0, r9
    b4d6:	4631      	mov	r1, r6
    b4d8:	320c      	adds	r2, #12
    b4da:	f7ff f8fd 	bl	a6d8 <__sprint_r>
    b4de:	2800      	cmp	r0, #0
    b4e0:	f47f aa28 	bne.w	a934 <_vfprintf_r+0x240>
    b4e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b4e8:	3404      	adds	r4, #4
    b4ea:	f7ff bbb0 	b.w	ac4e <_vfprintf_r+0x55a>
    b4ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b4f2:	4648      	mov	r0, r9
    b4f4:	4631      	mov	r1, r6
    b4f6:	320c      	adds	r2, #12
    b4f8:	f7ff f8ee 	bl	a6d8 <__sprint_r>
    b4fc:	2800      	cmp	r0, #0
    b4fe:	f47f aa19 	bne.w	a934 <_vfprintf_r+0x240>
    b502:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b506:	3404      	adds	r4, #4
    b508:	f7ff bb3c 	b.w	ab84 <_vfprintf_r+0x490>
    b50c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b510:	4648      	mov	r0, r9
    b512:	4631      	mov	r1, r6
    b514:	320c      	adds	r2, #12
    b516:	f7ff f8df 	bl	a6d8 <__sprint_r>
    b51a:	2800      	cmp	r0, #0
    b51c:	f47f aa0a 	bne.w	a934 <_vfprintf_r+0x240>
    b520:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b524:	3404      	adds	r4, #4
    b526:	f7ff bb43 	b.w	abb0 <_vfprintf_r+0x4bc>
    b52a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    b52e:	2b00      	cmp	r3, #0
    b530:	f340 81fd 	ble.w	b92e <_vfprintf_r+0x123a>
    b534:	991a      	ldr	r1, [sp, #104]	; 0x68
    b536:	428b      	cmp	r3, r1
    b538:	f6ff af01 	blt.w	b33e <_vfprintf_r+0xc4a>
    b53c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    b53e:	6061      	str	r1, [r4, #4]
    b540:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b544:	6022      	str	r2, [r4, #0]
    b546:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b54a:	3301      	adds	r3, #1
    b54c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b550:	1852      	adds	r2, r2, r1
    b552:	2b07      	cmp	r3, #7
    b554:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b558:	bfd8      	it	le
    b55a:	f104 0308 	addle.w	r3, r4, #8
    b55e:	f300 8429 	bgt.w	bdb4 <_vfprintf_r+0x16c0>
    b562:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    b566:	981a      	ldr	r0, [sp, #104]	; 0x68
    b568:	1a24      	subs	r4, r4, r0
    b56a:	2c00      	cmp	r4, #0
    b56c:	f340 81b3 	ble.w	b8d6 <_vfprintf_r+0x11e2>
    b570:	2c10      	cmp	r4, #16
    b572:	f8df 81e4 	ldr.w	r8, [pc, #484]	; b758 <_vfprintf_r+0x1064>
    b576:	f340 819d 	ble.w	b8b4 <_vfprintf_r+0x11c0>
    b57a:	4642      	mov	r2, r8
    b57c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b580:	46a8      	mov	r8, r5
    b582:	2710      	movs	r7, #16
    b584:	f10a 0a0c 	add.w	sl, sl, #12
    b588:	4615      	mov	r5, r2
    b58a:	e003      	b.n	b594 <_vfprintf_r+0xea0>
    b58c:	3c10      	subs	r4, #16
    b58e:	2c10      	cmp	r4, #16
    b590:	f340 818d 	ble.w	b8ae <_vfprintf_r+0x11ba>
    b594:	605f      	str	r7, [r3, #4]
    b596:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b59a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b59e:	3201      	adds	r2, #1
    b5a0:	601d      	str	r5, [r3, #0]
    b5a2:	3110      	adds	r1, #16
    b5a4:	2a07      	cmp	r2, #7
    b5a6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b5aa:	f103 0308 	add.w	r3, r3, #8
    b5ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b5b2:	ddeb      	ble.n	b58c <_vfprintf_r+0xe98>
    b5b4:	4648      	mov	r0, r9
    b5b6:	4631      	mov	r1, r6
    b5b8:	4652      	mov	r2, sl
    b5ba:	f7ff f88d 	bl	a6d8 <__sprint_r>
    b5be:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b5c2:	3304      	adds	r3, #4
    b5c4:	2800      	cmp	r0, #0
    b5c6:	d0e1      	beq.n	b58c <_vfprintf_r+0xe98>
    b5c8:	f7ff b9b4 	b.w	a934 <_vfprintf_r+0x240>
    b5cc:	9a18      	ldr	r2, [sp, #96]	; 0x60
    b5ce:	9819      	ldr	r0, [sp, #100]	; 0x64
    b5d0:	4613      	mov	r3, r2
    b5d2:	9213      	str	r2, [sp, #76]	; 0x4c
    b5d4:	f00a 020f 	and.w	r2, sl, #15
    b5d8:	ea4f 111a 	mov.w	r1, sl, lsr #4
    b5dc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    b5e0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    b5e4:	5c82      	ldrb	r2, [r0, r2]
    b5e6:	468a      	mov	sl, r1
    b5e8:	46e3      	mov	fp, ip
    b5ea:	ea5a 0c0b 	orrs.w	ip, sl, fp
    b5ee:	f803 2d01 	strb.w	r2, [r3, #-1]!
    b5f2:	d1ef      	bne.n	b5d4 <_vfprintf_r+0xee0>
    b5f4:	9818      	ldr	r0, [sp, #96]	; 0x60
    b5f6:	9313      	str	r3, [sp, #76]	; 0x4c
    b5f8:	1ac0      	subs	r0, r0, r3
    b5fa:	9010      	str	r0, [sp, #64]	; 0x40
    b5fc:	f7ff ba41 	b.w	aa82 <_vfprintf_r+0x38e>
    b600:	2209      	movs	r2, #9
    b602:	2300      	movs	r3, #0
    b604:	4552      	cmp	r2, sl
    b606:	eb73 000b 	sbcs.w	r0, r3, fp
    b60a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    b60e:	d21f      	bcs.n	b650 <_vfprintf_r+0xf5c>
    b610:	4623      	mov	r3, r4
    b612:	4644      	mov	r4, r8
    b614:	46b8      	mov	r8, r7
    b616:	461f      	mov	r7, r3
    b618:	4650      	mov	r0, sl
    b61a:	4659      	mov	r1, fp
    b61c:	220a      	movs	r2, #10
    b61e:	2300      	movs	r3, #0
    b620:	f006 fb26 	bl	11c70 <__aeabi_uldivmod>
    b624:	2300      	movs	r3, #0
    b626:	4650      	mov	r0, sl
    b628:	4659      	mov	r1, fp
    b62a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    b62e:	220a      	movs	r2, #10
    b630:	f804 cd01 	strb.w	ip, [r4, #-1]!
    b634:	f006 fb1c 	bl	11c70 <__aeabi_uldivmod>
    b638:	2209      	movs	r2, #9
    b63a:	2300      	movs	r3, #0
    b63c:	4682      	mov	sl, r0
    b63e:	468b      	mov	fp, r1
    b640:	4552      	cmp	r2, sl
    b642:	eb73 030b 	sbcs.w	r3, r3, fp
    b646:	d3e7      	bcc.n	b618 <_vfprintf_r+0xf24>
    b648:	463b      	mov	r3, r7
    b64a:	4647      	mov	r7, r8
    b64c:	46a0      	mov	r8, r4
    b64e:	461c      	mov	r4, r3
    b650:	f108 30ff 	add.w	r0, r8, #4294967295
    b654:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    b658:	9013      	str	r0, [sp, #76]	; 0x4c
    b65a:	f808 ac01 	strb.w	sl, [r8, #-1]
    b65e:	9918      	ldr	r1, [sp, #96]	; 0x60
    b660:	1a09      	subs	r1, r1, r0
    b662:	9110      	str	r1, [sp, #64]	; 0x40
    b664:	f7ff ba0d 	b.w	aa82 <_vfprintf_r+0x38e>
    b668:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b66c:	4648      	mov	r0, r9
    b66e:	4631      	mov	r1, r6
    b670:	320c      	adds	r2, #12
    b672:	f7ff f831 	bl	a6d8 <__sprint_r>
    b676:	2800      	cmp	r0, #0
    b678:	f47f a95c 	bne.w	a934 <_vfprintf_r+0x240>
    b67c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b680:	3404      	adds	r4, #4
    b682:	f7ff ba68 	b.w	ab56 <_vfprintf_r+0x462>
    b686:	991a      	ldr	r1, [sp, #104]	; 0x68
    b688:	1e4f      	subs	r7, r1, #1
    b68a:	2f00      	cmp	r7, #0
    b68c:	f77f aef1 	ble.w	b472 <_vfprintf_r+0xd7e>
    b690:	2f10      	cmp	r7, #16
    b692:	f8df 80c4 	ldr.w	r8, [pc, #196]	; b758 <_vfprintf_r+0x1064>
    b696:	dd4e      	ble.n	b736 <_vfprintf_r+0x1042>
    b698:	4643      	mov	r3, r8
    b69a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b69e:	46a8      	mov	r8, r5
    b6a0:	f04f 0a10 	mov.w	sl, #16
    b6a4:	f10b 0b0c 	add.w	fp, fp, #12
    b6a8:	461d      	mov	r5, r3
    b6aa:	e002      	b.n	b6b2 <_vfprintf_r+0xfbe>
    b6ac:	3f10      	subs	r7, #16
    b6ae:	2f10      	cmp	r7, #16
    b6b0:	dd3e      	ble.n	b730 <_vfprintf_r+0x103c>
    b6b2:	f8c4 a004 	str.w	sl, [r4, #4]
    b6b6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b6ba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b6be:	3301      	adds	r3, #1
    b6c0:	6025      	str	r5, [r4, #0]
    b6c2:	3210      	adds	r2, #16
    b6c4:	2b07      	cmp	r3, #7
    b6c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b6ca:	f104 0408 	add.w	r4, r4, #8
    b6ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b6d2:	ddeb      	ble.n	b6ac <_vfprintf_r+0xfb8>
    b6d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b6d8:	4648      	mov	r0, r9
    b6da:	4631      	mov	r1, r6
    b6dc:	465a      	mov	r2, fp
    b6de:	3404      	adds	r4, #4
    b6e0:	f7fe fffa 	bl	a6d8 <__sprint_r>
    b6e4:	2800      	cmp	r0, #0
    b6e6:	d0e1      	beq.n	b6ac <_vfprintf_r+0xfb8>
    b6e8:	f7ff b924 	b.w	a934 <_vfprintf_r+0x240>
    b6ec:	9816      	ldr	r0, [sp, #88]	; 0x58
    b6ee:	2130      	movs	r1, #48	; 0x30
    b6f0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b6f4:	2201      	movs	r2, #1
    b6f6:	2302      	movs	r3, #2
    b6f8:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    b6fc:	f04c 0c02 	orr.w	ip, ip, #2
    b700:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    b704:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    b708:	f7ff b986 	b.w	aa18 <_vfprintf_r+0x324>
    b70c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b70e:	1d01      	adds	r1, r0, #4
    b710:	6803      	ldr	r3, [r0, #0]
    b712:	910b      	str	r1, [sp, #44]	; 0x2c
    b714:	469a      	mov	sl, r3
    b716:	f04f 0b00 	mov.w	fp, #0
    b71a:	f7ff b973 	b.w	aa04 <_vfprintf_r+0x310>
    b71e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b720:	1d01      	adds	r1, r0, #4
    b722:	6803      	ldr	r3, [r0, #0]
    b724:	910b      	str	r1, [sp, #44]	; 0x2c
    b726:	469a      	mov	sl, r3
    b728:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b72c:	f7ff bbad 	b.w	ae8a <_vfprintf_r+0x796>
    b730:	462b      	mov	r3, r5
    b732:	4645      	mov	r5, r8
    b734:	4698      	mov	r8, r3
    b736:	6067      	str	r7, [r4, #4]
    b738:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b73c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b740:	3301      	adds	r3, #1
    b742:	f8c4 8000 	str.w	r8, [r4]
    b746:	19d2      	adds	r2, r2, r7
    b748:	2b07      	cmp	r3, #7
    b74a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b74e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b752:	f77f ae8d 	ble.w	b470 <_vfprintf_r+0xd7c>
    b756:	e6ad      	b.n	b4b4 <_vfprintf_r+0xdc0>
    b758:	000128a0 	.word	0x000128a0
    b75c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b760:	4648      	mov	r0, r9
    b762:	4631      	mov	r1, r6
    b764:	320c      	adds	r2, #12
    b766:	f7fe ffb7 	bl	a6d8 <__sprint_r>
    b76a:	2800      	cmp	r0, #0
    b76c:	f47f a8e2 	bne.w	a934 <_vfprintf_r+0x240>
    b770:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b774:	3404      	adds	r4, #4
    b776:	e660      	b.n	b43a <_vfprintf_r+0xd46>
    b778:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b77c:	4648      	mov	r0, r9
    b77e:	4631      	mov	r1, r6
    b780:	320c      	adds	r2, #12
    b782:	f7fe ffa9 	bl	a6d8 <__sprint_r>
    b786:	2800      	cmp	r0, #0
    b788:	f47f a8d4 	bne.w	a934 <_vfprintf_r+0x240>
    b78c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b790:	3404      	adds	r4, #4
    b792:	e640      	b.n	b416 <_vfprintf_r+0xd22>
    b794:	2830      	cmp	r0, #48	; 0x30
    b796:	f000 82ec 	beq.w	bd72 <_vfprintf_r+0x167e>
    b79a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b79c:	2330      	movs	r3, #48	; 0x30
    b79e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    b7a2:	9918      	ldr	r1, [sp, #96]	; 0x60
    b7a4:	9013      	str	r0, [sp, #76]	; 0x4c
    b7a6:	1a09      	subs	r1, r1, r0
    b7a8:	9110      	str	r1, [sp, #64]	; 0x40
    b7aa:	f7ff b96a 	b.w	aa82 <_vfprintf_r+0x38e>
    b7ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b7b2:	4648      	mov	r0, r9
    b7b4:	4631      	mov	r1, r6
    b7b6:	320c      	adds	r2, #12
    b7b8:	f7fe ff8e 	bl	a6d8 <__sprint_r>
    b7bc:	2800      	cmp	r0, #0
    b7be:	f47f a8b9 	bne.w	a934 <_vfprintf_r+0x240>
    b7c2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b7c6:	3404      	adds	r4, #4
    b7c8:	f7ff b9f8 	b.w	abbc <_vfprintf_r+0x4c8>
    b7cc:	f1da 0a00 	rsbs	sl, sl, #0
    b7d0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    b7d4:	232d      	movs	r3, #45	; 0x2d
    b7d6:	ea5a 0c0b 	orrs.w	ip, sl, fp
    b7da:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    b7de:	bf0c      	ite	eq
    b7e0:	2200      	moveq	r2, #0
    b7e2:	2201      	movne	r2, #1
    b7e4:	2301      	movs	r3, #1
    b7e6:	f7ff b91b 	b.w	aa20 <_vfprintf_r+0x32c>
    b7ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b7ec:	462b      	mov	r3, r5
    b7ee:	782a      	ldrb	r2, [r5, #0]
    b7f0:	910b      	str	r1, [sp, #44]	; 0x2c
    b7f2:	f7ff b82a 	b.w	a84a <_vfprintf_r+0x156>
    b7f6:	462a      	mov	r2, r5
    b7f8:	4645      	mov	r5, r8
    b7fa:	4690      	mov	r8, r2
    b7fc:	605f      	str	r7, [r3, #4]
    b7fe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b802:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b806:	3201      	adds	r2, #1
    b808:	f8c3 8000 	str.w	r8, [r3]
    b80c:	19c9      	adds	r1, r1, r7
    b80e:	2a07      	cmp	r2, #7
    b810:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b814:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b818:	f73f adce 	bgt.w	b3b8 <_vfprintf_r+0xcc4>
    b81c:	3308      	adds	r3, #8
    b81e:	f7ff ba30 	b.w	ac82 <_vfprintf_r+0x58e>
    b822:	980a      	ldr	r0, [sp, #40]	; 0x28
    b824:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    b828:	f000 81ed 	beq.w	bc06 <_vfprintf_r+0x1512>
    b82c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b82e:	4613      	mov	r3, r2
    b830:	1d0a      	adds	r2, r1, #4
    b832:	920b      	str	r2, [sp, #44]	; 0x2c
    b834:	f8b1 a000 	ldrh.w	sl, [r1]
    b838:	f1ba 0200 	subs.w	r2, sl, #0
    b83c:	bf18      	it	ne
    b83e:	2201      	movne	r2, #1
    b840:	46d2      	mov	sl, sl
    b842:	f04f 0b00 	mov.w	fp, #0
    b846:	f7ff b8e7 	b.w	aa18 <_vfprintf_r+0x324>
    b84a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b84c:	f013 0f40 	tst.w	r3, #64	; 0x40
    b850:	f000 81cc 	beq.w	bbec <_vfprintf_r+0x14f8>
    b854:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b856:	2301      	movs	r3, #1
    b858:	1d01      	adds	r1, r0, #4
    b85a:	910b      	str	r1, [sp, #44]	; 0x2c
    b85c:	f8b0 a000 	ldrh.w	sl, [r0]
    b860:	f1ba 0200 	subs.w	r2, sl, #0
    b864:	bf18      	it	ne
    b866:	2201      	movne	r2, #1
    b868:	46d2      	mov	sl, sl
    b86a:	f04f 0b00 	mov.w	fp, #0
    b86e:	f7ff b8d3 	b.w	aa18 <_vfprintf_r+0x324>
    b872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b874:	f013 0f10 	tst.w	r3, #16
    b878:	f000 81a4 	beq.w	bbc4 <_vfprintf_r+0x14d0>
    b87c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b87e:	9911      	ldr	r1, [sp, #68]	; 0x44
    b880:	f100 0a04 	add.w	sl, r0, #4
    b884:	6803      	ldr	r3, [r0, #0]
    b886:	6019      	str	r1, [r3, #0]
    b888:	f7fe bf9c 	b.w	a7c4 <_vfprintf_r+0xd0>
    b88c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b88e:	1dc3      	adds	r3, r0, #7
    b890:	f023 0307 	bic.w	r3, r3, #7
    b894:	f103 0108 	add.w	r1, r3, #8
    b898:	910b      	str	r1, [sp, #44]	; 0x2c
    b89a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    b89e:	f8d3 a000 	ldr.w	sl, [r3]
    b8a2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    b8a6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    b8aa:	f7ff bb11 	b.w	aed0 <_vfprintf_r+0x7dc>
    b8ae:	462a      	mov	r2, r5
    b8b0:	4645      	mov	r5, r8
    b8b2:	4690      	mov	r8, r2
    b8b4:	605c      	str	r4, [r3, #4]
    b8b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b8ba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b8be:	3201      	adds	r2, #1
    b8c0:	f8c3 8000 	str.w	r8, [r3]
    b8c4:	1909      	adds	r1, r1, r4
    b8c6:	2a07      	cmp	r2, #7
    b8c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b8cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b8d0:	f300 82ea 	bgt.w	bea8 <_vfprintf_r+0x17b4>
    b8d4:	3308      	adds	r3, #8
    b8d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    b8d8:	f011 0f01 	tst.w	r1, #1
    b8dc:	f43f a9d1 	beq.w	ac82 <_vfprintf_r+0x58e>
    b8e0:	2201      	movs	r2, #1
    b8e2:	605a      	str	r2, [r3, #4]
    b8e4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b8e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b8ec:	3201      	adds	r2, #1
    b8ee:	981d      	ldr	r0, [sp, #116]	; 0x74
    b8f0:	3101      	adds	r1, #1
    b8f2:	2a07      	cmp	r2, #7
    b8f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b8f8:	6018      	str	r0, [r3, #0]
    b8fa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b8fe:	f73f ad5b 	bgt.w	b3b8 <_vfprintf_r+0xcc4>
    b902:	3308      	adds	r3, #8
    b904:	f7ff b9bd 	b.w	ac82 <_vfprintf_r+0x58e>
    b908:	232d      	movs	r3, #45	; 0x2d
    b90a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    b90e:	f7ff baf2 	b.w	aef6 <_vfprintf_r+0x802>
    b912:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b916:	4648      	mov	r0, r9
    b918:	4631      	mov	r1, r6
    b91a:	320c      	adds	r2, #12
    b91c:	f7fe fedc 	bl	a6d8 <__sprint_r>
    b920:	2800      	cmp	r0, #0
    b922:	f47f a807 	bne.w	a934 <_vfprintf_r+0x240>
    b926:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b92a:	3304      	adds	r3, #4
    b92c:	e456      	b.n	b1dc <_vfprintf_r+0xae8>
    b92e:	2301      	movs	r3, #1
    b930:	6063      	str	r3, [r4, #4]
    b932:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b936:	f642 0360 	movw	r3, #10336	; 0x2860
    b93a:	f2c0 0301 	movt	r3, #1
    b93e:	6023      	str	r3, [r4, #0]
    b940:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b944:	3201      	adds	r2, #1
    b946:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b94a:	3301      	adds	r3, #1
    b94c:	2a07      	cmp	r2, #7
    b94e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b952:	bfd8      	it	le
    b954:	f104 0308 	addle.w	r3, r4, #8
    b958:	f300 8187 	bgt.w	bc6a <_vfprintf_r+0x1576>
    b95c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b960:	b93a      	cbnz	r2, b972 <_vfprintf_r+0x127e>
    b962:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    b964:	b92a      	cbnz	r2, b972 <_vfprintf_r+0x127e>
    b966:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b96a:	f01c 0f01 	tst.w	ip, #1
    b96e:	f43f a988 	beq.w	ac82 <_vfprintf_r+0x58e>
    b972:	2201      	movs	r2, #1
    b974:	605a      	str	r2, [r3, #4]
    b976:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b97a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b97e:	3201      	adds	r2, #1
    b980:	981d      	ldr	r0, [sp, #116]	; 0x74
    b982:	3101      	adds	r1, #1
    b984:	2a07      	cmp	r2, #7
    b986:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b98a:	6018      	str	r0, [r3, #0]
    b98c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b990:	f300 8179 	bgt.w	bc86 <_vfprintf_r+0x1592>
    b994:	3308      	adds	r3, #8
    b996:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    b99a:	427f      	negs	r7, r7
    b99c:	2f00      	cmp	r7, #0
    b99e:	f340 81b3 	ble.w	bd08 <_vfprintf_r+0x1614>
    b9a2:	2f10      	cmp	r7, #16
    b9a4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; bff8 <_vfprintf_r+0x1904>
    b9a8:	f340 81d2 	ble.w	bd50 <_vfprintf_r+0x165c>
    b9ac:	4642      	mov	r2, r8
    b9ae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b9b2:	46a8      	mov	r8, r5
    b9b4:	2410      	movs	r4, #16
    b9b6:	f10a 0a0c 	add.w	sl, sl, #12
    b9ba:	4615      	mov	r5, r2
    b9bc:	e003      	b.n	b9c6 <_vfprintf_r+0x12d2>
    b9be:	3f10      	subs	r7, #16
    b9c0:	2f10      	cmp	r7, #16
    b9c2:	f340 81c2 	ble.w	bd4a <_vfprintf_r+0x1656>
    b9c6:	605c      	str	r4, [r3, #4]
    b9c8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b9cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b9d0:	3201      	adds	r2, #1
    b9d2:	601d      	str	r5, [r3, #0]
    b9d4:	3110      	adds	r1, #16
    b9d6:	2a07      	cmp	r2, #7
    b9d8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b9dc:	f103 0308 	add.w	r3, r3, #8
    b9e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b9e4:	ddeb      	ble.n	b9be <_vfprintf_r+0x12ca>
    b9e6:	4648      	mov	r0, r9
    b9e8:	4631      	mov	r1, r6
    b9ea:	4652      	mov	r2, sl
    b9ec:	f7fe fe74 	bl	a6d8 <__sprint_r>
    b9f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b9f4:	3304      	adds	r3, #4
    b9f6:	2800      	cmp	r0, #0
    b9f8:	d0e1      	beq.n	b9be <_vfprintf_r+0x12ca>
    b9fa:	f7fe bf9b 	b.w	a934 <_vfprintf_r+0x240>
    b9fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ba00:	1c6b      	adds	r3, r5, #1
    ba02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ba04:	f042 0220 	orr.w	r2, r2, #32
    ba08:	920a      	str	r2, [sp, #40]	; 0x28
    ba0a:	786a      	ldrb	r2, [r5, #1]
    ba0c:	910b      	str	r1, [sp, #44]	; 0x2c
    ba0e:	f7fe bf1c 	b.w	a84a <_vfprintf_r+0x156>
    ba12:	4650      	mov	r0, sl
    ba14:	4641      	mov	r1, r8
    ba16:	f003 fc63 	bl	f2e0 <__isnand>
    ba1a:	2800      	cmp	r0, #0
    ba1c:	f040 80ff 	bne.w	bc1e <_vfprintf_r+0x152a>
    ba20:	f1b7 3fff 	cmp.w	r7, #4294967295
    ba24:	f000 8251 	beq.w	beca <_vfprintf_r+0x17d6>
    ba28:	9816      	ldr	r0, [sp, #88]	; 0x58
    ba2a:	2867      	cmp	r0, #103	; 0x67
    ba2c:	bf14      	ite	ne
    ba2e:	2300      	movne	r3, #0
    ba30:	2301      	moveq	r3, #1
    ba32:	2847      	cmp	r0, #71	; 0x47
    ba34:	bf08      	it	eq
    ba36:	f043 0301 	orreq.w	r3, r3, #1
    ba3a:	b113      	cbz	r3, ba42 <_vfprintf_r+0x134e>
    ba3c:	2f00      	cmp	r7, #0
    ba3e:	bf08      	it	eq
    ba40:	2701      	moveq	r7, #1
    ba42:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    ba46:	4643      	mov	r3, r8
    ba48:	4652      	mov	r2, sl
    ba4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    ba4c:	e9c0 2300 	strd	r2, r3, [r0]
    ba50:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    ba54:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    ba58:	910a      	str	r1, [sp, #40]	; 0x28
    ba5a:	2b00      	cmp	r3, #0
    ba5c:	f2c0 8264 	blt.w	bf28 <_vfprintf_r+0x1834>
    ba60:	2100      	movs	r1, #0
    ba62:	9117      	str	r1, [sp, #92]	; 0x5c
    ba64:	9816      	ldr	r0, [sp, #88]	; 0x58
    ba66:	2866      	cmp	r0, #102	; 0x66
    ba68:	bf14      	ite	ne
    ba6a:	2300      	movne	r3, #0
    ba6c:	2301      	moveq	r3, #1
    ba6e:	2846      	cmp	r0, #70	; 0x46
    ba70:	bf08      	it	eq
    ba72:	f043 0301 	orreq.w	r3, r3, #1
    ba76:	9310      	str	r3, [sp, #64]	; 0x40
    ba78:	2b00      	cmp	r3, #0
    ba7a:	f000 81d1 	beq.w	be20 <_vfprintf_r+0x172c>
    ba7e:	46bc      	mov	ip, r7
    ba80:	2303      	movs	r3, #3
    ba82:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    ba86:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    ba8a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    ba8e:	4648      	mov	r0, r9
    ba90:	9300      	str	r3, [sp, #0]
    ba92:	9102      	str	r1, [sp, #8]
    ba94:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    ba98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ba9c:	310c      	adds	r1, #12
    ba9e:	f8cd c004 	str.w	ip, [sp, #4]
    baa2:	9103      	str	r1, [sp, #12]
    baa4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    baa8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    baac:	9104      	str	r1, [sp, #16]
    baae:	f000 fbc7 	bl	c240 <_dtoa_r>
    bab2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bab4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    bab8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    babc:	bf18      	it	ne
    babe:	2301      	movne	r3, #1
    bac0:	2a47      	cmp	r2, #71	; 0x47
    bac2:	bf0c      	ite	eq
    bac4:	2300      	moveq	r3, #0
    bac6:	f003 0301 	andne.w	r3, r3, #1
    baca:	9013      	str	r0, [sp, #76]	; 0x4c
    bacc:	b933      	cbnz	r3, badc <_vfprintf_r+0x13e8>
    bace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bad0:	f013 0f01 	tst.w	r3, #1
    bad4:	bf08      	it	eq
    bad6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    bada:	d016      	beq.n	bb0a <_vfprintf_r+0x1416>
    badc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bade:	9910      	ldr	r1, [sp, #64]	; 0x40
    bae0:	eb00 0b0c 	add.w	fp, r0, ip
    bae4:	b131      	cbz	r1, baf4 <_vfprintf_r+0x1400>
    bae6:	7803      	ldrb	r3, [r0, #0]
    bae8:	2b30      	cmp	r3, #48	; 0x30
    baea:	f000 80da 	beq.w	bca2 <_vfprintf_r+0x15ae>
    baee:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    baf2:	449b      	add	fp, r3
    baf4:	4650      	mov	r0, sl
    baf6:	2200      	movs	r2, #0
    baf8:	2300      	movs	r3, #0
    bafa:	4641      	mov	r1, r8
    bafc:	f005 ffa0 	bl	11a40 <__aeabi_dcmpeq>
    bb00:	2800      	cmp	r0, #0
    bb02:	f000 81c2 	beq.w	be8a <_vfprintf_r+0x1796>
    bb06:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    bb0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bb0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bb0e:	2a67      	cmp	r2, #103	; 0x67
    bb10:	bf14      	ite	ne
    bb12:	2300      	movne	r3, #0
    bb14:	2301      	moveq	r3, #1
    bb16:	2a47      	cmp	r2, #71	; 0x47
    bb18:	bf08      	it	eq
    bb1a:	f043 0301 	orreq.w	r3, r3, #1
    bb1e:	ebc0 000b 	rsb	r0, r0, fp
    bb22:	901a      	str	r0, [sp, #104]	; 0x68
    bb24:	2b00      	cmp	r3, #0
    bb26:	f000 818a 	beq.w	be3e <_vfprintf_r+0x174a>
    bb2a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    bb2e:	f111 0f03 	cmn.w	r1, #3
    bb32:	9110      	str	r1, [sp, #64]	; 0x40
    bb34:	db02      	blt.n	bb3c <_vfprintf_r+0x1448>
    bb36:	428f      	cmp	r7, r1
    bb38:	f280 818c 	bge.w	be54 <_vfprintf_r+0x1760>
    bb3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bb3e:	3a02      	subs	r2, #2
    bb40:	9216      	str	r2, [sp, #88]	; 0x58
    bb42:	9910      	ldr	r1, [sp, #64]	; 0x40
    bb44:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bb46:	1e4b      	subs	r3, r1, #1
    bb48:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    bb4c:	2b00      	cmp	r3, #0
    bb4e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    bb52:	f2c0 8234 	blt.w	bfbe <_vfprintf_r+0x18ca>
    bb56:	222b      	movs	r2, #43	; 0x2b
    bb58:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    bb5c:	2b09      	cmp	r3, #9
    bb5e:	f300 81b6 	bgt.w	bece <_vfprintf_r+0x17da>
    bb62:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    bb66:	3330      	adds	r3, #48	; 0x30
    bb68:	3204      	adds	r2, #4
    bb6a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    bb6e:	2330      	movs	r3, #48	; 0x30
    bb70:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    bb74:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    bb78:	981a      	ldr	r0, [sp, #104]	; 0x68
    bb7a:	991a      	ldr	r1, [sp, #104]	; 0x68
    bb7c:	1ad3      	subs	r3, r2, r3
    bb7e:	1818      	adds	r0, r3, r0
    bb80:	931c      	str	r3, [sp, #112]	; 0x70
    bb82:	2901      	cmp	r1, #1
    bb84:	9010      	str	r0, [sp, #64]	; 0x40
    bb86:	f340 8210 	ble.w	bfaa <_vfprintf_r+0x18b6>
    bb8a:	9810      	ldr	r0, [sp, #64]	; 0x40
    bb8c:	3001      	adds	r0, #1
    bb8e:	9010      	str	r0, [sp, #64]	; 0x40
    bb90:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    bb94:	910c      	str	r1, [sp, #48]	; 0x30
    bb96:	9817      	ldr	r0, [sp, #92]	; 0x5c
    bb98:	2800      	cmp	r0, #0
    bb9a:	f000 816e 	beq.w	be7a <_vfprintf_r+0x1786>
    bb9e:	232d      	movs	r3, #45	; 0x2d
    bba0:	2100      	movs	r1, #0
    bba2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    bba6:	9117      	str	r1, [sp, #92]	; 0x5c
    bba8:	f7fe bf74 	b.w	aa94 <_vfprintf_r+0x3a0>
    bbac:	9a10      	ldr	r2, [sp, #64]	; 0x40
    bbae:	f04f 0c00 	mov.w	ip, #0
    bbb2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bbb6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    bbba:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    bbbe:	920c      	str	r2, [sp, #48]	; 0x30
    bbc0:	f7fe bf67 	b.w	aa92 <_vfprintf_r+0x39e>
    bbc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bbc6:	f012 0f40 	tst.w	r2, #64	; 0x40
    bbca:	bf17      	itett	ne
    bbcc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    bbce:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    bbd0:	9911      	ldrne	r1, [sp, #68]	; 0x44
    bbd2:	f100 0a04 	addne.w	sl, r0, #4
    bbd6:	bf11      	iteee	ne
    bbd8:	6803      	ldrne	r3, [r0, #0]
    bbda:	f102 0a04 	addeq.w	sl, r2, #4
    bbde:	6813      	ldreq	r3, [r2, #0]
    bbe0:	9811      	ldreq	r0, [sp, #68]	; 0x44
    bbe2:	bf14      	ite	ne
    bbe4:	8019      	strhne	r1, [r3, #0]
    bbe6:	6018      	streq	r0, [r3, #0]
    bbe8:	f7fe bdec 	b.w	a7c4 <_vfprintf_r+0xd0>
    bbec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    bbee:	1d13      	adds	r3, r2, #4
    bbf0:	930b      	str	r3, [sp, #44]	; 0x2c
    bbf2:	6811      	ldr	r1, [r2, #0]
    bbf4:	2301      	movs	r3, #1
    bbf6:	1e0a      	subs	r2, r1, #0
    bbf8:	bf18      	it	ne
    bbfa:	2201      	movne	r2, #1
    bbfc:	468a      	mov	sl, r1
    bbfe:	f04f 0b00 	mov.w	fp, #0
    bc02:	f7fe bf09 	b.w	aa18 <_vfprintf_r+0x324>
    bc06:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bc08:	1d02      	adds	r2, r0, #4
    bc0a:	920b      	str	r2, [sp, #44]	; 0x2c
    bc0c:	6801      	ldr	r1, [r0, #0]
    bc0e:	1e0a      	subs	r2, r1, #0
    bc10:	bf18      	it	ne
    bc12:	2201      	movne	r2, #1
    bc14:	468a      	mov	sl, r1
    bc16:	f04f 0b00 	mov.w	fp, #0
    bc1a:	f7fe befd 	b.w	aa18 <_vfprintf_r+0x324>
    bc1e:	f642 0240 	movw	r2, #10304	; 0x2840
    bc22:	f642 033c 	movw	r3, #10300	; 0x283c
    bc26:	9916      	ldr	r1, [sp, #88]	; 0x58
    bc28:	f2c0 0301 	movt	r3, #1
    bc2c:	f2c0 0201 	movt	r2, #1
    bc30:	2003      	movs	r0, #3
    bc32:	2947      	cmp	r1, #71	; 0x47
    bc34:	bfd8      	it	le
    bc36:	461a      	movle	r2, r3
    bc38:	9213      	str	r2, [sp, #76]	; 0x4c
    bc3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bc3c:	900c      	str	r0, [sp, #48]	; 0x30
    bc3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    bc42:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    bc46:	920a      	str	r2, [sp, #40]	; 0x28
    bc48:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bc4c:	9010      	str	r0, [sp, #64]	; 0x40
    bc4e:	f7fe bf20 	b.w	aa92 <_vfprintf_r+0x39e>
    bc52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc56:	4648      	mov	r0, r9
    bc58:	4631      	mov	r1, r6
    bc5a:	320c      	adds	r2, #12
    bc5c:	f7fe fd3c 	bl	a6d8 <__sprint_r>
    bc60:	2800      	cmp	r0, #0
    bc62:	f47e ae67 	bne.w	a934 <_vfprintf_r+0x240>
    bc66:	f7fe be62 	b.w	a92e <_vfprintf_r+0x23a>
    bc6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc6e:	4648      	mov	r0, r9
    bc70:	4631      	mov	r1, r6
    bc72:	320c      	adds	r2, #12
    bc74:	f7fe fd30 	bl	a6d8 <__sprint_r>
    bc78:	2800      	cmp	r0, #0
    bc7a:	f47e ae5b 	bne.w	a934 <_vfprintf_r+0x240>
    bc7e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bc82:	3304      	adds	r3, #4
    bc84:	e66a      	b.n	b95c <_vfprintf_r+0x1268>
    bc86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc8a:	4648      	mov	r0, r9
    bc8c:	4631      	mov	r1, r6
    bc8e:	320c      	adds	r2, #12
    bc90:	f7fe fd22 	bl	a6d8 <__sprint_r>
    bc94:	2800      	cmp	r0, #0
    bc96:	f47e ae4d 	bne.w	a934 <_vfprintf_r+0x240>
    bc9a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bc9e:	3304      	adds	r3, #4
    bca0:	e679      	b.n	b996 <_vfprintf_r+0x12a2>
    bca2:	4650      	mov	r0, sl
    bca4:	2200      	movs	r2, #0
    bca6:	2300      	movs	r3, #0
    bca8:	4641      	mov	r1, r8
    bcaa:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    bcae:	f005 fec7 	bl	11a40 <__aeabi_dcmpeq>
    bcb2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    bcb6:	2800      	cmp	r0, #0
    bcb8:	f47f af19 	bne.w	baee <_vfprintf_r+0x13fa>
    bcbc:	f1cc 0301 	rsb	r3, ip, #1
    bcc0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    bcc4:	e715      	b.n	baf2 <_vfprintf_r+0x13fe>
    bcc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    bcc8:	4252      	negs	r2, r2
    bcca:	920f      	str	r2, [sp, #60]	; 0x3c
    bccc:	f7ff b887 	b.w	adde <_vfprintf_r+0x6ea>
    bcd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bcd4:	4648      	mov	r0, r9
    bcd6:	4631      	mov	r1, r6
    bcd8:	320c      	adds	r2, #12
    bcda:	f7fe fcfd 	bl	a6d8 <__sprint_r>
    bcde:	2800      	cmp	r0, #0
    bce0:	f47e ae28 	bne.w	a934 <_vfprintf_r+0x240>
    bce4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bce8:	3304      	adds	r3, #4
    bcea:	f7ff ba93 	b.w	b214 <_vfprintf_r+0xb20>
    bcee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bcf2:	4648      	mov	r0, r9
    bcf4:	4631      	mov	r1, r6
    bcf6:	320c      	adds	r2, #12
    bcf8:	f7fe fcee 	bl	a6d8 <__sprint_r>
    bcfc:	2800      	cmp	r0, #0
    bcfe:	f47e ae19 	bne.w	a934 <_vfprintf_r+0x240>
    bd02:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bd06:	3304      	adds	r3, #4
    bd08:	991a      	ldr	r1, [sp, #104]	; 0x68
    bd0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bd0c:	6059      	str	r1, [r3, #4]
    bd0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bd12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bd16:	6018      	str	r0, [r3, #0]
    bd18:	3201      	adds	r2, #1
    bd1a:	981a      	ldr	r0, [sp, #104]	; 0x68
    bd1c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bd20:	1809      	adds	r1, r1, r0
    bd22:	2a07      	cmp	r2, #7
    bd24:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bd28:	f73f ab46 	bgt.w	b3b8 <_vfprintf_r+0xcc4>
    bd2c:	3308      	adds	r3, #8
    bd2e:	f7fe bfa8 	b.w	ac82 <_vfprintf_r+0x58e>
    bd32:	2100      	movs	r1, #0
    bd34:	9117      	str	r1, [sp, #92]	; 0x5c
    bd36:	f7fc f81d 	bl	7d74 <strlen>
    bd3a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    bd3e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bd42:	9010      	str	r0, [sp, #64]	; 0x40
    bd44:	920c      	str	r2, [sp, #48]	; 0x30
    bd46:	f7fe bea4 	b.w	aa92 <_vfprintf_r+0x39e>
    bd4a:	462a      	mov	r2, r5
    bd4c:	4645      	mov	r5, r8
    bd4e:	4690      	mov	r8, r2
    bd50:	605f      	str	r7, [r3, #4]
    bd52:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bd56:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bd5a:	3201      	adds	r2, #1
    bd5c:	f8c3 8000 	str.w	r8, [r3]
    bd60:	19c9      	adds	r1, r1, r7
    bd62:	2a07      	cmp	r2, #7
    bd64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bd68:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bd6c:	dcbf      	bgt.n	bcee <_vfprintf_r+0x15fa>
    bd6e:	3308      	adds	r3, #8
    bd70:	e7ca      	b.n	bd08 <_vfprintf_r+0x1614>
    bd72:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bd74:	9913      	ldr	r1, [sp, #76]	; 0x4c
    bd76:	1a51      	subs	r1, r2, r1
    bd78:	9110      	str	r1, [sp, #64]	; 0x40
    bd7a:	f7fe be82 	b.w	aa82 <_vfprintf_r+0x38e>
    bd7e:	4648      	mov	r0, r9
    bd80:	4631      	mov	r1, r6
    bd82:	f000 f949 	bl	c018 <__swsetup_r>
    bd86:	2800      	cmp	r0, #0
    bd88:	f47e add8 	bne.w	a93c <_vfprintf_r+0x248>
    bd8c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    bd90:	fa1f f38c 	uxth.w	r3, ip
    bd94:	f7fe bcf6 	b.w	a784 <_vfprintf_r+0x90>
    bd98:	2f06      	cmp	r7, #6
    bd9a:	bf28      	it	cs
    bd9c:	2706      	movcs	r7, #6
    bd9e:	f642 0158 	movw	r1, #10328	; 0x2858
    bda2:	f2c0 0101 	movt	r1, #1
    bda6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    bdaa:	9710      	str	r7, [sp, #64]	; 0x40
    bdac:	9113      	str	r1, [sp, #76]	; 0x4c
    bdae:	920c      	str	r2, [sp, #48]	; 0x30
    bdb0:	f7fe bfe8 	b.w	ad84 <_vfprintf_r+0x690>
    bdb4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bdb8:	4648      	mov	r0, r9
    bdba:	4631      	mov	r1, r6
    bdbc:	320c      	adds	r2, #12
    bdbe:	f7fe fc8b 	bl	a6d8 <__sprint_r>
    bdc2:	2800      	cmp	r0, #0
    bdc4:	f47e adb6 	bne.w	a934 <_vfprintf_r+0x240>
    bdc8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bdcc:	3304      	adds	r3, #4
    bdce:	f7ff bbc8 	b.w	b562 <_vfprintf_r+0xe6e>
    bdd2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bdd6:	4648      	mov	r0, r9
    bdd8:	4631      	mov	r1, r6
    bdda:	320c      	adds	r2, #12
    bddc:	f7fe fc7c 	bl	a6d8 <__sprint_r>
    bde0:	2800      	cmp	r0, #0
    bde2:	f47e ada7 	bne.w	a934 <_vfprintf_r+0x240>
    bde6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bdea:	3304      	adds	r3, #4
    bdec:	f7ff bace 	b.w	b38c <_vfprintf_r+0xc98>
    bdf0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bdf4:	4648      	mov	r0, r9
    bdf6:	4631      	mov	r1, r6
    bdf8:	320c      	adds	r2, #12
    bdfa:	f7fe fc6d 	bl	a6d8 <__sprint_r>
    bdfe:	2800      	cmp	r0, #0
    be00:	f47e ad98 	bne.w	a934 <_vfprintf_r+0x240>
    be04:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    be08:	3404      	adds	r4, #4
    be0a:	f7ff baa9 	b.w	b360 <_vfprintf_r+0xc6c>
    be0e:	9710      	str	r7, [sp, #64]	; 0x40
    be10:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    be14:	9017      	str	r0, [sp, #92]	; 0x5c
    be16:	970c      	str	r7, [sp, #48]	; 0x30
    be18:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    be1c:	f7fe be39 	b.w	aa92 <_vfprintf_r+0x39e>
    be20:	9916      	ldr	r1, [sp, #88]	; 0x58
    be22:	2965      	cmp	r1, #101	; 0x65
    be24:	bf14      	ite	ne
    be26:	2300      	movne	r3, #0
    be28:	2301      	moveq	r3, #1
    be2a:	2945      	cmp	r1, #69	; 0x45
    be2c:	bf08      	it	eq
    be2e:	f043 0301 	orreq.w	r3, r3, #1
    be32:	2b00      	cmp	r3, #0
    be34:	d046      	beq.n	bec4 <_vfprintf_r+0x17d0>
    be36:	f107 0c01 	add.w	ip, r7, #1
    be3a:	2302      	movs	r3, #2
    be3c:	e621      	b.n	ba82 <_vfprintf_r+0x138e>
    be3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    be40:	2b65      	cmp	r3, #101	; 0x65
    be42:	dd76      	ble.n	bf32 <_vfprintf_r+0x183e>
    be44:	9a16      	ldr	r2, [sp, #88]	; 0x58
    be46:	2a66      	cmp	r2, #102	; 0x66
    be48:	bf1c      	itt	ne
    be4a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    be4e:	9310      	strne	r3, [sp, #64]	; 0x40
    be50:	f000 8083 	beq.w	bf5a <_vfprintf_r+0x1866>
    be54:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    be56:	9810      	ldr	r0, [sp, #64]	; 0x40
    be58:	4283      	cmp	r3, r0
    be5a:	dc6e      	bgt.n	bf3a <_vfprintf_r+0x1846>
    be5c:	990a      	ldr	r1, [sp, #40]	; 0x28
    be5e:	f011 0f01 	tst.w	r1, #1
    be62:	f040 808e 	bne.w	bf82 <_vfprintf_r+0x188e>
    be66:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    be6a:	2367      	movs	r3, #103	; 0x67
    be6c:	920c      	str	r2, [sp, #48]	; 0x30
    be6e:	9316      	str	r3, [sp, #88]	; 0x58
    be70:	e691      	b.n	bb96 <_vfprintf_r+0x14a2>
    be72:	2700      	movs	r7, #0
    be74:	461d      	mov	r5, r3
    be76:	f7fe bce9 	b.w	a84c <_vfprintf_r+0x158>
    be7a:	9910      	ldr	r1, [sp, #64]	; 0x40
    be7c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    be80:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    be84:	910c      	str	r1, [sp, #48]	; 0x30
    be86:	f7fe be04 	b.w	aa92 <_vfprintf_r+0x39e>
    be8a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    be8e:	459b      	cmp	fp, r3
    be90:	bf98      	it	ls
    be92:	469b      	movls	fp, r3
    be94:	f67f ae39 	bls.w	bb0a <_vfprintf_r+0x1416>
    be98:	2230      	movs	r2, #48	; 0x30
    be9a:	f803 2b01 	strb.w	r2, [r3], #1
    be9e:	459b      	cmp	fp, r3
    bea0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    bea4:	d8f9      	bhi.n	be9a <_vfprintf_r+0x17a6>
    bea6:	e630      	b.n	bb0a <_vfprintf_r+0x1416>
    bea8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    beac:	4648      	mov	r0, r9
    beae:	4631      	mov	r1, r6
    beb0:	320c      	adds	r2, #12
    beb2:	f7fe fc11 	bl	a6d8 <__sprint_r>
    beb6:	2800      	cmp	r0, #0
    beb8:	f47e ad3c 	bne.w	a934 <_vfprintf_r+0x240>
    bebc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bec0:	3304      	adds	r3, #4
    bec2:	e508      	b.n	b8d6 <_vfprintf_r+0x11e2>
    bec4:	46bc      	mov	ip, r7
    bec6:	3302      	adds	r3, #2
    bec8:	e5db      	b.n	ba82 <_vfprintf_r+0x138e>
    beca:	3707      	adds	r7, #7
    becc:	e5b9      	b.n	ba42 <_vfprintf_r+0x134e>
    bece:	f246 6c67 	movw	ip, #26215	; 0x6667
    bed2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    bed6:	3103      	adds	r1, #3
    bed8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    bedc:	fb8c 2003 	smull	r2, r0, ip, r3
    bee0:	17da      	asrs	r2, r3, #31
    bee2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    bee6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    beea:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    beee:	4613      	mov	r3, r2
    bef0:	3030      	adds	r0, #48	; 0x30
    bef2:	2a09      	cmp	r2, #9
    bef4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    bef8:	dcf0      	bgt.n	bedc <_vfprintf_r+0x17e8>
    befa:	3330      	adds	r3, #48	; 0x30
    befc:	1e48      	subs	r0, r1, #1
    befe:	b2da      	uxtb	r2, r3
    bf00:	f801 2c01 	strb.w	r2, [r1, #-1]
    bf04:	9b07      	ldr	r3, [sp, #28]
    bf06:	4283      	cmp	r3, r0
    bf08:	d96a      	bls.n	bfe0 <_vfprintf_r+0x18ec>
    bf0a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    bf0e:	3303      	adds	r3, #3
    bf10:	e001      	b.n	bf16 <_vfprintf_r+0x1822>
    bf12:	f811 2b01 	ldrb.w	r2, [r1], #1
    bf16:	f803 2c01 	strb.w	r2, [r3, #-1]
    bf1a:	461a      	mov	r2, r3
    bf1c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    bf20:	3301      	adds	r3, #1
    bf22:	458c      	cmp	ip, r1
    bf24:	d8f5      	bhi.n	bf12 <_vfprintf_r+0x181e>
    bf26:	e625      	b.n	bb74 <_vfprintf_r+0x1480>
    bf28:	222d      	movs	r2, #45	; 0x2d
    bf2a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    bf2e:	9217      	str	r2, [sp, #92]	; 0x5c
    bf30:	e598      	b.n	ba64 <_vfprintf_r+0x1370>
    bf32:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    bf36:	9010      	str	r0, [sp, #64]	; 0x40
    bf38:	e603      	b.n	bb42 <_vfprintf_r+0x144e>
    bf3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    bf3c:	991a      	ldr	r1, [sp, #104]	; 0x68
    bf3e:	2b00      	cmp	r3, #0
    bf40:	bfda      	itte	le
    bf42:	9810      	ldrle	r0, [sp, #64]	; 0x40
    bf44:	f1c0 0302 	rsble	r3, r0, #2
    bf48:	2301      	movgt	r3, #1
    bf4a:	185b      	adds	r3, r3, r1
    bf4c:	2267      	movs	r2, #103	; 0x67
    bf4e:	9310      	str	r3, [sp, #64]	; 0x40
    bf50:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    bf54:	9216      	str	r2, [sp, #88]	; 0x58
    bf56:	930c      	str	r3, [sp, #48]	; 0x30
    bf58:	e61d      	b.n	bb96 <_vfprintf_r+0x14a2>
    bf5a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    bf5e:	2800      	cmp	r0, #0
    bf60:	9010      	str	r0, [sp, #64]	; 0x40
    bf62:	dd31      	ble.n	bfc8 <_vfprintf_r+0x18d4>
    bf64:	b91f      	cbnz	r7, bf6e <_vfprintf_r+0x187a>
    bf66:	990a      	ldr	r1, [sp, #40]	; 0x28
    bf68:	f011 0f01 	tst.w	r1, #1
    bf6c:	d00e      	beq.n	bf8c <_vfprintf_r+0x1898>
    bf6e:	9810      	ldr	r0, [sp, #64]	; 0x40
    bf70:	2166      	movs	r1, #102	; 0x66
    bf72:	9116      	str	r1, [sp, #88]	; 0x58
    bf74:	1c43      	adds	r3, r0, #1
    bf76:	19db      	adds	r3, r3, r7
    bf78:	9310      	str	r3, [sp, #64]	; 0x40
    bf7a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    bf7e:	920c      	str	r2, [sp, #48]	; 0x30
    bf80:	e609      	b.n	bb96 <_vfprintf_r+0x14a2>
    bf82:	9810      	ldr	r0, [sp, #64]	; 0x40
    bf84:	2167      	movs	r1, #103	; 0x67
    bf86:	9116      	str	r1, [sp, #88]	; 0x58
    bf88:	3001      	adds	r0, #1
    bf8a:	9010      	str	r0, [sp, #64]	; 0x40
    bf8c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    bf90:	920c      	str	r2, [sp, #48]	; 0x30
    bf92:	e600      	b.n	bb96 <_vfprintf_r+0x14a2>
    bf94:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bf96:	781a      	ldrb	r2, [r3, #0]
    bf98:	680f      	ldr	r7, [r1, #0]
    bf9a:	3104      	adds	r1, #4
    bf9c:	910b      	str	r1, [sp, #44]	; 0x2c
    bf9e:	2f00      	cmp	r7, #0
    bfa0:	bfb8      	it	lt
    bfa2:	f04f 37ff 	movlt.w	r7, #4294967295
    bfa6:	f7fe bc50 	b.w	a84a <_vfprintf_r+0x156>
    bfaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bfac:	f012 0f01 	tst.w	r2, #1
    bfb0:	bf04      	itt	eq
    bfb2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    bfb6:	930c      	streq	r3, [sp, #48]	; 0x30
    bfb8:	f43f aded 	beq.w	bb96 <_vfprintf_r+0x14a2>
    bfbc:	e5e5      	b.n	bb8a <_vfprintf_r+0x1496>
    bfbe:	222d      	movs	r2, #45	; 0x2d
    bfc0:	425b      	negs	r3, r3
    bfc2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    bfc6:	e5c9      	b.n	bb5c <_vfprintf_r+0x1468>
    bfc8:	b977      	cbnz	r7, bfe8 <_vfprintf_r+0x18f4>
    bfca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bfcc:	f013 0f01 	tst.w	r3, #1
    bfd0:	d10a      	bne.n	bfe8 <_vfprintf_r+0x18f4>
    bfd2:	f04f 0c01 	mov.w	ip, #1
    bfd6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    bfda:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    bfde:	e5da      	b.n	bb96 <_vfprintf_r+0x14a2>
    bfe0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    bfe4:	3202      	adds	r2, #2
    bfe6:	e5c5      	b.n	bb74 <_vfprintf_r+0x1480>
    bfe8:	3702      	adds	r7, #2
    bfea:	2166      	movs	r1, #102	; 0x66
    bfec:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    bff0:	9710      	str	r7, [sp, #64]	; 0x40
    bff2:	9116      	str	r1, [sp, #88]	; 0x58
    bff4:	920c      	str	r2, [sp, #48]	; 0x30
    bff6:	e5ce      	b.n	bb96 <_vfprintf_r+0x14a2>
    bff8:	000128a0 	.word	0x000128a0

0000bffc <vfprintf>:
    bffc:	b410      	push	{r4}
    bffe:	f240 046c 	movw	r4, #108	; 0x6c
    c002:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c006:	468c      	mov	ip, r1
    c008:	4613      	mov	r3, r2
    c00a:	4601      	mov	r1, r0
    c00c:	4662      	mov	r2, ip
    c00e:	6820      	ldr	r0, [r4, #0]
    c010:	bc10      	pop	{r4}
    c012:	f7fe bb6f 	b.w	a6f4 <_vfprintf_r>
    c016:	bf00      	nop

0000c018 <__swsetup_r>:
    c018:	b570      	push	{r4, r5, r6, lr}
    c01a:	f240 056c 	movw	r5, #108	; 0x6c
    c01e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c022:	4606      	mov	r6, r0
    c024:	460c      	mov	r4, r1
    c026:	6828      	ldr	r0, [r5, #0]
    c028:	b110      	cbz	r0, c030 <__swsetup_r+0x18>
    c02a:	6983      	ldr	r3, [r0, #24]
    c02c:	2b00      	cmp	r3, #0
    c02e:	d036      	beq.n	c09e <__swsetup_r+0x86>
    c030:	f642 13c4 	movw	r3, #10692	; 0x29c4
    c034:	f2c0 0301 	movt	r3, #1
    c038:	429c      	cmp	r4, r3
    c03a:	d038      	beq.n	c0ae <__swsetup_r+0x96>
    c03c:	f642 13e4 	movw	r3, #10724	; 0x29e4
    c040:	f2c0 0301 	movt	r3, #1
    c044:	429c      	cmp	r4, r3
    c046:	d041      	beq.n	c0cc <__swsetup_r+0xb4>
    c048:	f642 2304 	movw	r3, #10756	; 0x2a04
    c04c:	f2c0 0301 	movt	r3, #1
    c050:	429c      	cmp	r4, r3
    c052:	bf04      	itt	eq
    c054:	682b      	ldreq	r3, [r5, #0]
    c056:	68dc      	ldreq	r4, [r3, #12]
    c058:	89a2      	ldrh	r2, [r4, #12]
    c05a:	4611      	mov	r1, r2
    c05c:	b293      	uxth	r3, r2
    c05e:	f013 0f08 	tst.w	r3, #8
    c062:	4618      	mov	r0, r3
    c064:	bf18      	it	ne
    c066:	6922      	ldrne	r2, [r4, #16]
    c068:	d033      	beq.n	c0d2 <__swsetup_r+0xba>
    c06a:	b31a      	cbz	r2, c0b4 <__swsetup_r+0x9c>
    c06c:	f013 0101 	ands.w	r1, r3, #1
    c070:	d007      	beq.n	c082 <__swsetup_r+0x6a>
    c072:	6963      	ldr	r3, [r4, #20]
    c074:	2100      	movs	r1, #0
    c076:	60a1      	str	r1, [r4, #8]
    c078:	425b      	negs	r3, r3
    c07a:	61a3      	str	r3, [r4, #24]
    c07c:	b142      	cbz	r2, c090 <__swsetup_r+0x78>
    c07e:	2000      	movs	r0, #0
    c080:	bd70      	pop	{r4, r5, r6, pc}
    c082:	f013 0f02 	tst.w	r3, #2
    c086:	bf08      	it	eq
    c088:	6961      	ldreq	r1, [r4, #20]
    c08a:	60a1      	str	r1, [r4, #8]
    c08c:	2a00      	cmp	r2, #0
    c08e:	d1f6      	bne.n	c07e <__swsetup_r+0x66>
    c090:	89a3      	ldrh	r3, [r4, #12]
    c092:	f013 0f80 	tst.w	r3, #128	; 0x80
    c096:	d0f2      	beq.n	c07e <__swsetup_r+0x66>
    c098:	f04f 30ff 	mov.w	r0, #4294967295
    c09c:	bd70      	pop	{r4, r5, r6, pc}
    c09e:	f001 f98b 	bl	d3b8 <__sinit>
    c0a2:	f642 13c4 	movw	r3, #10692	; 0x29c4
    c0a6:	f2c0 0301 	movt	r3, #1
    c0aa:	429c      	cmp	r4, r3
    c0ac:	d1c6      	bne.n	c03c <__swsetup_r+0x24>
    c0ae:	682b      	ldr	r3, [r5, #0]
    c0b0:	685c      	ldr	r4, [r3, #4]
    c0b2:	e7d1      	b.n	c058 <__swsetup_r+0x40>
    c0b4:	f403 7120 	and.w	r1, r3, #640	; 0x280
    c0b8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c0bc:	d0d6      	beq.n	c06c <__swsetup_r+0x54>
    c0be:	4630      	mov	r0, r6
    c0c0:	4621      	mov	r1, r4
    c0c2:	f001 fd0f 	bl	dae4 <__smakebuf_r>
    c0c6:	89a3      	ldrh	r3, [r4, #12]
    c0c8:	6922      	ldr	r2, [r4, #16]
    c0ca:	e7cf      	b.n	c06c <__swsetup_r+0x54>
    c0cc:	682b      	ldr	r3, [r5, #0]
    c0ce:	689c      	ldr	r4, [r3, #8]
    c0d0:	e7c2      	b.n	c058 <__swsetup_r+0x40>
    c0d2:	f013 0f10 	tst.w	r3, #16
    c0d6:	d0df      	beq.n	c098 <__swsetup_r+0x80>
    c0d8:	f013 0f04 	tst.w	r3, #4
    c0dc:	bf08      	it	eq
    c0de:	6922      	ldreq	r2, [r4, #16]
    c0e0:	d017      	beq.n	c112 <__swsetup_r+0xfa>
    c0e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c0e4:	b151      	cbz	r1, c0fc <__swsetup_r+0xe4>
    c0e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c0ea:	4299      	cmp	r1, r3
    c0ec:	d003      	beq.n	c0f6 <__swsetup_r+0xde>
    c0ee:	4630      	mov	r0, r6
    c0f0:	f001 f9e6 	bl	d4c0 <_free_r>
    c0f4:	89a2      	ldrh	r2, [r4, #12]
    c0f6:	b290      	uxth	r0, r2
    c0f8:	2300      	movs	r3, #0
    c0fa:	6363      	str	r3, [r4, #52]	; 0x34
    c0fc:	6922      	ldr	r2, [r4, #16]
    c0fe:	f64f 71db 	movw	r1, #65499	; 0xffdb
    c102:	f2c0 0100 	movt	r1, #0
    c106:	2300      	movs	r3, #0
    c108:	ea00 0101 	and.w	r1, r0, r1
    c10c:	6063      	str	r3, [r4, #4]
    c10e:	81a1      	strh	r1, [r4, #12]
    c110:	6022      	str	r2, [r4, #0]
    c112:	f041 0308 	orr.w	r3, r1, #8
    c116:	81a3      	strh	r3, [r4, #12]
    c118:	b29b      	uxth	r3, r3
    c11a:	e7a6      	b.n	c06a <__swsetup_r+0x52>
    c11c:	0000      	lsls	r0, r0, #0
	...

0000c120 <quorem>:
    c120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c124:	6903      	ldr	r3, [r0, #16]
    c126:	690e      	ldr	r6, [r1, #16]
    c128:	4682      	mov	sl, r0
    c12a:	4689      	mov	r9, r1
    c12c:	429e      	cmp	r6, r3
    c12e:	f300 8083 	bgt.w	c238 <quorem+0x118>
    c132:	1cf2      	adds	r2, r6, #3
    c134:	f101 0514 	add.w	r5, r1, #20
    c138:	f100 0414 	add.w	r4, r0, #20
    c13c:	3e01      	subs	r6, #1
    c13e:	0092      	lsls	r2, r2, #2
    c140:	188b      	adds	r3, r1, r2
    c142:	1812      	adds	r2, r2, r0
    c144:	f103 0804 	add.w	r8, r3, #4
    c148:	6859      	ldr	r1, [r3, #4]
    c14a:	6850      	ldr	r0, [r2, #4]
    c14c:	3101      	adds	r1, #1
    c14e:	f005 fae3 	bl	11718 <__aeabi_uidiv>
    c152:	4607      	mov	r7, r0
    c154:	2800      	cmp	r0, #0
    c156:	d039      	beq.n	c1cc <quorem+0xac>
    c158:	2300      	movs	r3, #0
    c15a:	469c      	mov	ip, r3
    c15c:	461a      	mov	r2, r3
    c15e:	58e9      	ldr	r1, [r5, r3]
    c160:	58e0      	ldr	r0, [r4, r3]
    c162:	fa1f fe81 	uxth.w	lr, r1
    c166:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    c16a:	b281      	uxth	r1, r0
    c16c:	fb0e ce07 	mla	lr, lr, r7, ip
    c170:	1851      	adds	r1, r2, r1
    c172:	fb0b fc07 	mul.w	ip, fp, r7
    c176:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    c17a:	fa1f fe8e 	uxth.w	lr, lr
    c17e:	ebce 0101 	rsb	r1, lr, r1
    c182:	fa1f f28c 	uxth.w	r2, ip
    c186:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    c18a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c18e:	fa1f fe81 	uxth.w	lr, r1
    c192:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c196:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    c19a:	50e1      	str	r1, [r4, r3]
    c19c:	3304      	adds	r3, #4
    c19e:	1412      	asrs	r2, r2, #16
    c1a0:	1959      	adds	r1, r3, r5
    c1a2:	4588      	cmp	r8, r1
    c1a4:	d2db      	bcs.n	c15e <quorem+0x3e>
    c1a6:	1d32      	adds	r2, r6, #4
    c1a8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c1ac:	6859      	ldr	r1, [r3, #4]
    c1ae:	b969      	cbnz	r1, c1cc <quorem+0xac>
    c1b0:	429c      	cmp	r4, r3
    c1b2:	d209      	bcs.n	c1c8 <quorem+0xa8>
    c1b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c1b8:	b112      	cbz	r2, c1c0 <quorem+0xa0>
    c1ba:	e005      	b.n	c1c8 <quorem+0xa8>
    c1bc:	681a      	ldr	r2, [r3, #0]
    c1be:	b91a      	cbnz	r2, c1c8 <quorem+0xa8>
    c1c0:	3b04      	subs	r3, #4
    c1c2:	3e01      	subs	r6, #1
    c1c4:	429c      	cmp	r4, r3
    c1c6:	d3f9      	bcc.n	c1bc <quorem+0x9c>
    c1c8:	f8ca 6010 	str.w	r6, [sl, #16]
    c1cc:	4649      	mov	r1, r9
    c1ce:	4650      	mov	r0, sl
    c1d0:	f002 fa40 	bl	e654 <__mcmp>
    c1d4:	2800      	cmp	r0, #0
    c1d6:	db2c      	blt.n	c232 <quorem+0x112>
    c1d8:	2300      	movs	r3, #0
    c1da:	3701      	adds	r7, #1
    c1dc:	469c      	mov	ip, r3
    c1de:	58ea      	ldr	r2, [r5, r3]
    c1e0:	58e0      	ldr	r0, [r4, r3]
    c1e2:	b291      	uxth	r1, r2
    c1e4:	0c12      	lsrs	r2, r2, #16
    c1e6:	fa1f f980 	uxth.w	r9, r0
    c1ea:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c1ee:	ebc1 0109 	rsb	r1, r1, r9
    c1f2:	4461      	add	r1, ip
    c1f4:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c1f8:	b289      	uxth	r1, r1
    c1fa:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    c1fe:	50e1      	str	r1, [r4, r3]
    c200:	3304      	adds	r3, #4
    c202:	ea4f 4c22 	mov.w	ip, r2, asr #16
    c206:	195a      	adds	r2, r3, r5
    c208:	4590      	cmp	r8, r2
    c20a:	d2e8      	bcs.n	c1de <quorem+0xbe>
    c20c:	1d32      	adds	r2, r6, #4
    c20e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c212:	6859      	ldr	r1, [r3, #4]
    c214:	b969      	cbnz	r1, c232 <quorem+0x112>
    c216:	429c      	cmp	r4, r3
    c218:	d209      	bcs.n	c22e <quorem+0x10e>
    c21a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c21e:	b112      	cbz	r2, c226 <quorem+0x106>
    c220:	e005      	b.n	c22e <quorem+0x10e>
    c222:	681a      	ldr	r2, [r3, #0]
    c224:	b91a      	cbnz	r2, c22e <quorem+0x10e>
    c226:	3b04      	subs	r3, #4
    c228:	3e01      	subs	r6, #1
    c22a:	429c      	cmp	r4, r3
    c22c:	d3f9      	bcc.n	c222 <quorem+0x102>
    c22e:	f8ca 6010 	str.w	r6, [sl, #16]
    c232:	4638      	mov	r0, r7
    c234:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c238:	2000      	movs	r0, #0
    c23a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c23e:	bf00      	nop

0000c240 <_dtoa_r>:
    c240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c244:	6a46      	ldr	r6, [r0, #36]	; 0x24
    c246:	b0a1      	sub	sp, #132	; 0x84
    c248:	4604      	mov	r4, r0
    c24a:	4690      	mov	r8, r2
    c24c:	4699      	mov	r9, r3
    c24e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    c250:	2e00      	cmp	r6, #0
    c252:	f000 8423 	beq.w	ca9c <_dtoa_r+0x85c>
    c256:	6832      	ldr	r2, [r6, #0]
    c258:	b182      	cbz	r2, c27c <_dtoa_r+0x3c>
    c25a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    c25c:	f04f 0c01 	mov.w	ip, #1
    c260:	6876      	ldr	r6, [r6, #4]
    c262:	4620      	mov	r0, r4
    c264:	680b      	ldr	r3, [r1, #0]
    c266:	6056      	str	r6, [r2, #4]
    c268:	684a      	ldr	r2, [r1, #4]
    c26a:	4619      	mov	r1, r3
    c26c:	fa0c f202 	lsl.w	r2, ip, r2
    c270:	609a      	str	r2, [r3, #8]
    c272:	f002 fb29 	bl	e8c8 <_Bfree>
    c276:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c278:	2200      	movs	r2, #0
    c27a:	601a      	str	r2, [r3, #0]
    c27c:	f1b9 0600 	subs.w	r6, r9, #0
    c280:	db38      	blt.n	c2f4 <_dtoa_r+0xb4>
    c282:	2300      	movs	r3, #0
    c284:	602b      	str	r3, [r5, #0]
    c286:	f240 0300 	movw	r3, #0
    c28a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    c28e:	461a      	mov	r2, r3
    c290:	ea06 0303 	and.w	r3, r6, r3
    c294:	4293      	cmp	r3, r2
    c296:	d017      	beq.n	c2c8 <_dtoa_r+0x88>
    c298:	2200      	movs	r2, #0
    c29a:	2300      	movs	r3, #0
    c29c:	4640      	mov	r0, r8
    c29e:	4649      	mov	r1, r9
    c2a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    c2a4:	f005 fbcc 	bl	11a40 <__aeabi_dcmpeq>
    c2a8:	2800      	cmp	r0, #0
    c2aa:	d029      	beq.n	c300 <_dtoa_r+0xc0>
    c2ac:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c2ae:	2301      	movs	r3, #1
    c2b0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c2b2:	6003      	str	r3, [r0, #0]
    c2b4:	2900      	cmp	r1, #0
    c2b6:	f000 80d0 	beq.w	c45a <_dtoa_r+0x21a>
    c2ba:	4b79      	ldr	r3, [pc, #484]	; (c4a0 <_dtoa_r+0x260>)
    c2bc:	1e58      	subs	r0, r3, #1
    c2be:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c2c0:	6013      	str	r3, [r2, #0]
    c2c2:	b021      	add	sp, #132	; 0x84
    c2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c2c8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c2ca:	f242 730f 	movw	r3, #9999	; 0x270f
    c2ce:	6003      	str	r3, [r0, #0]
    c2d0:	f1b8 0f00 	cmp.w	r8, #0
    c2d4:	f000 8095 	beq.w	c402 <_dtoa_r+0x1c2>
    c2d8:	f642 10c0 	movw	r0, #10688	; 0x29c0
    c2dc:	f2c0 0001 	movt	r0, #1
    c2e0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c2e2:	2900      	cmp	r1, #0
    c2e4:	d0ed      	beq.n	c2c2 <_dtoa_r+0x82>
    c2e6:	78c2      	ldrb	r2, [r0, #3]
    c2e8:	1cc3      	adds	r3, r0, #3
    c2ea:	2a00      	cmp	r2, #0
    c2ec:	d0e7      	beq.n	c2be <_dtoa_r+0x7e>
    c2ee:	f100 0308 	add.w	r3, r0, #8
    c2f2:	e7e4      	b.n	c2be <_dtoa_r+0x7e>
    c2f4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    c2f8:	2301      	movs	r3, #1
    c2fa:	46b1      	mov	r9, r6
    c2fc:	602b      	str	r3, [r5, #0]
    c2fe:	e7c2      	b.n	c286 <_dtoa_r+0x46>
    c300:	4620      	mov	r0, r4
    c302:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    c306:	a91e      	add	r1, sp, #120	; 0x78
    c308:	9100      	str	r1, [sp, #0]
    c30a:	a91f      	add	r1, sp, #124	; 0x7c
    c30c:	9101      	str	r1, [sp, #4]
    c30e:	f002 fb2d 	bl	e96c <__d2b>
    c312:	f3c6 550a 	ubfx	r5, r6, #20, #11
    c316:	4683      	mov	fp, r0
    c318:	2d00      	cmp	r5, #0
    c31a:	d07e      	beq.n	c41a <_dtoa_r+0x1da>
    c31c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c320:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    c324:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c326:	3d07      	subs	r5, #7
    c328:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    c32c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    c330:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    c334:	2300      	movs	r3, #0
    c336:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    c33a:	9319      	str	r3, [sp, #100]	; 0x64
    c33c:	f240 0300 	movw	r3, #0
    c340:	2200      	movs	r2, #0
    c342:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    c346:	f7fb f817 	bl	7378 <__aeabi_dsub>
    c34a:	a34f      	add	r3, pc, #316	; (adr r3, c488 <_dtoa_r+0x248>)
    c34c:	e9d3 2300 	ldrd	r2, r3, [r3]
    c350:	f7fb f9c6 	bl	76e0 <__aeabi_dmul>
    c354:	a34e      	add	r3, pc, #312	; (adr r3, c490 <_dtoa_r+0x250>)
    c356:	e9d3 2300 	ldrd	r2, r3, [r3]
    c35a:	f7fb f80f 	bl	737c <__adddf3>
    c35e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c362:	4628      	mov	r0, r5
    c364:	f7fb f956 	bl	7614 <__aeabi_i2d>
    c368:	a34b      	add	r3, pc, #300	; (adr r3, c498 <_dtoa_r+0x258>)
    c36a:	e9d3 2300 	ldrd	r2, r3, [r3]
    c36e:	f7fb f9b7 	bl	76e0 <__aeabi_dmul>
    c372:	4602      	mov	r2, r0
    c374:	460b      	mov	r3, r1
    c376:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c37a:	f7fa ffff 	bl	737c <__adddf3>
    c37e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    c382:	f7fb fbbf 	bl	7b04 <__aeabi_d2iz>
    c386:	2200      	movs	r2, #0
    c388:	2300      	movs	r3, #0
    c38a:	4606      	mov	r6, r0
    c38c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    c390:	f005 fb60 	bl	11a54 <__aeabi_dcmplt>
    c394:	b140      	cbz	r0, c3a8 <_dtoa_r+0x168>
    c396:	4630      	mov	r0, r6
    c398:	f7fb f93c 	bl	7614 <__aeabi_i2d>
    c39c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    c3a0:	f005 fb4e 	bl	11a40 <__aeabi_dcmpeq>
    c3a4:	b900      	cbnz	r0, c3a8 <_dtoa_r+0x168>
    c3a6:	3e01      	subs	r6, #1
    c3a8:	2e16      	cmp	r6, #22
    c3aa:	d95b      	bls.n	c464 <_dtoa_r+0x224>
    c3ac:	2301      	movs	r3, #1
    c3ae:	9318      	str	r3, [sp, #96]	; 0x60
    c3b0:	3f01      	subs	r7, #1
    c3b2:	ebb7 0a05 	subs.w	sl, r7, r5
    c3b6:	bf42      	ittt	mi
    c3b8:	f1ca 0a00 	rsbmi	sl, sl, #0
    c3bc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    c3c0:	f04f 0a00 	movmi.w	sl, #0
    c3c4:	d401      	bmi.n	c3ca <_dtoa_r+0x18a>
    c3c6:	2200      	movs	r2, #0
    c3c8:	920f      	str	r2, [sp, #60]	; 0x3c
    c3ca:	2e00      	cmp	r6, #0
    c3cc:	f2c0 8371 	blt.w	cab2 <_dtoa_r+0x872>
    c3d0:	44b2      	add	sl, r6
    c3d2:	2300      	movs	r3, #0
    c3d4:	9617      	str	r6, [sp, #92]	; 0x5c
    c3d6:	9315      	str	r3, [sp, #84]	; 0x54
    c3d8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    c3da:	2b09      	cmp	r3, #9
    c3dc:	d862      	bhi.n	c4a4 <_dtoa_r+0x264>
    c3de:	2b05      	cmp	r3, #5
    c3e0:	f340 8677 	ble.w	d0d2 <_dtoa_r+0xe92>
    c3e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c3e6:	2700      	movs	r7, #0
    c3e8:	3804      	subs	r0, #4
    c3ea:	902a      	str	r0, [sp, #168]	; 0xa8
    c3ec:	992a      	ldr	r1, [sp, #168]	; 0xa8
    c3ee:	1e8b      	subs	r3, r1, #2
    c3f0:	2b03      	cmp	r3, #3
    c3f2:	f200 83dd 	bhi.w	cbb0 <_dtoa_r+0x970>
    c3f6:	e8df f013 	tbh	[pc, r3, lsl #1]
    c3fa:	03a5      	.short	0x03a5
    c3fc:	03d503d8 	.word	0x03d503d8
    c400:	03c4      	.short	0x03c4
    c402:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    c406:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    c40a:	2e00      	cmp	r6, #0
    c40c:	f47f af64 	bne.w	c2d8 <_dtoa_r+0x98>
    c410:	f642 10b4 	movw	r0, #10676	; 0x29b4
    c414:	f2c0 0001 	movt	r0, #1
    c418:	e762      	b.n	c2e0 <_dtoa_r+0xa0>
    c41a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    c41c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    c41e:	18fb      	adds	r3, r7, r3
    c420:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    c424:	1c9d      	adds	r5, r3, #2
    c426:	2d20      	cmp	r5, #32
    c428:	bfdc      	itt	le
    c42a:	f1c5 0020 	rsble	r0, r5, #32
    c42e:	fa08 f000 	lslle.w	r0, r8, r0
    c432:	dd08      	ble.n	c446 <_dtoa_r+0x206>
    c434:	3b1e      	subs	r3, #30
    c436:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    c43a:	fa16 f202 	lsls.w	r2, r6, r2
    c43e:	fa28 f303 	lsr.w	r3, r8, r3
    c442:	ea42 0003 	orr.w	r0, r2, r3
    c446:	f7fb f8d5 	bl	75f4 <__aeabi_ui2d>
    c44a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    c44e:	2201      	movs	r2, #1
    c450:	3d03      	subs	r5, #3
    c452:	9219      	str	r2, [sp, #100]	; 0x64
    c454:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    c458:	e770      	b.n	c33c <_dtoa_r+0xfc>
    c45a:	f642 0060 	movw	r0, #10336	; 0x2860
    c45e:	f2c0 0001 	movt	r0, #1
    c462:	e72e      	b.n	c2c2 <_dtoa_r+0x82>
    c464:	f642 2368 	movw	r3, #10856	; 0x2a68
    c468:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c46c:	f2c0 0301 	movt	r3, #1
    c470:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c474:	e9d3 2300 	ldrd	r2, r3, [r3]
    c478:	f005 faec 	bl	11a54 <__aeabi_dcmplt>
    c47c:	2800      	cmp	r0, #0
    c47e:	f040 8320 	bne.w	cac2 <_dtoa_r+0x882>
    c482:	9018      	str	r0, [sp, #96]	; 0x60
    c484:	e794      	b.n	c3b0 <_dtoa_r+0x170>
    c486:	bf00      	nop
    c488:	636f4361 	.word	0x636f4361
    c48c:	3fd287a7 	.word	0x3fd287a7
    c490:	8b60c8b3 	.word	0x8b60c8b3
    c494:	3fc68a28 	.word	0x3fc68a28
    c498:	509f79fb 	.word	0x509f79fb
    c49c:	3fd34413 	.word	0x3fd34413
    c4a0:	00012861 	.word	0x00012861
    c4a4:	2300      	movs	r3, #0
    c4a6:	f04f 30ff 	mov.w	r0, #4294967295
    c4aa:	461f      	mov	r7, r3
    c4ac:	2101      	movs	r1, #1
    c4ae:	932a      	str	r3, [sp, #168]	; 0xa8
    c4b0:	9011      	str	r0, [sp, #68]	; 0x44
    c4b2:	9116      	str	r1, [sp, #88]	; 0x58
    c4b4:	9008      	str	r0, [sp, #32]
    c4b6:	932b      	str	r3, [sp, #172]	; 0xac
    c4b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    c4ba:	2300      	movs	r3, #0
    c4bc:	606b      	str	r3, [r5, #4]
    c4be:	4620      	mov	r0, r4
    c4c0:	6869      	ldr	r1, [r5, #4]
    c4c2:	f002 fa1d 	bl	e900 <_Balloc>
    c4c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c4c8:	6028      	str	r0, [r5, #0]
    c4ca:	681b      	ldr	r3, [r3, #0]
    c4cc:	9310      	str	r3, [sp, #64]	; 0x40
    c4ce:	2f00      	cmp	r7, #0
    c4d0:	f000 815b 	beq.w	c78a <_dtoa_r+0x54a>
    c4d4:	2e00      	cmp	r6, #0
    c4d6:	f340 842a 	ble.w	cd2e <_dtoa_r+0xaee>
    c4da:	f642 2368 	movw	r3, #10856	; 0x2a68
    c4de:	f006 020f 	and.w	r2, r6, #15
    c4e2:	f2c0 0301 	movt	r3, #1
    c4e6:	1135      	asrs	r5, r6, #4
    c4e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    c4ec:	f015 0f10 	tst.w	r5, #16
    c4f0:	e9d3 0100 	ldrd	r0, r1, [r3]
    c4f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c4f8:	f000 82e7 	beq.w	caca <_dtoa_r+0x88a>
    c4fc:	f642 3340 	movw	r3, #11072	; 0x2b40
    c500:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c504:	f2c0 0301 	movt	r3, #1
    c508:	f005 050f 	and.w	r5, r5, #15
    c50c:	f04f 0803 	mov.w	r8, #3
    c510:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    c514:	f7fb fa0e 	bl	7934 <__aeabi_ddiv>
    c518:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    c51c:	b1bd      	cbz	r5, c54e <_dtoa_r+0x30e>
    c51e:	f642 3740 	movw	r7, #11072	; 0x2b40
    c522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c526:	f2c0 0701 	movt	r7, #1
    c52a:	f015 0f01 	tst.w	r5, #1
    c52e:	4610      	mov	r0, r2
    c530:	4619      	mov	r1, r3
    c532:	d007      	beq.n	c544 <_dtoa_r+0x304>
    c534:	e9d7 2300 	ldrd	r2, r3, [r7]
    c538:	f108 0801 	add.w	r8, r8, #1
    c53c:	f7fb f8d0 	bl	76e0 <__aeabi_dmul>
    c540:	4602      	mov	r2, r0
    c542:	460b      	mov	r3, r1
    c544:	3708      	adds	r7, #8
    c546:	106d      	asrs	r5, r5, #1
    c548:	d1ef      	bne.n	c52a <_dtoa_r+0x2ea>
    c54a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    c54e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c552:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    c556:	f7fb f9ed 	bl	7934 <__aeabi_ddiv>
    c55a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c55e:	9918      	ldr	r1, [sp, #96]	; 0x60
    c560:	2900      	cmp	r1, #0
    c562:	f000 80de 	beq.w	c722 <_dtoa_r+0x4e2>
    c566:	f240 0300 	movw	r3, #0
    c56a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c56e:	2200      	movs	r2, #0
    c570:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    c574:	f04f 0500 	mov.w	r5, #0
    c578:	f005 fa6c 	bl	11a54 <__aeabi_dcmplt>
    c57c:	b108      	cbz	r0, c582 <_dtoa_r+0x342>
    c57e:	f04f 0501 	mov.w	r5, #1
    c582:	9a08      	ldr	r2, [sp, #32]
    c584:	2a00      	cmp	r2, #0
    c586:	bfd4      	ite	le
    c588:	2500      	movle	r5, #0
    c58a:	f005 0501 	andgt.w	r5, r5, #1
    c58e:	2d00      	cmp	r5, #0
    c590:	f000 80c7 	beq.w	c722 <_dtoa_r+0x4e2>
    c594:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c596:	2b00      	cmp	r3, #0
    c598:	f340 80f5 	ble.w	c786 <_dtoa_r+0x546>
    c59c:	f240 0300 	movw	r3, #0
    c5a0:	2200      	movs	r2, #0
    c5a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c5a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c5aa:	f7fb f899 	bl	76e0 <__aeabi_dmul>
    c5ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c5b2:	f108 0001 	add.w	r0, r8, #1
    c5b6:	1e71      	subs	r1, r6, #1
    c5b8:	9112      	str	r1, [sp, #72]	; 0x48
    c5ba:	f7fb f82b 	bl	7614 <__aeabi_i2d>
    c5be:	4602      	mov	r2, r0
    c5c0:	460b      	mov	r3, r1
    c5c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c5c6:	f7fb f88b 	bl	76e0 <__aeabi_dmul>
    c5ca:	f240 0300 	movw	r3, #0
    c5ce:	2200      	movs	r2, #0
    c5d0:	f2c4 031c 	movt	r3, #16412	; 0x401c
    c5d4:	f7fa fed2 	bl	737c <__adddf3>
    c5d8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    c5dc:	4680      	mov	r8, r0
    c5de:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    c5e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c5e4:	2b00      	cmp	r3, #0
    c5e6:	f000 83ad 	beq.w	cd44 <_dtoa_r+0xb04>
    c5ea:	f642 2368 	movw	r3, #10856	; 0x2a68
    c5ee:	f240 0100 	movw	r1, #0
    c5f2:	f2c0 0301 	movt	r3, #1
    c5f6:	2000      	movs	r0, #0
    c5f8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    c5fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    c600:	f8cd c00c 	str.w	ip, [sp, #12]
    c604:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    c608:	f7fb f994 	bl	7934 <__aeabi_ddiv>
    c60c:	4642      	mov	r2, r8
    c60e:	464b      	mov	r3, r9
    c610:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c612:	f7fa feb1 	bl	7378 <__aeabi_dsub>
    c616:	4680      	mov	r8, r0
    c618:	4689      	mov	r9, r1
    c61a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c61e:	f7fb fa71 	bl	7b04 <__aeabi_d2iz>
    c622:	4607      	mov	r7, r0
    c624:	f7fa fff6 	bl	7614 <__aeabi_i2d>
    c628:	4602      	mov	r2, r0
    c62a:	460b      	mov	r3, r1
    c62c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c630:	f7fa fea2 	bl	7378 <__aeabi_dsub>
    c634:	f107 0330 	add.w	r3, r7, #48	; 0x30
    c638:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c63c:	4640      	mov	r0, r8
    c63e:	f805 3b01 	strb.w	r3, [r5], #1
    c642:	4649      	mov	r1, r9
    c644:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c648:	f005 fa22 	bl	11a90 <__aeabi_dcmpgt>
    c64c:	2800      	cmp	r0, #0
    c64e:	f040 8213 	bne.w	ca78 <_dtoa_r+0x838>
    c652:	f240 0100 	movw	r1, #0
    c656:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c65a:	2000      	movs	r0, #0
    c65c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    c660:	f7fa fe8a 	bl	7378 <__aeabi_dsub>
    c664:	4602      	mov	r2, r0
    c666:	460b      	mov	r3, r1
    c668:	4640      	mov	r0, r8
    c66a:	4649      	mov	r1, r9
    c66c:	f005 fa10 	bl	11a90 <__aeabi_dcmpgt>
    c670:	f8dd c00c 	ldr.w	ip, [sp, #12]
    c674:	2800      	cmp	r0, #0
    c676:	f040 83e7 	bne.w	ce48 <_dtoa_r+0xc08>
    c67a:	f1bc 0f01 	cmp.w	ip, #1
    c67e:	f340 8082 	ble.w	c786 <_dtoa_r+0x546>
    c682:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    c686:	2701      	movs	r7, #1
    c688:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    c68c:	961d      	str	r6, [sp, #116]	; 0x74
    c68e:	4666      	mov	r6, ip
    c690:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    c694:	940c      	str	r4, [sp, #48]	; 0x30
    c696:	e010      	b.n	c6ba <_dtoa_r+0x47a>
    c698:	f240 0100 	movw	r1, #0
    c69c:	2000      	movs	r0, #0
    c69e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    c6a2:	f7fa fe69 	bl	7378 <__aeabi_dsub>
    c6a6:	4642      	mov	r2, r8
    c6a8:	464b      	mov	r3, r9
    c6aa:	f005 f9d3 	bl	11a54 <__aeabi_dcmplt>
    c6ae:	2800      	cmp	r0, #0
    c6b0:	f040 83c7 	bne.w	ce42 <_dtoa_r+0xc02>
    c6b4:	42b7      	cmp	r7, r6
    c6b6:	f280 848b 	bge.w	cfd0 <_dtoa_r+0xd90>
    c6ba:	f240 0300 	movw	r3, #0
    c6be:	4640      	mov	r0, r8
    c6c0:	4649      	mov	r1, r9
    c6c2:	2200      	movs	r2, #0
    c6c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c6c8:	3501      	adds	r5, #1
    c6ca:	f7fb f809 	bl	76e0 <__aeabi_dmul>
    c6ce:	f240 0300 	movw	r3, #0
    c6d2:	2200      	movs	r2, #0
    c6d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c6d8:	4680      	mov	r8, r0
    c6da:	4689      	mov	r9, r1
    c6dc:	4650      	mov	r0, sl
    c6de:	4659      	mov	r1, fp
    c6e0:	f7fa fffe 	bl	76e0 <__aeabi_dmul>
    c6e4:	468b      	mov	fp, r1
    c6e6:	4682      	mov	sl, r0
    c6e8:	f7fb fa0c 	bl	7b04 <__aeabi_d2iz>
    c6ec:	4604      	mov	r4, r0
    c6ee:	f7fa ff91 	bl	7614 <__aeabi_i2d>
    c6f2:	3430      	adds	r4, #48	; 0x30
    c6f4:	4602      	mov	r2, r0
    c6f6:	460b      	mov	r3, r1
    c6f8:	4650      	mov	r0, sl
    c6fa:	4659      	mov	r1, fp
    c6fc:	f7fa fe3c 	bl	7378 <__aeabi_dsub>
    c700:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c702:	464b      	mov	r3, r9
    c704:	55d4      	strb	r4, [r2, r7]
    c706:	4642      	mov	r2, r8
    c708:	3701      	adds	r7, #1
    c70a:	4682      	mov	sl, r0
    c70c:	468b      	mov	fp, r1
    c70e:	f005 f9a1 	bl	11a54 <__aeabi_dcmplt>
    c712:	4652      	mov	r2, sl
    c714:	465b      	mov	r3, fp
    c716:	2800      	cmp	r0, #0
    c718:	d0be      	beq.n	c698 <_dtoa_r+0x458>
    c71a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    c71e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    c720:	e1aa      	b.n	ca78 <_dtoa_r+0x838>
    c722:	4640      	mov	r0, r8
    c724:	f7fa ff76 	bl	7614 <__aeabi_i2d>
    c728:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c72c:	f7fa ffd8 	bl	76e0 <__aeabi_dmul>
    c730:	f240 0300 	movw	r3, #0
    c734:	2200      	movs	r2, #0
    c736:	f2c4 031c 	movt	r3, #16412	; 0x401c
    c73a:	f7fa fe1f 	bl	737c <__adddf3>
    c73e:	9a08      	ldr	r2, [sp, #32]
    c740:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    c744:	4680      	mov	r8, r0
    c746:	46a9      	mov	r9, r5
    c748:	2a00      	cmp	r2, #0
    c74a:	f040 82ec 	bne.w	cd26 <_dtoa_r+0xae6>
    c74e:	f240 0300 	movw	r3, #0
    c752:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c756:	2200      	movs	r2, #0
    c758:	f2c4 0314 	movt	r3, #16404	; 0x4014
    c75c:	f7fa fe0c 	bl	7378 <__aeabi_dsub>
    c760:	4642      	mov	r2, r8
    c762:	462b      	mov	r3, r5
    c764:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c768:	f005 f992 	bl	11a90 <__aeabi_dcmpgt>
    c76c:	2800      	cmp	r0, #0
    c76e:	f040 824a 	bne.w	cc06 <_dtoa_r+0x9c6>
    c772:	4642      	mov	r2, r8
    c774:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c778:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    c77c:	f005 f96a 	bl	11a54 <__aeabi_dcmplt>
    c780:	2800      	cmp	r0, #0
    c782:	f040 81d5 	bne.w	cb30 <_dtoa_r+0x8f0>
    c786:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    c78a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    c78c:	ea6f 0703 	mvn.w	r7, r3
    c790:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    c794:	2e0e      	cmp	r6, #14
    c796:	bfcc      	ite	gt
    c798:	2700      	movgt	r7, #0
    c79a:	f007 0701 	andle.w	r7, r7, #1
    c79e:	2f00      	cmp	r7, #0
    c7a0:	f000 80b7 	beq.w	c912 <_dtoa_r+0x6d2>
    c7a4:	982b      	ldr	r0, [sp, #172]	; 0xac
    c7a6:	f642 2368 	movw	r3, #10856	; 0x2a68
    c7aa:	f2c0 0301 	movt	r3, #1
    c7ae:	9908      	ldr	r1, [sp, #32]
    c7b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    c7b4:	0fc2      	lsrs	r2, r0, #31
    c7b6:	2900      	cmp	r1, #0
    c7b8:	bfcc      	ite	gt
    c7ba:	2200      	movgt	r2, #0
    c7bc:	f002 0201 	andle.w	r2, r2, #1
    c7c0:	e9d3 0100 	ldrd	r0, r1, [r3]
    c7c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    c7c8:	2a00      	cmp	r2, #0
    c7ca:	f040 81a0 	bne.w	cb0e <_dtoa_r+0x8ce>
    c7ce:	4602      	mov	r2, r0
    c7d0:	460b      	mov	r3, r1
    c7d2:	4640      	mov	r0, r8
    c7d4:	4649      	mov	r1, r9
    c7d6:	f7fb f8ad 	bl	7934 <__aeabi_ddiv>
    c7da:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c7dc:	f7fb f992 	bl	7b04 <__aeabi_d2iz>
    c7e0:	4682      	mov	sl, r0
    c7e2:	f7fa ff17 	bl	7614 <__aeabi_i2d>
    c7e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c7ea:	f7fa ff79 	bl	76e0 <__aeabi_dmul>
    c7ee:	4602      	mov	r2, r0
    c7f0:	460b      	mov	r3, r1
    c7f2:	4640      	mov	r0, r8
    c7f4:	4649      	mov	r1, r9
    c7f6:	f7fa fdbf 	bl	7378 <__aeabi_dsub>
    c7fa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    c7fe:	f805 3b01 	strb.w	r3, [r5], #1
    c802:	9a08      	ldr	r2, [sp, #32]
    c804:	2a01      	cmp	r2, #1
    c806:	4680      	mov	r8, r0
    c808:	4689      	mov	r9, r1
    c80a:	d052      	beq.n	c8b2 <_dtoa_r+0x672>
    c80c:	f240 0300 	movw	r3, #0
    c810:	2200      	movs	r2, #0
    c812:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c816:	f7fa ff63 	bl	76e0 <__aeabi_dmul>
    c81a:	2200      	movs	r2, #0
    c81c:	2300      	movs	r3, #0
    c81e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    c822:	f005 f90d 	bl	11a40 <__aeabi_dcmpeq>
    c826:	2800      	cmp	r0, #0
    c828:	f040 81eb 	bne.w	cc02 <_dtoa_r+0x9c2>
    c82c:	9810      	ldr	r0, [sp, #64]	; 0x40
    c82e:	f04f 0801 	mov.w	r8, #1
    c832:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    c836:	46a3      	mov	fp, r4
    c838:	1c87      	adds	r7, r0, #2
    c83a:	960f      	str	r6, [sp, #60]	; 0x3c
    c83c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    c840:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    c844:	e00a      	b.n	c85c <_dtoa_r+0x61c>
    c846:	f7fa ff4b 	bl	76e0 <__aeabi_dmul>
    c84a:	2200      	movs	r2, #0
    c84c:	2300      	movs	r3, #0
    c84e:	4604      	mov	r4, r0
    c850:	460d      	mov	r5, r1
    c852:	f005 f8f5 	bl	11a40 <__aeabi_dcmpeq>
    c856:	2800      	cmp	r0, #0
    c858:	f040 81ce 	bne.w	cbf8 <_dtoa_r+0x9b8>
    c85c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c860:	4620      	mov	r0, r4
    c862:	4629      	mov	r1, r5
    c864:	f108 0801 	add.w	r8, r8, #1
    c868:	f7fb f864 	bl	7934 <__aeabi_ddiv>
    c86c:	463e      	mov	r6, r7
    c86e:	f7fb f949 	bl	7b04 <__aeabi_d2iz>
    c872:	4682      	mov	sl, r0
    c874:	f7fa fece 	bl	7614 <__aeabi_i2d>
    c878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    c87c:	f7fa ff30 	bl	76e0 <__aeabi_dmul>
    c880:	4602      	mov	r2, r0
    c882:	460b      	mov	r3, r1
    c884:	4620      	mov	r0, r4
    c886:	4629      	mov	r1, r5
    c888:	f7fa fd76 	bl	7378 <__aeabi_dsub>
    c88c:	2200      	movs	r2, #0
    c88e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    c892:	f807 cc01 	strb.w	ip, [r7, #-1]
    c896:	3701      	adds	r7, #1
    c898:	45c1      	cmp	r9, r8
    c89a:	f240 0300 	movw	r3, #0
    c89e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c8a2:	d1d0      	bne.n	c846 <_dtoa_r+0x606>
    c8a4:	4635      	mov	r5, r6
    c8a6:	465c      	mov	r4, fp
    c8a8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    c8aa:	4680      	mov	r8, r0
    c8ac:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    c8b0:	4689      	mov	r9, r1
    c8b2:	4642      	mov	r2, r8
    c8b4:	464b      	mov	r3, r9
    c8b6:	4640      	mov	r0, r8
    c8b8:	4649      	mov	r1, r9
    c8ba:	f7fa fd5f 	bl	737c <__adddf3>
    c8be:	4680      	mov	r8, r0
    c8c0:	4689      	mov	r9, r1
    c8c2:	4642      	mov	r2, r8
    c8c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c8c8:	464b      	mov	r3, r9
    c8ca:	f005 f8c3 	bl	11a54 <__aeabi_dcmplt>
    c8ce:	b960      	cbnz	r0, c8ea <_dtoa_r+0x6aa>
    c8d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    c8d4:	4642      	mov	r2, r8
    c8d6:	464b      	mov	r3, r9
    c8d8:	f005 f8b2 	bl	11a40 <__aeabi_dcmpeq>
    c8dc:	2800      	cmp	r0, #0
    c8de:	f000 8190 	beq.w	cc02 <_dtoa_r+0x9c2>
    c8e2:	f01a 0f01 	tst.w	sl, #1
    c8e6:	f000 818c 	beq.w	cc02 <_dtoa_r+0x9c2>
    c8ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    c8ec:	e000      	b.n	c8f0 <_dtoa_r+0x6b0>
    c8ee:	461d      	mov	r5, r3
    c8f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    c8f4:	1e6b      	subs	r3, r5, #1
    c8f6:	2a39      	cmp	r2, #57	; 0x39
    c8f8:	f040 8367 	bne.w	cfca <_dtoa_r+0xd8a>
    c8fc:	428b      	cmp	r3, r1
    c8fe:	d1f6      	bne.n	c8ee <_dtoa_r+0x6ae>
    c900:	9910      	ldr	r1, [sp, #64]	; 0x40
    c902:	2330      	movs	r3, #48	; 0x30
    c904:	3601      	adds	r6, #1
    c906:	2231      	movs	r2, #49	; 0x31
    c908:	700b      	strb	r3, [r1, #0]
    c90a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c90c:	701a      	strb	r2, [r3, #0]
    c90e:	9612      	str	r6, [sp, #72]	; 0x48
    c910:	e0b2      	b.n	ca78 <_dtoa_r+0x838>
    c912:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c914:	2a00      	cmp	r2, #0
    c916:	f040 80df 	bne.w	cad8 <_dtoa_r+0x898>
    c91a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    c91c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c91e:	920c      	str	r2, [sp, #48]	; 0x30
    c920:	2d00      	cmp	r5, #0
    c922:	bfd4      	ite	le
    c924:	2300      	movle	r3, #0
    c926:	2301      	movgt	r3, #1
    c928:	f1ba 0f00 	cmp.w	sl, #0
    c92c:	bfd4      	ite	le
    c92e:	2300      	movle	r3, #0
    c930:	f003 0301 	andgt.w	r3, r3, #1
    c934:	b14b      	cbz	r3, c94a <_dtoa_r+0x70a>
    c936:	45aa      	cmp	sl, r5
    c938:	bfb4      	ite	lt
    c93a:	4653      	movlt	r3, sl
    c93c:	462b      	movge	r3, r5
    c93e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    c940:	ebc3 0a0a 	rsb	sl, r3, sl
    c944:	1aed      	subs	r5, r5, r3
    c946:	1ac0      	subs	r0, r0, r3
    c948:	900f      	str	r0, [sp, #60]	; 0x3c
    c94a:	9915      	ldr	r1, [sp, #84]	; 0x54
    c94c:	2900      	cmp	r1, #0
    c94e:	dd1c      	ble.n	c98a <_dtoa_r+0x74a>
    c950:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c952:	2a00      	cmp	r2, #0
    c954:	f000 82e9 	beq.w	cf2a <_dtoa_r+0xcea>
    c958:	2f00      	cmp	r7, #0
    c95a:	dd12      	ble.n	c982 <_dtoa_r+0x742>
    c95c:	990c      	ldr	r1, [sp, #48]	; 0x30
    c95e:	463a      	mov	r2, r7
    c960:	4620      	mov	r0, r4
    c962:	f002 fa2d 	bl	edc0 <__pow5mult>
    c966:	465a      	mov	r2, fp
    c968:	900c      	str	r0, [sp, #48]	; 0x30
    c96a:	4620      	mov	r0, r4
    c96c:	990c      	ldr	r1, [sp, #48]	; 0x30
    c96e:	f002 f93f 	bl	ebf0 <__multiply>
    c972:	4659      	mov	r1, fp
    c974:	4603      	mov	r3, r0
    c976:	4620      	mov	r0, r4
    c978:	9303      	str	r3, [sp, #12]
    c97a:	f001 ffa5 	bl	e8c8 <_Bfree>
    c97e:	9b03      	ldr	r3, [sp, #12]
    c980:	469b      	mov	fp, r3
    c982:	9b15      	ldr	r3, [sp, #84]	; 0x54
    c984:	1bda      	subs	r2, r3, r7
    c986:	f040 8311 	bne.w	cfac <_dtoa_r+0xd6c>
    c98a:	2101      	movs	r1, #1
    c98c:	4620      	mov	r0, r4
    c98e:	f002 f9c9 	bl	ed24 <__i2b>
    c992:	9006      	str	r0, [sp, #24]
    c994:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c996:	2800      	cmp	r0, #0
    c998:	dd05      	ble.n	c9a6 <_dtoa_r+0x766>
    c99a:	9906      	ldr	r1, [sp, #24]
    c99c:	4620      	mov	r0, r4
    c99e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    c9a0:	f002 fa0e 	bl	edc0 <__pow5mult>
    c9a4:	9006      	str	r0, [sp, #24]
    c9a6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    c9a8:	2901      	cmp	r1, #1
    c9aa:	f340 810a 	ble.w	cbc2 <_dtoa_r+0x982>
    c9ae:	2700      	movs	r7, #0
    c9b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    c9b2:	2b00      	cmp	r3, #0
    c9b4:	f040 8261 	bne.w	ce7a <_dtoa_r+0xc3a>
    c9b8:	2301      	movs	r3, #1
    c9ba:	4453      	add	r3, sl
    c9bc:	f013 031f 	ands.w	r3, r3, #31
    c9c0:	f040 812a 	bne.w	cc18 <_dtoa_r+0x9d8>
    c9c4:	231c      	movs	r3, #28
    c9c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c9c8:	449a      	add	sl, r3
    c9ca:	18ed      	adds	r5, r5, r3
    c9cc:	18d2      	adds	r2, r2, r3
    c9ce:	920f      	str	r2, [sp, #60]	; 0x3c
    c9d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c9d2:	2b00      	cmp	r3, #0
    c9d4:	dd05      	ble.n	c9e2 <_dtoa_r+0x7a2>
    c9d6:	4659      	mov	r1, fp
    c9d8:	461a      	mov	r2, r3
    c9da:	4620      	mov	r0, r4
    c9dc:	f002 f8aa 	bl	eb34 <__lshift>
    c9e0:	4683      	mov	fp, r0
    c9e2:	f1ba 0f00 	cmp.w	sl, #0
    c9e6:	dd05      	ble.n	c9f4 <_dtoa_r+0x7b4>
    c9e8:	9906      	ldr	r1, [sp, #24]
    c9ea:	4652      	mov	r2, sl
    c9ec:	4620      	mov	r0, r4
    c9ee:	f002 f8a1 	bl	eb34 <__lshift>
    c9f2:	9006      	str	r0, [sp, #24]
    c9f4:	9818      	ldr	r0, [sp, #96]	; 0x60
    c9f6:	2800      	cmp	r0, #0
    c9f8:	f040 8229 	bne.w	ce4e <_dtoa_r+0xc0e>
    c9fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    c9fe:	9908      	ldr	r1, [sp, #32]
    ca00:	2802      	cmp	r0, #2
    ca02:	bfd4      	ite	le
    ca04:	2300      	movle	r3, #0
    ca06:	2301      	movgt	r3, #1
    ca08:	2900      	cmp	r1, #0
    ca0a:	bfcc      	ite	gt
    ca0c:	2300      	movgt	r3, #0
    ca0e:	f003 0301 	andle.w	r3, r3, #1
    ca12:	2b00      	cmp	r3, #0
    ca14:	f000 810c 	beq.w	cc30 <_dtoa_r+0x9f0>
    ca18:	2900      	cmp	r1, #0
    ca1a:	f040 808c 	bne.w	cb36 <_dtoa_r+0x8f6>
    ca1e:	2205      	movs	r2, #5
    ca20:	9906      	ldr	r1, [sp, #24]
    ca22:	9b08      	ldr	r3, [sp, #32]
    ca24:	4620      	mov	r0, r4
    ca26:	f002 f987 	bl	ed38 <__multadd>
    ca2a:	9006      	str	r0, [sp, #24]
    ca2c:	4658      	mov	r0, fp
    ca2e:	9906      	ldr	r1, [sp, #24]
    ca30:	f001 fe10 	bl	e654 <__mcmp>
    ca34:	2800      	cmp	r0, #0
    ca36:	dd7e      	ble.n	cb36 <_dtoa_r+0x8f6>
    ca38:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ca3a:	3601      	adds	r6, #1
    ca3c:	2700      	movs	r7, #0
    ca3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    ca42:	2331      	movs	r3, #49	; 0x31
    ca44:	f805 3b01 	strb.w	r3, [r5], #1
    ca48:	9906      	ldr	r1, [sp, #24]
    ca4a:	4620      	mov	r0, r4
    ca4c:	f001 ff3c 	bl	e8c8 <_Bfree>
    ca50:	f1ba 0f00 	cmp.w	sl, #0
    ca54:	f000 80d5 	beq.w	cc02 <_dtoa_r+0x9c2>
    ca58:	1e3b      	subs	r3, r7, #0
    ca5a:	bf18      	it	ne
    ca5c:	2301      	movne	r3, #1
    ca5e:	4557      	cmp	r7, sl
    ca60:	bf0c      	ite	eq
    ca62:	2300      	moveq	r3, #0
    ca64:	f003 0301 	andne.w	r3, r3, #1
    ca68:	2b00      	cmp	r3, #0
    ca6a:	f040 80d0 	bne.w	cc0e <_dtoa_r+0x9ce>
    ca6e:	4651      	mov	r1, sl
    ca70:	4620      	mov	r0, r4
    ca72:	f001 ff29 	bl	e8c8 <_Bfree>
    ca76:	9612      	str	r6, [sp, #72]	; 0x48
    ca78:	4620      	mov	r0, r4
    ca7a:	4659      	mov	r1, fp
    ca7c:	f001 ff24 	bl	e8c8 <_Bfree>
    ca80:	9a12      	ldr	r2, [sp, #72]	; 0x48
    ca82:	1c53      	adds	r3, r2, #1
    ca84:	2200      	movs	r2, #0
    ca86:	702a      	strb	r2, [r5, #0]
    ca88:	982c      	ldr	r0, [sp, #176]	; 0xb0
    ca8a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    ca8c:	6003      	str	r3, [r0, #0]
    ca8e:	2900      	cmp	r1, #0
    ca90:	f000 81d4 	beq.w	ce3c <_dtoa_r+0xbfc>
    ca94:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    ca96:	9810      	ldr	r0, [sp, #64]	; 0x40
    ca98:	6015      	str	r5, [r2, #0]
    ca9a:	e412      	b.n	c2c2 <_dtoa_r+0x82>
    ca9c:	2010      	movs	r0, #16
    ca9e:	f001 f897 	bl	dbd0 <malloc>
    caa2:	60c6      	str	r6, [r0, #12]
    caa4:	6046      	str	r6, [r0, #4]
    caa6:	6086      	str	r6, [r0, #8]
    caa8:	6006      	str	r6, [r0, #0]
    caaa:	4606      	mov	r6, r0
    caac:	6260      	str	r0, [r4, #36]	; 0x24
    caae:	f7ff bbd2 	b.w	c256 <_dtoa_r+0x16>
    cab2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    cab4:	4271      	negs	r1, r6
    cab6:	2200      	movs	r2, #0
    cab8:	9115      	str	r1, [sp, #84]	; 0x54
    caba:	1b80      	subs	r0, r0, r6
    cabc:	9217      	str	r2, [sp, #92]	; 0x5c
    cabe:	900f      	str	r0, [sp, #60]	; 0x3c
    cac0:	e48a      	b.n	c3d8 <_dtoa_r+0x198>
    cac2:	2100      	movs	r1, #0
    cac4:	3e01      	subs	r6, #1
    cac6:	9118      	str	r1, [sp, #96]	; 0x60
    cac8:	e472      	b.n	c3b0 <_dtoa_r+0x170>
    caca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    cace:	f04f 0802 	mov.w	r8, #2
    cad2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    cad6:	e521      	b.n	c51c <_dtoa_r+0x2dc>
    cad8:	982a      	ldr	r0, [sp, #168]	; 0xa8
    cada:	2801      	cmp	r0, #1
    cadc:	f340 826c 	ble.w	cfb8 <_dtoa_r+0xd78>
    cae0:	9a08      	ldr	r2, [sp, #32]
    cae2:	9815      	ldr	r0, [sp, #84]	; 0x54
    cae4:	1e53      	subs	r3, r2, #1
    cae6:	4298      	cmp	r0, r3
    cae8:	f2c0 8258 	blt.w	cf9c <_dtoa_r+0xd5c>
    caec:	1ac7      	subs	r7, r0, r3
    caee:	9b08      	ldr	r3, [sp, #32]
    caf0:	2b00      	cmp	r3, #0
    caf2:	bfa8      	it	ge
    caf4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    caf6:	f2c0 8273 	blt.w	cfe0 <_dtoa_r+0xda0>
    cafa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    cafc:	4620      	mov	r0, r4
    cafe:	2101      	movs	r1, #1
    cb00:	449a      	add	sl, r3
    cb02:	18d2      	adds	r2, r2, r3
    cb04:	920f      	str	r2, [sp, #60]	; 0x3c
    cb06:	f002 f90d 	bl	ed24 <__i2b>
    cb0a:	900c      	str	r0, [sp, #48]	; 0x30
    cb0c:	e708      	b.n	c920 <_dtoa_r+0x6e0>
    cb0e:	9b08      	ldr	r3, [sp, #32]
    cb10:	b973      	cbnz	r3, cb30 <_dtoa_r+0x8f0>
    cb12:	f240 0300 	movw	r3, #0
    cb16:	2200      	movs	r2, #0
    cb18:	f2c4 0314 	movt	r3, #16404	; 0x4014
    cb1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cb20:	f7fa fdde 	bl	76e0 <__aeabi_dmul>
    cb24:	4642      	mov	r2, r8
    cb26:	464b      	mov	r3, r9
    cb28:	f004 ffa8 	bl	11a7c <__aeabi_dcmpge>
    cb2c:	2800      	cmp	r0, #0
    cb2e:	d06a      	beq.n	cc06 <_dtoa_r+0x9c6>
    cb30:	2200      	movs	r2, #0
    cb32:	9206      	str	r2, [sp, #24]
    cb34:	920c      	str	r2, [sp, #48]	; 0x30
    cb36:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    cb38:	2700      	movs	r7, #0
    cb3a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    cb3e:	43de      	mvns	r6, r3
    cb40:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cb42:	e781      	b.n	ca48 <_dtoa_r+0x808>
    cb44:	2100      	movs	r1, #0
    cb46:	9116      	str	r1, [sp, #88]	; 0x58
    cb48:	982b      	ldr	r0, [sp, #172]	; 0xac
    cb4a:	2800      	cmp	r0, #0
    cb4c:	f340 819f 	ble.w	ce8e <_dtoa_r+0xc4e>
    cb50:	982b      	ldr	r0, [sp, #172]	; 0xac
    cb52:	4601      	mov	r1, r0
    cb54:	9011      	str	r0, [sp, #68]	; 0x44
    cb56:	9008      	str	r0, [sp, #32]
    cb58:	6a65      	ldr	r5, [r4, #36]	; 0x24
    cb5a:	2200      	movs	r2, #0
    cb5c:	2917      	cmp	r1, #23
    cb5e:	606a      	str	r2, [r5, #4]
    cb60:	f240 82ab 	bls.w	d0ba <_dtoa_r+0xe7a>
    cb64:	2304      	movs	r3, #4
    cb66:	005b      	lsls	r3, r3, #1
    cb68:	3201      	adds	r2, #1
    cb6a:	f103 0014 	add.w	r0, r3, #20
    cb6e:	4288      	cmp	r0, r1
    cb70:	d9f9      	bls.n	cb66 <_dtoa_r+0x926>
    cb72:	9b08      	ldr	r3, [sp, #32]
    cb74:	606a      	str	r2, [r5, #4]
    cb76:	2b0e      	cmp	r3, #14
    cb78:	bf8c      	ite	hi
    cb7a:	2700      	movhi	r7, #0
    cb7c:	f007 0701 	andls.w	r7, r7, #1
    cb80:	e49d      	b.n	c4be <_dtoa_r+0x27e>
    cb82:	2201      	movs	r2, #1
    cb84:	9216      	str	r2, [sp, #88]	; 0x58
    cb86:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    cb88:	18f3      	adds	r3, r6, r3
    cb8a:	9311      	str	r3, [sp, #68]	; 0x44
    cb8c:	1c59      	adds	r1, r3, #1
    cb8e:	2900      	cmp	r1, #0
    cb90:	bfc8      	it	gt
    cb92:	9108      	strgt	r1, [sp, #32]
    cb94:	dce0      	bgt.n	cb58 <_dtoa_r+0x918>
    cb96:	290e      	cmp	r1, #14
    cb98:	bf8c      	ite	hi
    cb9a:	2700      	movhi	r7, #0
    cb9c:	f007 0701 	andls.w	r7, r7, #1
    cba0:	9108      	str	r1, [sp, #32]
    cba2:	e489      	b.n	c4b8 <_dtoa_r+0x278>
    cba4:	2301      	movs	r3, #1
    cba6:	9316      	str	r3, [sp, #88]	; 0x58
    cba8:	e7ce      	b.n	cb48 <_dtoa_r+0x908>
    cbaa:	2200      	movs	r2, #0
    cbac:	9216      	str	r2, [sp, #88]	; 0x58
    cbae:	e7ea      	b.n	cb86 <_dtoa_r+0x946>
    cbb0:	f04f 33ff 	mov.w	r3, #4294967295
    cbb4:	2700      	movs	r7, #0
    cbb6:	2001      	movs	r0, #1
    cbb8:	9311      	str	r3, [sp, #68]	; 0x44
    cbba:	9016      	str	r0, [sp, #88]	; 0x58
    cbbc:	9308      	str	r3, [sp, #32]
    cbbe:	972b      	str	r7, [sp, #172]	; 0xac
    cbc0:	e47a      	b.n	c4b8 <_dtoa_r+0x278>
    cbc2:	f1b8 0f00 	cmp.w	r8, #0
    cbc6:	f47f aef2 	bne.w	c9ae <_dtoa_r+0x76e>
    cbca:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    cbce:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    cbd2:	2b00      	cmp	r3, #0
    cbd4:	f47f aeeb 	bne.w	c9ae <_dtoa_r+0x76e>
    cbd8:	f240 0300 	movw	r3, #0
    cbdc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    cbe0:	ea09 0303 	and.w	r3, r9, r3
    cbe4:	2b00      	cmp	r3, #0
    cbe6:	f43f aee2 	beq.w	c9ae <_dtoa_r+0x76e>
    cbea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    cbec:	f10a 0a01 	add.w	sl, sl, #1
    cbf0:	2701      	movs	r7, #1
    cbf2:	3201      	adds	r2, #1
    cbf4:	920f      	str	r2, [sp, #60]	; 0x3c
    cbf6:	e6db      	b.n	c9b0 <_dtoa_r+0x770>
    cbf8:	4635      	mov	r5, r6
    cbfa:	465c      	mov	r4, fp
    cbfc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    cbfe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    cc02:	9612      	str	r6, [sp, #72]	; 0x48
    cc04:	e738      	b.n	ca78 <_dtoa_r+0x838>
    cc06:	2000      	movs	r0, #0
    cc08:	9006      	str	r0, [sp, #24]
    cc0a:	900c      	str	r0, [sp, #48]	; 0x30
    cc0c:	e714      	b.n	ca38 <_dtoa_r+0x7f8>
    cc0e:	4639      	mov	r1, r7
    cc10:	4620      	mov	r0, r4
    cc12:	f001 fe59 	bl	e8c8 <_Bfree>
    cc16:	e72a      	b.n	ca6e <_dtoa_r+0x82e>
    cc18:	f1c3 0320 	rsb	r3, r3, #32
    cc1c:	2b04      	cmp	r3, #4
    cc1e:	f340 8254 	ble.w	d0ca <_dtoa_r+0xe8a>
    cc22:	990f      	ldr	r1, [sp, #60]	; 0x3c
    cc24:	3b04      	subs	r3, #4
    cc26:	449a      	add	sl, r3
    cc28:	18ed      	adds	r5, r5, r3
    cc2a:	18c9      	adds	r1, r1, r3
    cc2c:	910f      	str	r1, [sp, #60]	; 0x3c
    cc2e:	e6cf      	b.n	c9d0 <_dtoa_r+0x790>
    cc30:	9916      	ldr	r1, [sp, #88]	; 0x58
    cc32:	2900      	cmp	r1, #0
    cc34:	f000 8131 	beq.w	ce9a <_dtoa_r+0xc5a>
    cc38:	2d00      	cmp	r5, #0
    cc3a:	dd05      	ble.n	cc48 <_dtoa_r+0xa08>
    cc3c:	990c      	ldr	r1, [sp, #48]	; 0x30
    cc3e:	462a      	mov	r2, r5
    cc40:	4620      	mov	r0, r4
    cc42:	f001 ff77 	bl	eb34 <__lshift>
    cc46:	900c      	str	r0, [sp, #48]	; 0x30
    cc48:	2f00      	cmp	r7, #0
    cc4a:	f040 81ea 	bne.w	d022 <_dtoa_r+0xde2>
    cc4e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    cc52:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cc54:	2301      	movs	r3, #1
    cc56:	f008 0001 	and.w	r0, r8, #1
    cc5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    cc5c:	9011      	str	r0, [sp, #68]	; 0x44
    cc5e:	950f      	str	r5, [sp, #60]	; 0x3c
    cc60:	461d      	mov	r5, r3
    cc62:	960c      	str	r6, [sp, #48]	; 0x30
    cc64:	9906      	ldr	r1, [sp, #24]
    cc66:	4658      	mov	r0, fp
    cc68:	f7ff fa5a 	bl	c120 <quorem>
    cc6c:	4639      	mov	r1, r7
    cc6e:	3030      	adds	r0, #48	; 0x30
    cc70:	900b      	str	r0, [sp, #44]	; 0x2c
    cc72:	4658      	mov	r0, fp
    cc74:	f001 fcee 	bl	e654 <__mcmp>
    cc78:	9906      	ldr	r1, [sp, #24]
    cc7a:	4652      	mov	r2, sl
    cc7c:	4606      	mov	r6, r0
    cc7e:	4620      	mov	r0, r4
    cc80:	f001 fedc 	bl	ea3c <__mdiff>
    cc84:	68c3      	ldr	r3, [r0, #12]
    cc86:	4680      	mov	r8, r0
    cc88:	2b00      	cmp	r3, #0
    cc8a:	d03d      	beq.n	cd08 <_dtoa_r+0xac8>
    cc8c:	f04f 0901 	mov.w	r9, #1
    cc90:	4641      	mov	r1, r8
    cc92:	4620      	mov	r0, r4
    cc94:	f001 fe18 	bl	e8c8 <_Bfree>
    cc98:	992a      	ldr	r1, [sp, #168]	; 0xa8
    cc9a:	ea59 0101 	orrs.w	r1, r9, r1
    cc9e:	d103      	bne.n	cca8 <_dtoa_r+0xa68>
    cca0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cca2:	2a00      	cmp	r2, #0
    cca4:	f000 81eb 	beq.w	d07e <_dtoa_r+0xe3e>
    cca8:	2e00      	cmp	r6, #0
    ccaa:	f2c0 819e 	blt.w	cfea <_dtoa_r+0xdaa>
    ccae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    ccb0:	4332      	orrs	r2, r6
    ccb2:	d103      	bne.n	ccbc <_dtoa_r+0xa7c>
    ccb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    ccb6:	2b00      	cmp	r3, #0
    ccb8:	f000 8197 	beq.w	cfea <_dtoa_r+0xdaa>
    ccbc:	f1b9 0f00 	cmp.w	r9, #0
    ccc0:	f300 81ce 	bgt.w	d060 <_dtoa_r+0xe20>
    ccc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    ccc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ccc8:	f801 2b01 	strb.w	r2, [r1], #1
    cccc:	9b08      	ldr	r3, [sp, #32]
    ccce:	910f      	str	r1, [sp, #60]	; 0x3c
    ccd0:	429d      	cmp	r5, r3
    ccd2:	f000 81c2 	beq.w	d05a <_dtoa_r+0xe1a>
    ccd6:	4659      	mov	r1, fp
    ccd8:	220a      	movs	r2, #10
    ccda:	2300      	movs	r3, #0
    ccdc:	4620      	mov	r0, r4
    ccde:	f002 f82b 	bl	ed38 <__multadd>
    cce2:	4557      	cmp	r7, sl
    cce4:	4639      	mov	r1, r7
    cce6:	4683      	mov	fp, r0
    cce8:	d014      	beq.n	cd14 <_dtoa_r+0xad4>
    ccea:	220a      	movs	r2, #10
    ccec:	2300      	movs	r3, #0
    ccee:	4620      	mov	r0, r4
    ccf0:	3501      	adds	r5, #1
    ccf2:	f002 f821 	bl	ed38 <__multadd>
    ccf6:	4651      	mov	r1, sl
    ccf8:	220a      	movs	r2, #10
    ccfa:	2300      	movs	r3, #0
    ccfc:	4607      	mov	r7, r0
    ccfe:	4620      	mov	r0, r4
    cd00:	f002 f81a 	bl	ed38 <__multadd>
    cd04:	4682      	mov	sl, r0
    cd06:	e7ad      	b.n	cc64 <_dtoa_r+0xa24>
    cd08:	4658      	mov	r0, fp
    cd0a:	4641      	mov	r1, r8
    cd0c:	f001 fca2 	bl	e654 <__mcmp>
    cd10:	4681      	mov	r9, r0
    cd12:	e7bd      	b.n	cc90 <_dtoa_r+0xa50>
    cd14:	4620      	mov	r0, r4
    cd16:	220a      	movs	r2, #10
    cd18:	2300      	movs	r3, #0
    cd1a:	3501      	adds	r5, #1
    cd1c:	f002 f80c 	bl	ed38 <__multadd>
    cd20:	4607      	mov	r7, r0
    cd22:	4682      	mov	sl, r0
    cd24:	e79e      	b.n	cc64 <_dtoa_r+0xa24>
    cd26:	9612      	str	r6, [sp, #72]	; 0x48
    cd28:	f8dd c020 	ldr.w	ip, [sp, #32]
    cd2c:	e459      	b.n	c5e2 <_dtoa_r+0x3a2>
    cd2e:	4275      	negs	r5, r6
    cd30:	2d00      	cmp	r5, #0
    cd32:	f040 8101 	bne.w	cf38 <_dtoa_r+0xcf8>
    cd36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cd3a:	f04f 0802 	mov.w	r8, #2
    cd3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cd42:	e40c      	b.n	c55e <_dtoa_r+0x31e>
    cd44:	f642 2168 	movw	r1, #10856	; 0x2a68
    cd48:	4642      	mov	r2, r8
    cd4a:	f2c0 0101 	movt	r1, #1
    cd4e:	464b      	mov	r3, r9
    cd50:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    cd54:	f8cd c00c 	str.w	ip, [sp, #12]
    cd58:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cd5a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    cd5e:	f7fa fcbf 	bl	76e0 <__aeabi_dmul>
    cd62:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    cd66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd6a:	f7fa fecb 	bl	7b04 <__aeabi_d2iz>
    cd6e:	4607      	mov	r7, r0
    cd70:	f7fa fc50 	bl	7614 <__aeabi_i2d>
    cd74:	460b      	mov	r3, r1
    cd76:	4602      	mov	r2, r0
    cd78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd7c:	f7fa fafc 	bl	7378 <__aeabi_dsub>
    cd80:	f107 0330 	add.w	r3, r7, #48	; 0x30
    cd84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cd88:	f805 3b01 	strb.w	r3, [r5], #1
    cd8c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    cd90:	f1bc 0f01 	cmp.w	ip, #1
    cd94:	d029      	beq.n	cdea <_dtoa_r+0xbaa>
    cd96:	46d1      	mov	r9, sl
    cd98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd9c:	46b2      	mov	sl, r6
    cd9e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    cda0:	951c      	str	r5, [sp, #112]	; 0x70
    cda2:	2701      	movs	r7, #1
    cda4:	4665      	mov	r5, ip
    cda6:	46a0      	mov	r8, r4
    cda8:	f240 0300 	movw	r3, #0
    cdac:	2200      	movs	r2, #0
    cdae:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cdb2:	f7fa fc95 	bl	76e0 <__aeabi_dmul>
    cdb6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cdba:	f7fa fea3 	bl	7b04 <__aeabi_d2iz>
    cdbe:	4604      	mov	r4, r0
    cdc0:	f7fa fc28 	bl	7614 <__aeabi_i2d>
    cdc4:	3430      	adds	r4, #48	; 0x30
    cdc6:	4602      	mov	r2, r0
    cdc8:	460b      	mov	r3, r1
    cdca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cdce:	f7fa fad3 	bl	7378 <__aeabi_dsub>
    cdd2:	55f4      	strb	r4, [r6, r7]
    cdd4:	3701      	adds	r7, #1
    cdd6:	42af      	cmp	r7, r5
    cdd8:	d1e6      	bne.n	cda8 <_dtoa_r+0xb68>
    cdda:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    cddc:	3f01      	subs	r7, #1
    cdde:	4656      	mov	r6, sl
    cde0:	4644      	mov	r4, r8
    cde2:	46ca      	mov	sl, r9
    cde4:	19ed      	adds	r5, r5, r7
    cde6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cdea:	f240 0300 	movw	r3, #0
    cdee:	2200      	movs	r2, #0
    cdf0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    cdf4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    cdf8:	f7fa fac0 	bl	737c <__adddf3>
    cdfc:	4602      	mov	r2, r0
    cdfe:	460b      	mov	r3, r1
    ce00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce04:	f004 fe44 	bl	11a90 <__aeabi_dcmpgt>
    ce08:	b9f0      	cbnz	r0, ce48 <_dtoa_r+0xc08>
    ce0a:	f240 0100 	movw	r1, #0
    ce0e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    ce12:	2000      	movs	r0, #0
    ce14:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    ce18:	f7fa faae 	bl	7378 <__aeabi_dsub>
    ce1c:	4602      	mov	r2, r0
    ce1e:	460b      	mov	r3, r1
    ce20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce24:	f004 fe16 	bl	11a54 <__aeabi_dcmplt>
    ce28:	2800      	cmp	r0, #0
    ce2a:	f43f acac 	beq.w	c786 <_dtoa_r+0x546>
    ce2e:	462b      	mov	r3, r5
    ce30:	461d      	mov	r5, r3
    ce32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    ce36:	2a30      	cmp	r2, #48	; 0x30
    ce38:	d0fa      	beq.n	ce30 <_dtoa_r+0xbf0>
    ce3a:	e61d      	b.n	ca78 <_dtoa_r+0x838>
    ce3c:	9810      	ldr	r0, [sp, #64]	; 0x40
    ce3e:	f7ff ba40 	b.w	c2c2 <_dtoa_r+0x82>
    ce42:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    ce46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    ce48:	9e12      	ldr	r6, [sp, #72]	; 0x48
    ce4a:	9910      	ldr	r1, [sp, #64]	; 0x40
    ce4c:	e550      	b.n	c8f0 <_dtoa_r+0x6b0>
    ce4e:	4658      	mov	r0, fp
    ce50:	9906      	ldr	r1, [sp, #24]
    ce52:	f001 fbff 	bl	e654 <__mcmp>
    ce56:	2800      	cmp	r0, #0
    ce58:	f6bf add0 	bge.w	c9fc <_dtoa_r+0x7bc>
    ce5c:	4659      	mov	r1, fp
    ce5e:	4620      	mov	r0, r4
    ce60:	220a      	movs	r2, #10
    ce62:	2300      	movs	r3, #0
    ce64:	f001 ff68 	bl	ed38 <__multadd>
    ce68:	9916      	ldr	r1, [sp, #88]	; 0x58
    ce6a:	3e01      	subs	r6, #1
    ce6c:	4683      	mov	fp, r0
    ce6e:	2900      	cmp	r1, #0
    ce70:	f040 8119 	bne.w	d0a6 <_dtoa_r+0xe66>
    ce74:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ce76:	9208      	str	r2, [sp, #32]
    ce78:	e5c0      	b.n	c9fc <_dtoa_r+0x7bc>
    ce7a:	9806      	ldr	r0, [sp, #24]
    ce7c:	6903      	ldr	r3, [r0, #16]
    ce7e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ce82:	6918      	ldr	r0, [r3, #16]
    ce84:	f001 fb94 	bl	e5b0 <__hi0bits>
    ce88:	f1c0 0320 	rsb	r3, r0, #32
    ce8c:	e595      	b.n	c9ba <_dtoa_r+0x77a>
    ce8e:	2101      	movs	r1, #1
    ce90:	9111      	str	r1, [sp, #68]	; 0x44
    ce92:	9108      	str	r1, [sp, #32]
    ce94:	912b      	str	r1, [sp, #172]	; 0xac
    ce96:	f7ff bb0f 	b.w	c4b8 <_dtoa_r+0x278>
    ce9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ce9c:	46b1      	mov	r9, r6
    ce9e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    cea0:	46aa      	mov	sl, r5
    cea2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    cea6:	9e08      	ldr	r6, [sp, #32]
    cea8:	e002      	b.n	ceb0 <_dtoa_r+0xc70>
    ceaa:	f001 ff45 	bl	ed38 <__multadd>
    ceae:	4683      	mov	fp, r0
    ceb0:	4641      	mov	r1, r8
    ceb2:	4658      	mov	r0, fp
    ceb4:	f7ff f934 	bl	c120 <quorem>
    ceb8:	3501      	adds	r5, #1
    ceba:	220a      	movs	r2, #10
    cebc:	2300      	movs	r3, #0
    cebe:	4659      	mov	r1, fp
    cec0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    cec4:	f80a c007 	strb.w	ip, [sl, r7]
    cec8:	3701      	adds	r7, #1
    ceca:	4620      	mov	r0, r4
    cecc:	42be      	cmp	r6, r7
    cece:	dcec      	bgt.n	ceaa <_dtoa_r+0xc6a>
    ced0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    ced4:	464e      	mov	r6, r9
    ced6:	2700      	movs	r7, #0
    ced8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    cedc:	4659      	mov	r1, fp
    cede:	2201      	movs	r2, #1
    cee0:	4620      	mov	r0, r4
    cee2:	f001 fe27 	bl	eb34 <__lshift>
    cee6:	9906      	ldr	r1, [sp, #24]
    cee8:	4683      	mov	fp, r0
    ceea:	f001 fbb3 	bl	e654 <__mcmp>
    ceee:	2800      	cmp	r0, #0
    cef0:	dd0f      	ble.n	cf12 <_dtoa_r+0xcd2>
    cef2:	9910      	ldr	r1, [sp, #64]	; 0x40
    cef4:	e000      	b.n	cef8 <_dtoa_r+0xcb8>
    cef6:	461d      	mov	r5, r3
    cef8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    cefc:	1e6b      	subs	r3, r5, #1
    cefe:	2a39      	cmp	r2, #57	; 0x39
    cf00:	f040 808c 	bne.w	d01c <_dtoa_r+0xddc>
    cf04:	428b      	cmp	r3, r1
    cf06:	d1f6      	bne.n	cef6 <_dtoa_r+0xcb6>
    cf08:	9910      	ldr	r1, [sp, #64]	; 0x40
    cf0a:	2331      	movs	r3, #49	; 0x31
    cf0c:	3601      	adds	r6, #1
    cf0e:	700b      	strb	r3, [r1, #0]
    cf10:	e59a      	b.n	ca48 <_dtoa_r+0x808>
    cf12:	d103      	bne.n	cf1c <_dtoa_r+0xcdc>
    cf14:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cf16:	f010 0f01 	tst.w	r0, #1
    cf1a:	d1ea      	bne.n	cef2 <_dtoa_r+0xcb2>
    cf1c:	462b      	mov	r3, r5
    cf1e:	461d      	mov	r5, r3
    cf20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    cf24:	2a30      	cmp	r2, #48	; 0x30
    cf26:	d0fa      	beq.n	cf1e <_dtoa_r+0xcde>
    cf28:	e58e      	b.n	ca48 <_dtoa_r+0x808>
    cf2a:	4659      	mov	r1, fp
    cf2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    cf2e:	4620      	mov	r0, r4
    cf30:	f001 ff46 	bl	edc0 <__pow5mult>
    cf34:	4683      	mov	fp, r0
    cf36:	e528      	b.n	c98a <_dtoa_r+0x74a>
    cf38:	f005 030f 	and.w	r3, r5, #15
    cf3c:	f642 2268 	movw	r2, #10856	; 0x2a68
    cf40:	f2c0 0201 	movt	r2, #1
    cf44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cf48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    cf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    cf50:	f7fa fbc6 	bl	76e0 <__aeabi_dmul>
    cf54:	112d      	asrs	r5, r5, #4
    cf56:	bf08      	it	eq
    cf58:	f04f 0802 	moveq.w	r8, #2
    cf5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cf60:	f43f aafd 	beq.w	c55e <_dtoa_r+0x31e>
    cf64:	f642 3740 	movw	r7, #11072	; 0x2b40
    cf68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cf6c:	f04f 0802 	mov.w	r8, #2
    cf70:	f2c0 0701 	movt	r7, #1
    cf74:	f015 0f01 	tst.w	r5, #1
    cf78:	4610      	mov	r0, r2
    cf7a:	4619      	mov	r1, r3
    cf7c:	d007      	beq.n	cf8e <_dtoa_r+0xd4e>
    cf7e:	e9d7 2300 	ldrd	r2, r3, [r7]
    cf82:	f108 0801 	add.w	r8, r8, #1
    cf86:	f7fa fbab 	bl	76e0 <__aeabi_dmul>
    cf8a:	4602      	mov	r2, r0
    cf8c:	460b      	mov	r3, r1
    cf8e:	3708      	adds	r7, #8
    cf90:	106d      	asrs	r5, r5, #1
    cf92:	d1ef      	bne.n	cf74 <_dtoa_r+0xd34>
    cf94:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    cf98:	f7ff bae1 	b.w	c55e <_dtoa_r+0x31e>
    cf9c:	9915      	ldr	r1, [sp, #84]	; 0x54
    cf9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    cfa0:	1a5b      	subs	r3, r3, r1
    cfa2:	18c9      	adds	r1, r1, r3
    cfa4:	18d2      	adds	r2, r2, r3
    cfa6:	9115      	str	r1, [sp, #84]	; 0x54
    cfa8:	9217      	str	r2, [sp, #92]	; 0x5c
    cfaa:	e5a0      	b.n	caee <_dtoa_r+0x8ae>
    cfac:	4659      	mov	r1, fp
    cfae:	4620      	mov	r0, r4
    cfb0:	f001 ff06 	bl	edc0 <__pow5mult>
    cfb4:	4683      	mov	fp, r0
    cfb6:	e4e8      	b.n	c98a <_dtoa_r+0x74a>
    cfb8:	9919      	ldr	r1, [sp, #100]	; 0x64
    cfba:	2900      	cmp	r1, #0
    cfbc:	d047      	beq.n	d04e <_dtoa_r+0xe0e>
    cfbe:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    cfc2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    cfc4:	3303      	adds	r3, #3
    cfc6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cfc8:	e597      	b.n	cafa <_dtoa_r+0x8ba>
    cfca:	3201      	adds	r2, #1
    cfcc:	b2d2      	uxtb	r2, r2
    cfce:	e49d      	b.n	c90c <_dtoa_r+0x6cc>
    cfd0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    cfd4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    cfd8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    cfda:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    cfdc:	f7ff bbd3 	b.w	c786 <_dtoa_r+0x546>
    cfe0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    cfe2:	2300      	movs	r3, #0
    cfe4:	9808      	ldr	r0, [sp, #32]
    cfe6:	1a0d      	subs	r5, r1, r0
    cfe8:	e587      	b.n	cafa <_dtoa_r+0x8ba>
    cfea:	f1b9 0f00 	cmp.w	r9, #0
    cfee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    cff0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    cff2:	dd0f      	ble.n	d014 <_dtoa_r+0xdd4>
    cff4:	4659      	mov	r1, fp
    cff6:	2201      	movs	r2, #1
    cff8:	4620      	mov	r0, r4
    cffa:	f001 fd9b 	bl	eb34 <__lshift>
    cffe:	9906      	ldr	r1, [sp, #24]
    d000:	4683      	mov	fp, r0
    d002:	f001 fb27 	bl	e654 <__mcmp>
    d006:	2800      	cmp	r0, #0
    d008:	dd47      	ble.n	d09a <_dtoa_r+0xe5a>
    d00a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d00c:	2939      	cmp	r1, #57	; 0x39
    d00e:	d031      	beq.n	d074 <_dtoa_r+0xe34>
    d010:	3101      	adds	r1, #1
    d012:	910b      	str	r1, [sp, #44]	; 0x2c
    d014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d016:	f805 2b01 	strb.w	r2, [r5], #1
    d01a:	e515      	b.n	ca48 <_dtoa_r+0x808>
    d01c:	3201      	adds	r2, #1
    d01e:	701a      	strb	r2, [r3, #0]
    d020:	e512      	b.n	ca48 <_dtoa_r+0x808>
    d022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d024:	4620      	mov	r0, r4
    d026:	6851      	ldr	r1, [r2, #4]
    d028:	f001 fc6a 	bl	e900 <_Balloc>
    d02c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d02e:	f103 010c 	add.w	r1, r3, #12
    d032:	691a      	ldr	r2, [r3, #16]
    d034:	3202      	adds	r2, #2
    d036:	0092      	lsls	r2, r2, #2
    d038:	4605      	mov	r5, r0
    d03a:	300c      	adds	r0, #12
    d03c:	f001 f926 	bl	e28c <memcpy>
    d040:	4620      	mov	r0, r4
    d042:	4629      	mov	r1, r5
    d044:	2201      	movs	r2, #1
    d046:	f001 fd75 	bl	eb34 <__lshift>
    d04a:	4682      	mov	sl, r0
    d04c:	e601      	b.n	cc52 <_dtoa_r+0xa12>
    d04e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    d050:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d052:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d054:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    d058:	e54f      	b.n	cafa <_dtoa_r+0x8ba>
    d05a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d05c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d05e:	e73d      	b.n	cedc <_dtoa_r+0xc9c>
    d060:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    d062:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d064:	2b39      	cmp	r3, #57	; 0x39
    d066:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d068:	d004      	beq.n	d074 <_dtoa_r+0xe34>
    d06a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d06c:	1c43      	adds	r3, r0, #1
    d06e:	f805 3b01 	strb.w	r3, [r5], #1
    d072:	e4e9      	b.n	ca48 <_dtoa_r+0x808>
    d074:	2339      	movs	r3, #57	; 0x39
    d076:	f805 3b01 	strb.w	r3, [r5], #1
    d07a:	9910      	ldr	r1, [sp, #64]	; 0x40
    d07c:	e73c      	b.n	cef8 <_dtoa_r+0xcb8>
    d07e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d080:	4633      	mov	r3, r6
    d082:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d084:	2839      	cmp	r0, #57	; 0x39
    d086:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d088:	d0f4      	beq.n	d074 <_dtoa_r+0xe34>
    d08a:	2b00      	cmp	r3, #0
    d08c:	dd01      	ble.n	d092 <_dtoa_r+0xe52>
    d08e:	3001      	adds	r0, #1
    d090:	900b      	str	r0, [sp, #44]	; 0x2c
    d092:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d094:	f805 1b01 	strb.w	r1, [r5], #1
    d098:	e4d6      	b.n	ca48 <_dtoa_r+0x808>
    d09a:	d1bb      	bne.n	d014 <_dtoa_r+0xdd4>
    d09c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d09e:	f010 0f01 	tst.w	r0, #1
    d0a2:	d0b7      	beq.n	d014 <_dtoa_r+0xdd4>
    d0a4:	e7b1      	b.n	d00a <_dtoa_r+0xdca>
    d0a6:	2300      	movs	r3, #0
    d0a8:	990c      	ldr	r1, [sp, #48]	; 0x30
    d0aa:	4620      	mov	r0, r4
    d0ac:	220a      	movs	r2, #10
    d0ae:	f001 fe43 	bl	ed38 <__multadd>
    d0b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d0b4:	9308      	str	r3, [sp, #32]
    d0b6:	900c      	str	r0, [sp, #48]	; 0x30
    d0b8:	e4a0      	b.n	c9fc <_dtoa_r+0x7bc>
    d0ba:	9908      	ldr	r1, [sp, #32]
    d0bc:	290e      	cmp	r1, #14
    d0be:	bf8c      	ite	hi
    d0c0:	2700      	movhi	r7, #0
    d0c2:	f007 0701 	andls.w	r7, r7, #1
    d0c6:	f7ff b9fa 	b.w	c4be <_dtoa_r+0x27e>
    d0ca:	f43f ac81 	beq.w	c9d0 <_dtoa_r+0x790>
    d0ce:	331c      	adds	r3, #28
    d0d0:	e479      	b.n	c9c6 <_dtoa_r+0x786>
    d0d2:	2701      	movs	r7, #1
    d0d4:	f7ff b98a 	b.w	c3ec <_dtoa_r+0x1ac>

0000d0d8 <_fflush_r>:
    d0d8:	690b      	ldr	r3, [r1, #16]
    d0da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d0de:	460c      	mov	r4, r1
    d0e0:	4680      	mov	r8, r0
    d0e2:	2b00      	cmp	r3, #0
    d0e4:	d071      	beq.n	d1ca <_fflush_r+0xf2>
    d0e6:	b110      	cbz	r0, d0ee <_fflush_r+0x16>
    d0e8:	6983      	ldr	r3, [r0, #24]
    d0ea:	2b00      	cmp	r3, #0
    d0ec:	d078      	beq.n	d1e0 <_fflush_r+0x108>
    d0ee:	f642 13c4 	movw	r3, #10692	; 0x29c4
    d0f2:	f2c0 0301 	movt	r3, #1
    d0f6:	429c      	cmp	r4, r3
    d0f8:	bf08      	it	eq
    d0fa:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    d0fe:	d010      	beq.n	d122 <_fflush_r+0x4a>
    d100:	f642 13e4 	movw	r3, #10724	; 0x29e4
    d104:	f2c0 0301 	movt	r3, #1
    d108:	429c      	cmp	r4, r3
    d10a:	bf08      	it	eq
    d10c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    d110:	d007      	beq.n	d122 <_fflush_r+0x4a>
    d112:	f642 2304 	movw	r3, #10756	; 0x2a04
    d116:	f2c0 0301 	movt	r3, #1
    d11a:	429c      	cmp	r4, r3
    d11c:	bf08      	it	eq
    d11e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    d122:	89a3      	ldrh	r3, [r4, #12]
    d124:	b21a      	sxth	r2, r3
    d126:	f012 0f08 	tst.w	r2, #8
    d12a:	d135      	bne.n	d198 <_fflush_r+0xc0>
    d12c:	6862      	ldr	r2, [r4, #4]
    d12e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d132:	81a3      	strh	r3, [r4, #12]
    d134:	2a00      	cmp	r2, #0
    d136:	dd5e      	ble.n	d1f6 <_fflush_r+0x11e>
    d138:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d13a:	2e00      	cmp	r6, #0
    d13c:	d045      	beq.n	d1ca <_fflush_r+0xf2>
    d13e:	b29b      	uxth	r3, r3
    d140:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    d144:	bf18      	it	ne
    d146:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    d148:	d059      	beq.n	d1fe <_fflush_r+0x126>
    d14a:	f013 0f04 	tst.w	r3, #4
    d14e:	d14a      	bne.n	d1e6 <_fflush_r+0x10e>
    d150:	2300      	movs	r3, #0
    d152:	4640      	mov	r0, r8
    d154:	6a21      	ldr	r1, [r4, #32]
    d156:	462a      	mov	r2, r5
    d158:	47b0      	blx	r6
    d15a:	4285      	cmp	r5, r0
    d15c:	d138      	bne.n	d1d0 <_fflush_r+0xf8>
    d15e:	89a1      	ldrh	r1, [r4, #12]
    d160:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    d164:	6922      	ldr	r2, [r4, #16]
    d166:	f2c0 0300 	movt	r3, #0
    d16a:	ea01 0303 	and.w	r3, r1, r3
    d16e:	2100      	movs	r1, #0
    d170:	6061      	str	r1, [r4, #4]
    d172:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    d176:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d178:	81a3      	strh	r3, [r4, #12]
    d17a:	6022      	str	r2, [r4, #0]
    d17c:	bf18      	it	ne
    d17e:	6565      	strne	r5, [r4, #84]	; 0x54
    d180:	b319      	cbz	r1, d1ca <_fflush_r+0xf2>
    d182:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d186:	4299      	cmp	r1, r3
    d188:	d002      	beq.n	d190 <_fflush_r+0xb8>
    d18a:	4640      	mov	r0, r8
    d18c:	f000 f998 	bl	d4c0 <_free_r>
    d190:	2000      	movs	r0, #0
    d192:	6360      	str	r0, [r4, #52]	; 0x34
    d194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d198:	6926      	ldr	r6, [r4, #16]
    d19a:	b1b6      	cbz	r6, d1ca <_fflush_r+0xf2>
    d19c:	6825      	ldr	r5, [r4, #0]
    d19e:	6026      	str	r6, [r4, #0]
    d1a0:	1bad      	subs	r5, r5, r6
    d1a2:	f012 0f03 	tst.w	r2, #3
    d1a6:	bf0c      	ite	eq
    d1a8:	6963      	ldreq	r3, [r4, #20]
    d1aa:	2300      	movne	r3, #0
    d1ac:	60a3      	str	r3, [r4, #8]
    d1ae:	e00a      	b.n	d1c6 <_fflush_r+0xee>
    d1b0:	4632      	mov	r2, r6
    d1b2:	462b      	mov	r3, r5
    d1b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d1b6:	4640      	mov	r0, r8
    d1b8:	6a21      	ldr	r1, [r4, #32]
    d1ba:	47b8      	blx	r7
    d1bc:	2800      	cmp	r0, #0
    d1be:	ebc0 0505 	rsb	r5, r0, r5
    d1c2:	4406      	add	r6, r0
    d1c4:	dd04      	ble.n	d1d0 <_fflush_r+0xf8>
    d1c6:	2d00      	cmp	r5, #0
    d1c8:	dcf2      	bgt.n	d1b0 <_fflush_r+0xd8>
    d1ca:	2000      	movs	r0, #0
    d1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d1d0:	89a3      	ldrh	r3, [r4, #12]
    d1d2:	f04f 30ff 	mov.w	r0, #4294967295
    d1d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d1da:	81a3      	strh	r3, [r4, #12]
    d1dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d1e0:	f000 f8ea 	bl	d3b8 <__sinit>
    d1e4:	e783      	b.n	d0ee <_fflush_r+0x16>
    d1e6:	6862      	ldr	r2, [r4, #4]
    d1e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d1ea:	1aad      	subs	r5, r5, r2
    d1ec:	2b00      	cmp	r3, #0
    d1ee:	d0af      	beq.n	d150 <_fflush_r+0x78>
    d1f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d1f2:	1aed      	subs	r5, r5, r3
    d1f4:	e7ac      	b.n	d150 <_fflush_r+0x78>
    d1f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    d1f8:	2a00      	cmp	r2, #0
    d1fa:	dc9d      	bgt.n	d138 <_fflush_r+0x60>
    d1fc:	e7e5      	b.n	d1ca <_fflush_r+0xf2>
    d1fe:	2301      	movs	r3, #1
    d200:	4640      	mov	r0, r8
    d202:	6a21      	ldr	r1, [r4, #32]
    d204:	47b0      	blx	r6
    d206:	f1b0 3fff 	cmp.w	r0, #4294967295
    d20a:	4605      	mov	r5, r0
    d20c:	d002      	beq.n	d214 <_fflush_r+0x13c>
    d20e:	89a3      	ldrh	r3, [r4, #12]
    d210:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d212:	e79a      	b.n	d14a <_fflush_r+0x72>
    d214:	f8d8 3000 	ldr.w	r3, [r8]
    d218:	2b1d      	cmp	r3, #29
    d21a:	d0d6      	beq.n	d1ca <_fflush_r+0xf2>
    d21c:	89a3      	ldrh	r3, [r4, #12]
    d21e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d222:	81a3      	strh	r3, [r4, #12]
    d224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000d228 <fflush>:
    d228:	4601      	mov	r1, r0
    d22a:	b128      	cbz	r0, d238 <fflush+0x10>
    d22c:	f240 036c 	movw	r3, #108	; 0x6c
    d230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d234:	6818      	ldr	r0, [r3, #0]
    d236:	e74f      	b.n	d0d8 <_fflush_r>
    d238:	f242 73f8 	movw	r3, #10232	; 0x27f8
    d23c:	f24d 01d9 	movw	r1, #53465	; 0xd0d9
    d240:	f2c0 0301 	movt	r3, #1
    d244:	f2c0 0100 	movt	r1, #0
    d248:	6818      	ldr	r0, [r3, #0]
    d24a:	f000 bbb3 	b.w	d9b4 <_fwalk_reent>
    d24e:	bf00      	nop

0000d250 <__sfp_lock_acquire>:
    d250:	4770      	bx	lr
    d252:	bf00      	nop

0000d254 <__sfp_lock_release>:
    d254:	4770      	bx	lr
    d256:	bf00      	nop

0000d258 <__sinit_lock_acquire>:
    d258:	4770      	bx	lr
    d25a:	bf00      	nop

0000d25c <__sinit_lock_release>:
    d25c:	4770      	bx	lr
    d25e:	bf00      	nop

0000d260 <__fp_lock>:
    d260:	2000      	movs	r0, #0
    d262:	4770      	bx	lr

0000d264 <__fp_unlock>:
    d264:	2000      	movs	r0, #0
    d266:	4770      	bx	lr

0000d268 <__fp_unlock_all>:
    d268:	f240 036c 	movw	r3, #108	; 0x6c
    d26c:	f24d 2165 	movw	r1, #53861	; 0xd265
    d270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d274:	f2c0 0100 	movt	r1, #0
    d278:	6818      	ldr	r0, [r3, #0]
    d27a:	f000 bbc5 	b.w	da08 <_fwalk>
    d27e:	bf00      	nop

0000d280 <__fp_lock_all>:
    d280:	f240 036c 	movw	r3, #108	; 0x6c
    d284:	f24d 2161 	movw	r1, #53857	; 0xd261
    d288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d28c:	f2c0 0100 	movt	r1, #0
    d290:	6818      	ldr	r0, [r3, #0]
    d292:	f000 bbb9 	b.w	da08 <_fwalk>
    d296:	bf00      	nop

0000d298 <_cleanup_r>:
    d298:	f640 51e9 	movw	r1, #3561	; 0xde9
    d29c:	f2c0 0101 	movt	r1, #1
    d2a0:	f000 bbb2 	b.w	da08 <_fwalk>

0000d2a4 <_cleanup>:
    d2a4:	f242 73f8 	movw	r3, #10232	; 0x27f8
    d2a8:	f2c0 0301 	movt	r3, #1
    d2ac:	6818      	ldr	r0, [r3, #0]
    d2ae:	e7f3      	b.n	d298 <_cleanup_r>

0000d2b0 <std>:
    d2b0:	b510      	push	{r4, lr}
    d2b2:	4604      	mov	r4, r0
    d2b4:	2300      	movs	r3, #0
    d2b6:	305c      	adds	r0, #92	; 0x5c
    d2b8:	81a1      	strh	r1, [r4, #12]
    d2ba:	4619      	mov	r1, r3
    d2bc:	81e2      	strh	r2, [r4, #14]
    d2be:	2208      	movs	r2, #8
    d2c0:	6023      	str	r3, [r4, #0]
    d2c2:	6063      	str	r3, [r4, #4]
    d2c4:	60a3      	str	r3, [r4, #8]
    d2c6:	6663      	str	r3, [r4, #100]	; 0x64
    d2c8:	6123      	str	r3, [r4, #16]
    d2ca:	6163      	str	r3, [r4, #20]
    d2cc:	61a3      	str	r3, [r4, #24]
    d2ce:	f001 f901 	bl	e4d4 <memset>
    d2d2:	f24f 4011 	movw	r0, #62481	; 0xf411
    d2d6:	f24f 31d5 	movw	r1, #62421	; 0xf3d5
    d2da:	f24f 32ad 	movw	r2, #62381	; 0xf3ad
    d2de:	f24f 33a5 	movw	r3, #62373	; 0xf3a5
    d2e2:	f2c0 0000 	movt	r0, #0
    d2e6:	f2c0 0100 	movt	r1, #0
    d2ea:	f2c0 0200 	movt	r2, #0
    d2ee:	f2c0 0300 	movt	r3, #0
    d2f2:	6260      	str	r0, [r4, #36]	; 0x24
    d2f4:	62a1      	str	r1, [r4, #40]	; 0x28
    d2f6:	62e2      	str	r2, [r4, #44]	; 0x2c
    d2f8:	6323      	str	r3, [r4, #48]	; 0x30
    d2fa:	6224      	str	r4, [r4, #32]
    d2fc:	bd10      	pop	{r4, pc}
    d2fe:	bf00      	nop

0000d300 <__sfmoreglue>:
    d300:	b570      	push	{r4, r5, r6, lr}
    d302:	2568      	movs	r5, #104	; 0x68
    d304:	460e      	mov	r6, r1
    d306:	fb05 f501 	mul.w	r5, r5, r1
    d30a:	f105 010c 	add.w	r1, r5, #12
    d30e:	f000 fc67 	bl	dbe0 <_malloc_r>
    d312:	4604      	mov	r4, r0
    d314:	b148      	cbz	r0, d32a <__sfmoreglue+0x2a>
    d316:	f100 030c 	add.w	r3, r0, #12
    d31a:	2100      	movs	r1, #0
    d31c:	6046      	str	r6, [r0, #4]
    d31e:	462a      	mov	r2, r5
    d320:	4618      	mov	r0, r3
    d322:	6021      	str	r1, [r4, #0]
    d324:	60a3      	str	r3, [r4, #8]
    d326:	f001 f8d5 	bl	e4d4 <memset>
    d32a:	4620      	mov	r0, r4
    d32c:	bd70      	pop	{r4, r5, r6, pc}
    d32e:	bf00      	nop

0000d330 <__sfp>:
    d330:	f242 73f8 	movw	r3, #10232	; 0x27f8
    d334:	f2c0 0301 	movt	r3, #1
    d338:	b570      	push	{r4, r5, r6, lr}
    d33a:	681d      	ldr	r5, [r3, #0]
    d33c:	4606      	mov	r6, r0
    d33e:	69ab      	ldr	r3, [r5, #24]
    d340:	2b00      	cmp	r3, #0
    d342:	d02a      	beq.n	d39a <__sfp+0x6a>
    d344:	35d8      	adds	r5, #216	; 0xd8
    d346:	686b      	ldr	r3, [r5, #4]
    d348:	68ac      	ldr	r4, [r5, #8]
    d34a:	3b01      	subs	r3, #1
    d34c:	d503      	bpl.n	d356 <__sfp+0x26>
    d34e:	e020      	b.n	d392 <__sfp+0x62>
    d350:	3468      	adds	r4, #104	; 0x68
    d352:	3b01      	subs	r3, #1
    d354:	d41d      	bmi.n	d392 <__sfp+0x62>
    d356:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    d35a:	2a00      	cmp	r2, #0
    d35c:	d1f8      	bne.n	d350 <__sfp+0x20>
    d35e:	2500      	movs	r5, #0
    d360:	f04f 33ff 	mov.w	r3, #4294967295
    d364:	6665      	str	r5, [r4, #100]	; 0x64
    d366:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d36a:	81e3      	strh	r3, [r4, #14]
    d36c:	4629      	mov	r1, r5
    d36e:	f04f 0301 	mov.w	r3, #1
    d372:	6025      	str	r5, [r4, #0]
    d374:	81a3      	strh	r3, [r4, #12]
    d376:	2208      	movs	r2, #8
    d378:	60a5      	str	r5, [r4, #8]
    d37a:	6065      	str	r5, [r4, #4]
    d37c:	6125      	str	r5, [r4, #16]
    d37e:	6165      	str	r5, [r4, #20]
    d380:	61a5      	str	r5, [r4, #24]
    d382:	f001 f8a7 	bl	e4d4 <memset>
    d386:	64e5      	str	r5, [r4, #76]	; 0x4c
    d388:	6365      	str	r5, [r4, #52]	; 0x34
    d38a:	63a5      	str	r5, [r4, #56]	; 0x38
    d38c:	64a5      	str	r5, [r4, #72]	; 0x48
    d38e:	4620      	mov	r0, r4
    d390:	bd70      	pop	{r4, r5, r6, pc}
    d392:	6828      	ldr	r0, [r5, #0]
    d394:	b128      	cbz	r0, d3a2 <__sfp+0x72>
    d396:	4605      	mov	r5, r0
    d398:	e7d5      	b.n	d346 <__sfp+0x16>
    d39a:	4628      	mov	r0, r5
    d39c:	f000 f80c 	bl	d3b8 <__sinit>
    d3a0:	e7d0      	b.n	d344 <__sfp+0x14>
    d3a2:	4630      	mov	r0, r6
    d3a4:	2104      	movs	r1, #4
    d3a6:	f7ff ffab 	bl	d300 <__sfmoreglue>
    d3aa:	6028      	str	r0, [r5, #0]
    d3ac:	2800      	cmp	r0, #0
    d3ae:	d1f2      	bne.n	d396 <__sfp+0x66>
    d3b0:	230c      	movs	r3, #12
    d3b2:	4604      	mov	r4, r0
    d3b4:	6033      	str	r3, [r6, #0]
    d3b6:	e7ea      	b.n	d38e <__sfp+0x5e>

0000d3b8 <__sinit>:
    d3b8:	b570      	push	{r4, r5, r6, lr}
    d3ba:	6986      	ldr	r6, [r0, #24]
    d3bc:	4604      	mov	r4, r0
    d3be:	b106      	cbz	r6, d3c2 <__sinit+0xa>
    d3c0:	bd70      	pop	{r4, r5, r6, pc}
    d3c2:	f24d 2399 	movw	r3, #53913	; 0xd299
    d3c6:	2501      	movs	r5, #1
    d3c8:	f2c0 0300 	movt	r3, #0
    d3cc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    d3d0:	6283      	str	r3, [r0, #40]	; 0x28
    d3d2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    d3d6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    d3da:	6185      	str	r5, [r0, #24]
    d3dc:	f7ff ffa8 	bl	d330 <__sfp>
    d3e0:	6060      	str	r0, [r4, #4]
    d3e2:	4620      	mov	r0, r4
    d3e4:	f7ff ffa4 	bl	d330 <__sfp>
    d3e8:	60a0      	str	r0, [r4, #8]
    d3ea:	4620      	mov	r0, r4
    d3ec:	f7ff ffa0 	bl	d330 <__sfp>
    d3f0:	4632      	mov	r2, r6
    d3f2:	2104      	movs	r1, #4
    d3f4:	4623      	mov	r3, r4
    d3f6:	60e0      	str	r0, [r4, #12]
    d3f8:	6860      	ldr	r0, [r4, #4]
    d3fa:	f7ff ff59 	bl	d2b0 <std>
    d3fe:	462a      	mov	r2, r5
    d400:	68a0      	ldr	r0, [r4, #8]
    d402:	2109      	movs	r1, #9
    d404:	4623      	mov	r3, r4
    d406:	f7ff ff53 	bl	d2b0 <std>
    d40a:	4623      	mov	r3, r4
    d40c:	68e0      	ldr	r0, [r4, #12]
    d40e:	2112      	movs	r1, #18
    d410:	2202      	movs	r2, #2
    d412:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    d416:	e74b      	b.n	d2b0 <std>

0000d418 <_malloc_trim_r>:
    d418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d41a:	f240 1478 	movw	r4, #376	; 0x178
    d41e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d422:	460f      	mov	r7, r1
    d424:	4605      	mov	r5, r0
    d426:	f001 f8bf 	bl	e5a8 <__malloc_lock>
    d42a:	68a3      	ldr	r3, [r4, #8]
    d42c:	685e      	ldr	r6, [r3, #4]
    d42e:	f026 0603 	bic.w	r6, r6, #3
    d432:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    d436:	330f      	adds	r3, #15
    d438:	1bdf      	subs	r7, r3, r7
    d43a:	0b3f      	lsrs	r7, r7, #12
    d43c:	3f01      	subs	r7, #1
    d43e:	033f      	lsls	r7, r7, #12
    d440:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    d444:	db07      	blt.n	d456 <_malloc_trim_r+0x3e>
    d446:	2100      	movs	r1, #0
    d448:	4628      	mov	r0, r5
    d44a:	f001 ff57 	bl	f2fc <_sbrk_r>
    d44e:	68a3      	ldr	r3, [r4, #8]
    d450:	18f3      	adds	r3, r6, r3
    d452:	4283      	cmp	r3, r0
    d454:	d004      	beq.n	d460 <_malloc_trim_r+0x48>
    d456:	4628      	mov	r0, r5
    d458:	f001 f8a8 	bl	e5ac <__malloc_unlock>
    d45c:	2000      	movs	r0, #0
    d45e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d460:	4279      	negs	r1, r7
    d462:	4628      	mov	r0, r5
    d464:	f001 ff4a 	bl	f2fc <_sbrk_r>
    d468:	f1b0 3fff 	cmp.w	r0, #4294967295
    d46c:	d010      	beq.n	d490 <_malloc_trim_r+0x78>
    d46e:	68a2      	ldr	r2, [r4, #8]
    d470:	f240 53e0 	movw	r3, #1504	; 0x5e0
    d474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d478:	1bf6      	subs	r6, r6, r7
    d47a:	f046 0601 	orr.w	r6, r6, #1
    d47e:	4628      	mov	r0, r5
    d480:	6056      	str	r6, [r2, #4]
    d482:	681a      	ldr	r2, [r3, #0]
    d484:	1bd7      	subs	r7, r2, r7
    d486:	601f      	str	r7, [r3, #0]
    d488:	f001 f890 	bl	e5ac <__malloc_unlock>
    d48c:	2001      	movs	r0, #1
    d48e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d490:	2100      	movs	r1, #0
    d492:	4628      	mov	r0, r5
    d494:	f001 ff32 	bl	f2fc <_sbrk_r>
    d498:	68a3      	ldr	r3, [r4, #8]
    d49a:	1ac2      	subs	r2, r0, r3
    d49c:	2a0f      	cmp	r2, #15
    d49e:	ddda      	ble.n	d456 <_malloc_trim_r+0x3e>
    d4a0:	f240 5480 	movw	r4, #1408	; 0x580
    d4a4:	f240 51e0 	movw	r1, #1504	; 0x5e0
    d4a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d4ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
    d4b0:	f042 0201 	orr.w	r2, r2, #1
    d4b4:	6824      	ldr	r4, [r4, #0]
    d4b6:	1b00      	subs	r0, r0, r4
    d4b8:	6008      	str	r0, [r1, #0]
    d4ba:	605a      	str	r2, [r3, #4]
    d4bc:	e7cb      	b.n	d456 <_malloc_trim_r+0x3e>
    d4be:	bf00      	nop

0000d4c0 <_free_r>:
    d4c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d4c4:	4605      	mov	r5, r0
    d4c6:	460c      	mov	r4, r1
    d4c8:	2900      	cmp	r1, #0
    d4ca:	f000 8088 	beq.w	d5de <_free_r+0x11e>
    d4ce:	f001 f86b 	bl	e5a8 <__malloc_lock>
    d4d2:	f1a4 0208 	sub.w	r2, r4, #8
    d4d6:	f240 1078 	movw	r0, #376	; 0x178
    d4da:	6856      	ldr	r6, [r2, #4]
    d4dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    d4e0:	f026 0301 	bic.w	r3, r6, #1
    d4e4:	f8d0 c008 	ldr.w	ip, [r0, #8]
    d4e8:	18d1      	adds	r1, r2, r3
    d4ea:	458c      	cmp	ip, r1
    d4ec:	684f      	ldr	r7, [r1, #4]
    d4ee:	f027 0703 	bic.w	r7, r7, #3
    d4f2:	f000 8095 	beq.w	d620 <_free_r+0x160>
    d4f6:	f016 0601 	ands.w	r6, r6, #1
    d4fa:	604f      	str	r7, [r1, #4]
    d4fc:	d05f      	beq.n	d5be <_free_r+0xfe>
    d4fe:	2600      	movs	r6, #0
    d500:	19cc      	adds	r4, r1, r7
    d502:	6864      	ldr	r4, [r4, #4]
    d504:	f014 0f01 	tst.w	r4, #1
    d508:	d106      	bne.n	d518 <_free_r+0x58>
    d50a:	19db      	adds	r3, r3, r7
    d50c:	2e00      	cmp	r6, #0
    d50e:	d07a      	beq.n	d606 <_free_r+0x146>
    d510:	688c      	ldr	r4, [r1, #8]
    d512:	68c9      	ldr	r1, [r1, #12]
    d514:	608c      	str	r4, [r1, #8]
    d516:	60e1      	str	r1, [r4, #12]
    d518:	f043 0101 	orr.w	r1, r3, #1
    d51c:	50d3      	str	r3, [r2, r3]
    d51e:	6051      	str	r1, [r2, #4]
    d520:	2e00      	cmp	r6, #0
    d522:	d147      	bne.n	d5b4 <_free_r+0xf4>
    d524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d528:	d35b      	bcc.n	d5e2 <_free_r+0x122>
    d52a:	0a59      	lsrs	r1, r3, #9
    d52c:	2904      	cmp	r1, #4
    d52e:	bf9e      	ittt	ls
    d530:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    d534:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    d538:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d53c:	d928      	bls.n	d590 <_free_r+0xd0>
    d53e:	2914      	cmp	r1, #20
    d540:	bf9c      	itt	ls
    d542:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    d546:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d54a:	d921      	bls.n	d590 <_free_r+0xd0>
    d54c:	2954      	cmp	r1, #84	; 0x54
    d54e:	bf9e      	ittt	ls
    d550:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    d554:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    d558:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d55c:	d918      	bls.n	d590 <_free_r+0xd0>
    d55e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    d562:	bf9e      	ittt	ls
    d564:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    d568:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    d56c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d570:	d90e      	bls.n	d590 <_free_r+0xd0>
    d572:	f240 5c54 	movw	ip, #1364	; 0x554
    d576:	4561      	cmp	r1, ip
    d578:	bf95      	itete	ls
    d57a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    d57e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    d582:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    d586:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    d58a:	bf98      	it	ls
    d58c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    d590:	1904      	adds	r4, r0, r4
    d592:	68a1      	ldr	r1, [r4, #8]
    d594:	42a1      	cmp	r1, r4
    d596:	d103      	bne.n	d5a0 <_free_r+0xe0>
    d598:	e064      	b.n	d664 <_free_r+0x1a4>
    d59a:	6889      	ldr	r1, [r1, #8]
    d59c:	428c      	cmp	r4, r1
    d59e:	d004      	beq.n	d5aa <_free_r+0xea>
    d5a0:	6848      	ldr	r0, [r1, #4]
    d5a2:	f020 0003 	bic.w	r0, r0, #3
    d5a6:	4283      	cmp	r3, r0
    d5a8:	d3f7      	bcc.n	d59a <_free_r+0xda>
    d5aa:	68cb      	ldr	r3, [r1, #12]
    d5ac:	60d3      	str	r3, [r2, #12]
    d5ae:	6091      	str	r1, [r2, #8]
    d5b0:	60ca      	str	r2, [r1, #12]
    d5b2:	609a      	str	r2, [r3, #8]
    d5b4:	4628      	mov	r0, r5
    d5b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    d5ba:	f000 bff7 	b.w	e5ac <__malloc_unlock>
    d5be:	f854 4c08 	ldr.w	r4, [r4, #-8]
    d5c2:	f100 0c08 	add.w	ip, r0, #8
    d5c6:	1b12      	subs	r2, r2, r4
    d5c8:	191b      	adds	r3, r3, r4
    d5ca:	6894      	ldr	r4, [r2, #8]
    d5cc:	4564      	cmp	r4, ip
    d5ce:	d047      	beq.n	d660 <_free_r+0x1a0>
    d5d0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    d5d4:	f8cc 4008 	str.w	r4, [ip, #8]
    d5d8:	f8c4 c00c 	str.w	ip, [r4, #12]
    d5dc:	e790      	b.n	d500 <_free_r+0x40>
    d5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d5e2:	08db      	lsrs	r3, r3, #3
    d5e4:	f04f 0c01 	mov.w	ip, #1
    d5e8:	6846      	ldr	r6, [r0, #4]
    d5ea:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    d5ee:	109b      	asrs	r3, r3, #2
    d5f0:	fa0c f303 	lsl.w	r3, ip, r3
    d5f4:	60d1      	str	r1, [r2, #12]
    d5f6:	688c      	ldr	r4, [r1, #8]
    d5f8:	ea46 0303 	orr.w	r3, r6, r3
    d5fc:	6043      	str	r3, [r0, #4]
    d5fe:	6094      	str	r4, [r2, #8]
    d600:	60e2      	str	r2, [r4, #12]
    d602:	608a      	str	r2, [r1, #8]
    d604:	e7d6      	b.n	d5b4 <_free_r+0xf4>
    d606:	688c      	ldr	r4, [r1, #8]
    d608:	4f1c      	ldr	r7, [pc, #112]	; (d67c <_free_r+0x1bc>)
    d60a:	42bc      	cmp	r4, r7
    d60c:	d181      	bne.n	d512 <_free_r+0x52>
    d60e:	50d3      	str	r3, [r2, r3]
    d610:	f043 0301 	orr.w	r3, r3, #1
    d614:	60e2      	str	r2, [r4, #12]
    d616:	60a2      	str	r2, [r4, #8]
    d618:	6053      	str	r3, [r2, #4]
    d61a:	6094      	str	r4, [r2, #8]
    d61c:	60d4      	str	r4, [r2, #12]
    d61e:	e7c9      	b.n	d5b4 <_free_r+0xf4>
    d620:	18fb      	adds	r3, r7, r3
    d622:	f016 0f01 	tst.w	r6, #1
    d626:	d107      	bne.n	d638 <_free_r+0x178>
    d628:	f854 1c08 	ldr.w	r1, [r4, #-8]
    d62c:	1a52      	subs	r2, r2, r1
    d62e:	185b      	adds	r3, r3, r1
    d630:	68d4      	ldr	r4, [r2, #12]
    d632:	6891      	ldr	r1, [r2, #8]
    d634:	60a1      	str	r1, [r4, #8]
    d636:	60cc      	str	r4, [r1, #12]
    d638:	f240 5184 	movw	r1, #1412	; 0x584
    d63c:	6082      	str	r2, [r0, #8]
    d63e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    d642:	f043 0001 	orr.w	r0, r3, #1
    d646:	6050      	str	r0, [r2, #4]
    d648:	680a      	ldr	r2, [r1, #0]
    d64a:	4293      	cmp	r3, r2
    d64c:	d3b2      	bcc.n	d5b4 <_free_r+0xf4>
    d64e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    d652:	4628      	mov	r0, r5
    d654:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d658:	6819      	ldr	r1, [r3, #0]
    d65a:	f7ff fedd 	bl	d418 <_malloc_trim_r>
    d65e:	e7a9      	b.n	d5b4 <_free_r+0xf4>
    d660:	2601      	movs	r6, #1
    d662:	e74d      	b.n	d500 <_free_r+0x40>
    d664:	2601      	movs	r6, #1
    d666:	6844      	ldr	r4, [r0, #4]
    d668:	ea4f 0cac 	mov.w	ip, ip, asr #2
    d66c:	460b      	mov	r3, r1
    d66e:	fa06 fc0c 	lsl.w	ip, r6, ip
    d672:	ea44 040c 	orr.w	r4, r4, ip
    d676:	6044      	str	r4, [r0, #4]
    d678:	e798      	b.n	d5ac <_free_r+0xec>
    d67a:	bf00      	nop
    d67c:	20000180 	.word	0x20000180

0000d680 <__sfvwrite_r>:
    d680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d684:	6893      	ldr	r3, [r2, #8]
    d686:	b085      	sub	sp, #20
    d688:	4690      	mov	r8, r2
    d68a:	460c      	mov	r4, r1
    d68c:	9003      	str	r0, [sp, #12]
    d68e:	2b00      	cmp	r3, #0
    d690:	d064      	beq.n	d75c <__sfvwrite_r+0xdc>
    d692:	8988      	ldrh	r0, [r1, #12]
    d694:	fa1f fa80 	uxth.w	sl, r0
    d698:	f01a 0f08 	tst.w	sl, #8
    d69c:	f000 80a0 	beq.w	d7e0 <__sfvwrite_r+0x160>
    d6a0:	690b      	ldr	r3, [r1, #16]
    d6a2:	2b00      	cmp	r3, #0
    d6a4:	f000 809c 	beq.w	d7e0 <__sfvwrite_r+0x160>
    d6a8:	f01a 0b02 	ands.w	fp, sl, #2
    d6ac:	f8d8 5000 	ldr.w	r5, [r8]
    d6b0:	bf1c      	itt	ne
    d6b2:	f04f 0a00 	movne.w	sl, #0
    d6b6:	4657      	movne	r7, sl
    d6b8:	d136      	bne.n	d728 <__sfvwrite_r+0xa8>
    d6ba:	f01a 0a01 	ands.w	sl, sl, #1
    d6be:	bf1d      	ittte	ne
    d6c0:	46dc      	movne	ip, fp
    d6c2:	46d9      	movne	r9, fp
    d6c4:	465f      	movne	r7, fp
    d6c6:	4656      	moveq	r6, sl
    d6c8:	d152      	bne.n	d770 <__sfvwrite_r+0xf0>
    d6ca:	b326      	cbz	r6, d716 <__sfvwrite_r+0x96>
    d6cc:	b280      	uxth	r0, r0
    d6ce:	68a7      	ldr	r7, [r4, #8]
    d6d0:	f410 7f00 	tst.w	r0, #512	; 0x200
    d6d4:	f000 808f 	beq.w	d7f6 <__sfvwrite_r+0x176>
    d6d8:	42be      	cmp	r6, r7
    d6da:	46bb      	mov	fp, r7
    d6dc:	f080 80a7 	bcs.w	d82e <__sfvwrite_r+0x1ae>
    d6e0:	6820      	ldr	r0, [r4, #0]
    d6e2:	4637      	mov	r7, r6
    d6e4:	46b3      	mov	fp, r6
    d6e6:	465a      	mov	r2, fp
    d6e8:	4651      	mov	r1, sl
    d6ea:	f000 fe97 	bl	e41c <memmove>
    d6ee:	68a2      	ldr	r2, [r4, #8]
    d6f0:	6823      	ldr	r3, [r4, #0]
    d6f2:	46b1      	mov	r9, r6
    d6f4:	1bd7      	subs	r7, r2, r7
    d6f6:	60a7      	str	r7, [r4, #8]
    d6f8:	4637      	mov	r7, r6
    d6fa:	445b      	add	r3, fp
    d6fc:	6023      	str	r3, [r4, #0]
    d6fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d702:	ebc9 0606 	rsb	r6, r9, r6
    d706:	44ca      	add	sl, r9
    d708:	1bdf      	subs	r7, r3, r7
    d70a:	f8c8 7008 	str.w	r7, [r8, #8]
    d70e:	b32f      	cbz	r7, d75c <__sfvwrite_r+0xdc>
    d710:	89a0      	ldrh	r0, [r4, #12]
    d712:	2e00      	cmp	r6, #0
    d714:	d1da      	bne.n	d6cc <__sfvwrite_r+0x4c>
    d716:	f8d5 a000 	ldr.w	sl, [r5]
    d71a:	686e      	ldr	r6, [r5, #4]
    d71c:	3508      	adds	r5, #8
    d71e:	e7d4      	b.n	d6ca <__sfvwrite_r+0x4a>
    d720:	f8d5 a000 	ldr.w	sl, [r5]
    d724:	686f      	ldr	r7, [r5, #4]
    d726:	3508      	adds	r5, #8
    d728:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    d72c:	bf34      	ite	cc
    d72e:	463b      	movcc	r3, r7
    d730:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    d734:	4652      	mov	r2, sl
    d736:	9803      	ldr	r0, [sp, #12]
    d738:	2f00      	cmp	r7, #0
    d73a:	d0f1      	beq.n	d720 <__sfvwrite_r+0xa0>
    d73c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d73e:	6a21      	ldr	r1, [r4, #32]
    d740:	47b0      	blx	r6
    d742:	2800      	cmp	r0, #0
    d744:	4482      	add	sl, r0
    d746:	ebc0 0707 	rsb	r7, r0, r7
    d74a:	f340 80ec 	ble.w	d926 <__sfvwrite_r+0x2a6>
    d74e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d752:	1a18      	subs	r0, r3, r0
    d754:	f8c8 0008 	str.w	r0, [r8, #8]
    d758:	2800      	cmp	r0, #0
    d75a:	d1e5      	bne.n	d728 <__sfvwrite_r+0xa8>
    d75c:	2000      	movs	r0, #0
    d75e:	b005      	add	sp, #20
    d760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d764:	f8d5 9000 	ldr.w	r9, [r5]
    d768:	f04f 0c00 	mov.w	ip, #0
    d76c:	686f      	ldr	r7, [r5, #4]
    d76e:	3508      	adds	r5, #8
    d770:	2f00      	cmp	r7, #0
    d772:	d0f7      	beq.n	d764 <__sfvwrite_r+0xe4>
    d774:	f1bc 0f00 	cmp.w	ip, #0
    d778:	f000 80b5 	beq.w	d8e6 <__sfvwrite_r+0x266>
    d77c:	6963      	ldr	r3, [r4, #20]
    d77e:	45bb      	cmp	fp, r7
    d780:	bf34      	ite	cc
    d782:	46da      	movcc	sl, fp
    d784:	46ba      	movcs	sl, r7
    d786:	68a6      	ldr	r6, [r4, #8]
    d788:	6820      	ldr	r0, [r4, #0]
    d78a:	6922      	ldr	r2, [r4, #16]
    d78c:	199e      	adds	r6, r3, r6
    d78e:	4290      	cmp	r0, r2
    d790:	bf94      	ite	ls
    d792:	2200      	movls	r2, #0
    d794:	2201      	movhi	r2, #1
    d796:	45b2      	cmp	sl, r6
    d798:	bfd4      	ite	le
    d79a:	2200      	movle	r2, #0
    d79c:	f002 0201 	andgt.w	r2, r2, #1
    d7a0:	2a00      	cmp	r2, #0
    d7a2:	f040 80ae 	bne.w	d902 <__sfvwrite_r+0x282>
    d7a6:	459a      	cmp	sl, r3
    d7a8:	f2c0 8082 	blt.w	d8b0 <__sfvwrite_r+0x230>
    d7ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    d7ae:	464a      	mov	r2, r9
    d7b0:	f8cd c004 	str.w	ip, [sp, #4]
    d7b4:	9803      	ldr	r0, [sp, #12]
    d7b6:	6a21      	ldr	r1, [r4, #32]
    d7b8:	47b0      	blx	r6
    d7ba:	f8dd c004 	ldr.w	ip, [sp, #4]
    d7be:	1e06      	subs	r6, r0, #0
    d7c0:	f340 80b1 	ble.w	d926 <__sfvwrite_r+0x2a6>
    d7c4:	ebbb 0b06 	subs.w	fp, fp, r6
    d7c8:	f000 8086 	beq.w	d8d8 <__sfvwrite_r+0x258>
    d7cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    d7d0:	44b1      	add	r9, r6
    d7d2:	1bbf      	subs	r7, r7, r6
    d7d4:	1b9e      	subs	r6, r3, r6
    d7d6:	f8c8 6008 	str.w	r6, [r8, #8]
    d7da:	2e00      	cmp	r6, #0
    d7dc:	d1c8      	bne.n	d770 <__sfvwrite_r+0xf0>
    d7de:	e7bd      	b.n	d75c <__sfvwrite_r+0xdc>
    d7e0:	9803      	ldr	r0, [sp, #12]
    d7e2:	4621      	mov	r1, r4
    d7e4:	f7fe fc18 	bl	c018 <__swsetup_r>
    d7e8:	2800      	cmp	r0, #0
    d7ea:	f040 80d4 	bne.w	d996 <__sfvwrite_r+0x316>
    d7ee:	89a0      	ldrh	r0, [r4, #12]
    d7f0:	fa1f fa80 	uxth.w	sl, r0
    d7f4:	e758      	b.n	d6a8 <__sfvwrite_r+0x28>
    d7f6:	6820      	ldr	r0, [r4, #0]
    d7f8:	46b9      	mov	r9, r7
    d7fa:	6923      	ldr	r3, [r4, #16]
    d7fc:	4298      	cmp	r0, r3
    d7fe:	bf94      	ite	ls
    d800:	2300      	movls	r3, #0
    d802:	2301      	movhi	r3, #1
    d804:	42b7      	cmp	r7, r6
    d806:	bf2c      	ite	cs
    d808:	2300      	movcs	r3, #0
    d80a:	f003 0301 	andcc.w	r3, r3, #1
    d80e:	2b00      	cmp	r3, #0
    d810:	f040 809d 	bne.w	d94e <__sfvwrite_r+0x2ce>
    d814:	6963      	ldr	r3, [r4, #20]
    d816:	429e      	cmp	r6, r3
    d818:	f0c0 808c 	bcc.w	d934 <__sfvwrite_r+0x2b4>
    d81c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d81e:	4652      	mov	r2, sl
    d820:	9803      	ldr	r0, [sp, #12]
    d822:	6a21      	ldr	r1, [r4, #32]
    d824:	47b8      	blx	r7
    d826:	1e07      	subs	r7, r0, #0
    d828:	dd7d      	ble.n	d926 <__sfvwrite_r+0x2a6>
    d82a:	46b9      	mov	r9, r7
    d82c:	e767      	b.n	d6fe <__sfvwrite_r+0x7e>
    d82e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    d832:	bf08      	it	eq
    d834:	6820      	ldreq	r0, [r4, #0]
    d836:	f43f af56 	beq.w	d6e6 <__sfvwrite_r+0x66>
    d83a:	6962      	ldr	r2, [r4, #20]
    d83c:	6921      	ldr	r1, [r4, #16]
    d83e:	6823      	ldr	r3, [r4, #0]
    d840:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    d844:	1a5b      	subs	r3, r3, r1
    d846:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    d84a:	f103 0c01 	add.w	ip, r3, #1
    d84e:	44b4      	add	ip, r6
    d850:	ea4f 0969 	mov.w	r9, r9, asr #1
    d854:	45e1      	cmp	r9, ip
    d856:	464a      	mov	r2, r9
    d858:	bf3c      	itt	cc
    d85a:	46e1      	movcc	r9, ip
    d85c:	464a      	movcc	r2, r9
    d85e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    d862:	f000 8083 	beq.w	d96c <__sfvwrite_r+0x2ec>
    d866:	4611      	mov	r1, r2
    d868:	9803      	ldr	r0, [sp, #12]
    d86a:	9302      	str	r3, [sp, #8]
    d86c:	f000 f9b8 	bl	dbe0 <_malloc_r>
    d870:	9b02      	ldr	r3, [sp, #8]
    d872:	2800      	cmp	r0, #0
    d874:	f000 8099 	beq.w	d9aa <__sfvwrite_r+0x32a>
    d878:	461a      	mov	r2, r3
    d87a:	6921      	ldr	r1, [r4, #16]
    d87c:	9302      	str	r3, [sp, #8]
    d87e:	9001      	str	r0, [sp, #4]
    d880:	f000 fd04 	bl	e28c <memcpy>
    d884:	89a2      	ldrh	r2, [r4, #12]
    d886:	9b02      	ldr	r3, [sp, #8]
    d888:	f8dd c004 	ldr.w	ip, [sp, #4]
    d88c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    d890:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    d894:	81a2      	strh	r2, [r4, #12]
    d896:	ebc3 0209 	rsb	r2, r3, r9
    d89a:	eb0c 0003 	add.w	r0, ip, r3
    d89e:	4637      	mov	r7, r6
    d8a0:	46b3      	mov	fp, r6
    d8a2:	60a2      	str	r2, [r4, #8]
    d8a4:	f8c4 c010 	str.w	ip, [r4, #16]
    d8a8:	6020      	str	r0, [r4, #0]
    d8aa:	f8c4 9014 	str.w	r9, [r4, #20]
    d8ae:	e71a      	b.n	d6e6 <__sfvwrite_r+0x66>
    d8b0:	4652      	mov	r2, sl
    d8b2:	4649      	mov	r1, r9
    d8b4:	4656      	mov	r6, sl
    d8b6:	f8cd c004 	str.w	ip, [sp, #4]
    d8ba:	f000 fdaf 	bl	e41c <memmove>
    d8be:	68a2      	ldr	r2, [r4, #8]
    d8c0:	6823      	ldr	r3, [r4, #0]
    d8c2:	ebbb 0b06 	subs.w	fp, fp, r6
    d8c6:	ebca 0202 	rsb	r2, sl, r2
    d8ca:	f8dd c004 	ldr.w	ip, [sp, #4]
    d8ce:	4453      	add	r3, sl
    d8d0:	60a2      	str	r2, [r4, #8]
    d8d2:	6023      	str	r3, [r4, #0]
    d8d4:	f47f af7a 	bne.w	d7cc <__sfvwrite_r+0x14c>
    d8d8:	9803      	ldr	r0, [sp, #12]
    d8da:	4621      	mov	r1, r4
    d8dc:	f7ff fbfc 	bl	d0d8 <_fflush_r>
    d8e0:	bb08      	cbnz	r0, d926 <__sfvwrite_r+0x2a6>
    d8e2:	46dc      	mov	ip, fp
    d8e4:	e772      	b.n	d7cc <__sfvwrite_r+0x14c>
    d8e6:	4648      	mov	r0, r9
    d8e8:	210a      	movs	r1, #10
    d8ea:	463a      	mov	r2, r7
    d8ec:	f000 fc94 	bl	e218 <memchr>
    d8f0:	2800      	cmp	r0, #0
    d8f2:	d04b      	beq.n	d98c <__sfvwrite_r+0x30c>
    d8f4:	f100 0b01 	add.w	fp, r0, #1
    d8f8:	f04f 0c01 	mov.w	ip, #1
    d8fc:	ebc9 0b0b 	rsb	fp, r9, fp
    d900:	e73c      	b.n	d77c <__sfvwrite_r+0xfc>
    d902:	4649      	mov	r1, r9
    d904:	4632      	mov	r2, r6
    d906:	f8cd c004 	str.w	ip, [sp, #4]
    d90a:	f000 fd87 	bl	e41c <memmove>
    d90e:	6823      	ldr	r3, [r4, #0]
    d910:	4621      	mov	r1, r4
    d912:	9803      	ldr	r0, [sp, #12]
    d914:	199b      	adds	r3, r3, r6
    d916:	6023      	str	r3, [r4, #0]
    d918:	f7ff fbde 	bl	d0d8 <_fflush_r>
    d91c:	f8dd c004 	ldr.w	ip, [sp, #4]
    d920:	2800      	cmp	r0, #0
    d922:	f43f af4f 	beq.w	d7c4 <__sfvwrite_r+0x144>
    d926:	89a3      	ldrh	r3, [r4, #12]
    d928:	f04f 30ff 	mov.w	r0, #4294967295
    d92c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d930:	81a3      	strh	r3, [r4, #12]
    d932:	e714      	b.n	d75e <__sfvwrite_r+0xde>
    d934:	4632      	mov	r2, r6
    d936:	4651      	mov	r1, sl
    d938:	f000 fd70 	bl	e41c <memmove>
    d93c:	68a2      	ldr	r2, [r4, #8]
    d93e:	6823      	ldr	r3, [r4, #0]
    d940:	4637      	mov	r7, r6
    d942:	1b92      	subs	r2, r2, r6
    d944:	46b1      	mov	r9, r6
    d946:	199b      	adds	r3, r3, r6
    d948:	60a2      	str	r2, [r4, #8]
    d94a:	6023      	str	r3, [r4, #0]
    d94c:	e6d7      	b.n	d6fe <__sfvwrite_r+0x7e>
    d94e:	4651      	mov	r1, sl
    d950:	463a      	mov	r2, r7
    d952:	f000 fd63 	bl	e41c <memmove>
    d956:	6823      	ldr	r3, [r4, #0]
    d958:	9803      	ldr	r0, [sp, #12]
    d95a:	4621      	mov	r1, r4
    d95c:	19db      	adds	r3, r3, r7
    d95e:	6023      	str	r3, [r4, #0]
    d960:	f7ff fbba 	bl	d0d8 <_fflush_r>
    d964:	2800      	cmp	r0, #0
    d966:	f43f aeca 	beq.w	d6fe <__sfvwrite_r+0x7e>
    d96a:	e7dc      	b.n	d926 <__sfvwrite_r+0x2a6>
    d96c:	9803      	ldr	r0, [sp, #12]
    d96e:	9302      	str	r3, [sp, #8]
    d970:	f001 faca 	bl	ef08 <_realloc_r>
    d974:	9b02      	ldr	r3, [sp, #8]
    d976:	4684      	mov	ip, r0
    d978:	2800      	cmp	r0, #0
    d97a:	d18c      	bne.n	d896 <__sfvwrite_r+0x216>
    d97c:	6921      	ldr	r1, [r4, #16]
    d97e:	9803      	ldr	r0, [sp, #12]
    d980:	f7ff fd9e 	bl	d4c0 <_free_r>
    d984:	9903      	ldr	r1, [sp, #12]
    d986:	230c      	movs	r3, #12
    d988:	600b      	str	r3, [r1, #0]
    d98a:	e7cc      	b.n	d926 <__sfvwrite_r+0x2a6>
    d98c:	f107 0b01 	add.w	fp, r7, #1
    d990:	f04f 0c01 	mov.w	ip, #1
    d994:	e6f2      	b.n	d77c <__sfvwrite_r+0xfc>
    d996:	9903      	ldr	r1, [sp, #12]
    d998:	2209      	movs	r2, #9
    d99a:	89a3      	ldrh	r3, [r4, #12]
    d99c:	f04f 30ff 	mov.w	r0, #4294967295
    d9a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d9a4:	600a      	str	r2, [r1, #0]
    d9a6:	81a3      	strh	r3, [r4, #12]
    d9a8:	e6d9      	b.n	d75e <__sfvwrite_r+0xde>
    d9aa:	9a03      	ldr	r2, [sp, #12]
    d9ac:	230c      	movs	r3, #12
    d9ae:	6013      	str	r3, [r2, #0]
    d9b0:	e7b9      	b.n	d926 <__sfvwrite_r+0x2a6>
    d9b2:	bf00      	nop

0000d9b4 <_fwalk_reent>:
    d9b4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    d9b8:	4607      	mov	r7, r0
    d9ba:	468a      	mov	sl, r1
    d9bc:	f7ff fc48 	bl	d250 <__sfp_lock_acquire>
    d9c0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    d9c4:	bf08      	it	eq
    d9c6:	46b0      	moveq	r8, r6
    d9c8:	d018      	beq.n	d9fc <_fwalk_reent+0x48>
    d9ca:	f04f 0800 	mov.w	r8, #0
    d9ce:	6875      	ldr	r5, [r6, #4]
    d9d0:	68b4      	ldr	r4, [r6, #8]
    d9d2:	3d01      	subs	r5, #1
    d9d4:	d40f      	bmi.n	d9f6 <_fwalk_reent+0x42>
    d9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d9da:	b14b      	cbz	r3, d9f0 <_fwalk_reent+0x3c>
    d9dc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    d9e0:	4621      	mov	r1, r4
    d9e2:	4638      	mov	r0, r7
    d9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
    d9e8:	d002      	beq.n	d9f0 <_fwalk_reent+0x3c>
    d9ea:	47d0      	blx	sl
    d9ec:	ea48 0800 	orr.w	r8, r8, r0
    d9f0:	3468      	adds	r4, #104	; 0x68
    d9f2:	3d01      	subs	r5, #1
    d9f4:	d5ef      	bpl.n	d9d6 <_fwalk_reent+0x22>
    d9f6:	6836      	ldr	r6, [r6, #0]
    d9f8:	2e00      	cmp	r6, #0
    d9fa:	d1e8      	bne.n	d9ce <_fwalk_reent+0x1a>
    d9fc:	f7ff fc2a 	bl	d254 <__sfp_lock_release>
    da00:	4640      	mov	r0, r8
    da02:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    da06:	bf00      	nop

0000da08 <_fwalk>:
    da08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    da0c:	4606      	mov	r6, r0
    da0e:	4688      	mov	r8, r1
    da10:	f7ff fc1e 	bl	d250 <__sfp_lock_acquire>
    da14:	36d8      	adds	r6, #216	; 0xd8
    da16:	bf08      	it	eq
    da18:	4637      	moveq	r7, r6
    da1a:	d015      	beq.n	da48 <_fwalk+0x40>
    da1c:	2700      	movs	r7, #0
    da1e:	6875      	ldr	r5, [r6, #4]
    da20:	68b4      	ldr	r4, [r6, #8]
    da22:	3d01      	subs	r5, #1
    da24:	d40d      	bmi.n	da42 <_fwalk+0x3a>
    da26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    da2a:	b13b      	cbz	r3, da3c <_fwalk+0x34>
    da2c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    da30:	4620      	mov	r0, r4
    da32:	f1b3 3fff 	cmp.w	r3, #4294967295
    da36:	d001      	beq.n	da3c <_fwalk+0x34>
    da38:	47c0      	blx	r8
    da3a:	4307      	orrs	r7, r0
    da3c:	3468      	adds	r4, #104	; 0x68
    da3e:	3d01      	subs	r5, #1
    da40:	d5f1      	bpl.n	da26 <_fwalk+0x1e>
    da42:	6836      	ldr	r6, [r6, #0]
    da44:	2e00      	cmp	r6, #0
    da46:	d1ea      	bne.n	da1e <_fwalk+0x16>
    da48:	f7ff fc04 	bl	d254 <__sfp_lock_release>
    da4c:	4638      	mov	r0, r7
    da4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    da52:	bf00      	nop

0000da54 <iswspace>:
    da54:	28ff      	cmp	r0, #255	; 0xff
    da56:	d809      	bhi.n	da6c <iswspace+0x18>
    da58:	f240 1364 	movw	r3, #356	; 0x164
    da5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da60:	681b      	ldr	r3, [r3, #0]
    da62:	18c0      	adds	r0, r0, r3
    da64:	7840      	ldrb	r0, [r0, #1]
    da66:	f000 0008 	and.w	r0, r0, #8
    da6a:	4770      	bx	lr
    da6c:	2000      	movs	r0, #0
    da6e:	4770      	bx	lr

0000da70 <__locale_charset>:
    da70:	f642 2324 	movw	r3, #10788	; 0x2a24
    da74:	f2c0 0301 	movt	r3, #1
    da78:	6818      	ldr	r0, [r3, #0]
    da7a:	4770      	bx	lr

0000da7c <_localeconv_r>:
    da7c:	4800      	ldr	r0, [pc, #0]	; (da80 <_localeconv_r+0x4>)
    da7e:	4770      	bx	lr
    da80:	00012a28 	.word	0x00012a28

0000da84 <localeconv>:
    da84:	4800      	ldr	r0, [pc, #0]	; (da88 <localeconv+0x4>)
    da86:	4770      	bx	lr
    da88:	00012a28 	.word	0x00012a28

0000da8c <_setlocale_r>:
    da8c:	b570      	push	{r4, r5, r6, lr}
    da8e:	4605      	mov	r5, r0
    da90:	460e      	mov	r6, r1
    da92:	4614      	mov	r4, r2
    da94:	b172      	cbz	r2, dab4 <_setlocale_r+0x28>
    da96:	f242 71fc 	movw	r1, #10236	; 0x27fc
    da9a:	4610      	mov	r0, r2
    da9c:	f2c0 0101 	movt	r1, #1
    daa0:	f001 fcc8 	bl	f434 <strcmp>
    daa4:	b958      	cbnz	r0, dabe <_setlocale_r+0x32>
    daa6:	f242 70fc 	movw	r0, #10236	; 0x27fc
    daaa:	622c      	str	r4, [r5, #32]
    daac:	f2c0 0001 	movt	r0, #1
    dab0:	61ee      	str	r6, [r5, #28]
    dab2:	bd70      	pop	{r4, r5, r6, pc}
    dab4:	f242 70fc 	movw	r0, #10236	; 0x27fc
    dab8:	f2c0 0001 	movt	r0, #1
    dabc:	bd70      	pop	{r4, r5, r6, pc}
    dabe:	f642 0130 	movw	r1, #10288	; 0x2830
    dac2:	4620      	mov	r0, r4
    dac4:	f2c0 0101 	movt	r1, #1
    dac8:	f001 fcb4 	bl	f434 <strcmp>
    dacc:	2800      	cmp	r0, #0
    dace:	d0ea      	beq.n	daa6 <_setlocale_r+0x1a>
    dad0:	2000      	movs	r0, #0
    dad2:	bd70      	pop	{r4, r5, r6, pc}

0000dad4 <setlocale>:
    dad4:	f240 036c 	movw	r3, #108	; 0x6c
    dad8:	460a      	mov	r2, r1
    dada:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dade:	4601      	mov	r1, r0
    dae0:	6818      	ldr	r0, [r3, #0]
    dae2:	e7d3      	b.n	da8c <_setlocale_r>

0000dae4 <__smakebuf_r>:
    dae4:	898b      	ldrh	r3, [r1, #12]
    dae6:	b5f0      	push	{r4, r5, r6, r7, lr}
    dae8:	460c      	mov	r4, r1
    daea:	b29a      	uxth	r2, r3
    daec:	b091      	sub	sp, #68	; 0x44
    daee:	f012 0f02 	tst.w	r2, #2
    daf2:	4605      	mov	r5, r0
    daf4:	d141      	bne.n	db7a <__smakebuf_r+0x96>
    daf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    dafa:	2900      	cmp	r1, #0
    dafc:	db18      	blt.n	db30 <__smakebuf_r+0x4c>
    dafe:	aa01      	add	r2, sp, #4
    db00:	f003 f97a 	bl	10df8 <_fstat_r>
    db04:	2800      	cmp	r0, #0
    db06:	db11      	blt.n	db2c <__smakebuf_r+0x48>
    db08:	9b02      	ldr	r3, [sp, #8]
    db0a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    db0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    db12:	bf14      	ite	ne
    db14:	2700      	movne	r7, #0
    db16:	2701      	moveq	r7, #1
    db18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    db1c:	d040      	beq.n	dba0 <__smakebuf_r+0xbc>
    db1e:	89a3      	ldrh	r3, [r4, #12]
    db20:	f44f 6680 	mov.w	r6, #1024	; 0x400
    db24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    db28:	81a3      	strh	r3, [r4, #12]
    db2a:	e00b      	b.n	db44 <__smakebuf_r+0x60>
    db2c:	89a3      	ldrh	r3, [r4, #12]
    db2e:	b29a      	uxth	r2, r3
    db30:	f012 0f80 	tst.w	r2, #128	; 0x80
    db34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    db38:	bf0c      	ite	eq
    db3a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    db3e:	2640      	movne	r6, #64	; 0x40
    db40:	2700      	movs	r7, #0
    db42:	81a3      	strh	r3, [r4, #12]
    db44:	4628      	mov	r0, r5
    db46:	4631      	mov	r1, r6
    db48:	f000 f84a 	bl	dbe0 <_malloc_r>
    db4c:	b170      	cbz	r0, db6c <__smakebuf_r+0x88>
    db4e:	89a1      	ldrh	r1, [r4, #12]
    db50:	f24d 2299 	movw	r2, #53913	; 0xd299
    db54:	f2c0 0200 	movt	r2, #0
    db58:	6120      	str	r0, [r4, #16]
    db5a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    db5e:	6166      	str	r6, [r4, #20]
    db60:	62aa      	str	r2, [r5, #40]	; 0x28
    db62:	81a1      	strh	r1, [r4, #12]
    db64:	6020      	str	r0, [r4, #0]
    db66:	b97f      	cbnz	r7, db88 <__smakebuf_r+0xa4>
    db68:	b011      	add	sp, #68	; 0x44
    db6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    db6c:	89a3      	ldrh	r3, [r4, #12]
    db6e:	f413 7f00 	tst.w	r3, #512	; 0x200
    db72:	d1f9      	bne.n	db68 <__smakebuf_r+0x84>
    db74:	f043 0302 	orr.w	r3, r3, #2
    db78:	81a3      	strh	r3, [r4, #12]
    db7a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    db7e:	6123      	str	r3, [r4, #16]
    db80:	6023      	str	r3, [r4, #0]
    db82:	2301      	movs	r3, #1
    db84:	6163      	str	r3, [r4, #20]
    db86:	e7ef      	b.n	db68 <__smakebuf_r+0x84>
    db88:	4628      	mov	r0, r5
    db8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    db8e:	f003 fcfb 	bl	11588 <_isatty_r>
    db92:	2800      	cmp	r0, #0
    db94:	d0e8      	beq.n	db68 <__smakebuf_r+0x84>
    db96:	89a3      	ldrh	r3, [r4, #12]
    db98:	f043 0301 	orr.w	r3, r3, #1
    db9c:	81a3      	strh	r3, [r4, #12]
    db9e:	e7e3      	b.n	db68 <__smakebuf_r+0x84>
    dba0:	f24f 33ad 	movw	r3, #62381	; 0xf3ad
    dba4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    dba6:	f2c0 0300 	movt	r3, #0
    dbaa:	429a      	cmp	r2, r3
    dbac:	d1b7      	bne.n	db1e <__smakebuf_r+0x3a>
    dbae:	89a2      	ldrh	r2, [r4, #12]
    dbb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    dbb4:	461e      	mov	r6, r3
    dbb6:	6523      	str	r3, [r4, #80]	; 0x50
    dbb8:	ea42 0303 	orr.w	r3, r2, r3
    dbbc:	81a3      	strh	r3, [r4, #12]
    dbbe:	e7c1      	b.n	db44 <__smakebuf_r+0x60>

0000dbc0 <free>:
    dbc0:	f240 036c 	movw	r3, #108	; 0x6c
    dbc4:	4601      	mov	r1, r0
    dbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbca:	6818      	ldr	r0, [r3, #0]
    dbcc:	f7ff bc78 	b.w	d4c0 <_free_r>

0000dbd0 <malloc>:
    dbd0:	f240 036c 	movw	r3, #108	; 0x6c
    dbd4:	4601      	mov	r1, r0
    dbd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbda:	6818      	ldr	r0, [r3, #0]
    dbdc:	f000 b800 	b.w	dbe0 <_malloc_r>

0000dbe0 <_malloc_r>:
    dbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dbe4:	f101 040b 	add.w	r4, r1, #11
    dbe8:	2c16      	cmp	r4, #22
    dbea:	b083      	sub	sp, #12
    dbec:	4606      	mov	r6, r0
    dbee:	d82f      	bhi.n	dc50 <_malloc_r+0x70>
    dbf0:	2300      	movs	r3, #0
    dbf2:	2410      	movs	r4, #16
    dbf4:	428c      	cmp	r4, r1
    dbf6:	bf2c      	ite	cs
    dbf8:	4619      	movcs	r1, r3
    dbfa:	f043 0101 	orrcc.w	r1, r3, #1
    dbfe:	2900      	cmp	r1, #0
    dc00:	d130      	bne.n	dc64 <_malloc_r+0x84>
    dc02:	4630      	mov	r0, r6
    dc04:	f000 fcd0 	bl	e5a8 <__malloc_lock>
    dc08:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    dc0c:	d22e      	bcs.n	dc6c <_malloc_r+0x8c>
    dc0e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    dc12:	f240 1578 	movw	r5, #376	; 0x178
    dc16:	f2c2 0500 	movt	r5, #8192	; 0x2000
    dc1a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    dc1e:	68d3      	ldr	r3, [r2, #12]
    dc20:	4293      	cmp	r3, r2
    dc22:	f000 8206 	beq.w	e032 <_malloc_r+0x452>
    dc26:	685a      	ldr	r2, [r3, #4]
    dc28:	f103 0508 	add.w	r5, r3, #8
    dc2c:	68d9      	ldr	r1, [r3, #12]
    dc2e:	4630      	mov	r0, r6
    dc30:	f022 0c03 	bic.w	ip, r2, #3
    dc34:	689a      	ldr	r2, [r3, #8]
    dc36:	4463      	add	r3, ip
    dc38:	685c      	ldr	r4, [r3, #4]
    dc3a:	608a      	str	r2, [r1, #8]
    dc3c:	f044 0401 	orr.w	r4, r4, #1
    dc40:	60d1      	str	r1, [r2, #12]
    dc42:	605c      	str	r4, [r3, #4]
    dc44:	f000 fcb2 	bl	e5ac <__malloc_unlock>
    dc48:	4628      	mov	r0, r5
    dc4a:	b003      	add	sp, #12
    dc4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dc50:	f024 0407 	bic.w	r4, r4, #7
    dc54:	0fe3      	lsrs	r3, r4, #31
    dc56:	428c      	cmp	r4, r1
    dc58:	bf2c      	ite	cs
    dc5a:	4619      	movcs	r1, r3
    dc5c:	f043 0101 	orrcc.w	r1, r3, #1
    dc60:	2900      	cmp	r1, #0
    dc62:	d0ce      	beq.n	dc02 <_malloc_r+0x22>
    dc64:	230c      	movs	r3, #12
    dc66:	2500      	movs	r5, #0
    dc68:	6033      	str	r3, [r6, #0]
    dc6a:	e7ed      	b.n	dc48 <_malloc_r+0x68>
    dc6c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    dc70:	bf04      	itt	eq
    dc72:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    dc76:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    dc7a:	f040 8090 	bne.w	dd9e <_malloc_r+0x1be>
    dc7e:	f240 1578 	movw	r5, #376	; 0x178
    dc82:	f2c2 0500 	movt	r5, #8192	; 0x2000
    dc86:	1828      	adds	r0, r5, r0
    dc88:	68c3      	ldr	r3, [r0, #12]
    dc8a:	4298      	cmp	r0, r3
    dc8c:	d106      	bne.n	dc9c <_malloc_r+0xbc>
    dc8e:	e00d      	b.n	dcac <_malloc_r+0xcc>
    dc90:	2a00      	cmp	r2, #0
    dc92:	f280 816f 	bge.w	df74 <_malloc_r+0x394>
    dc96:	68db      	ldr	r3, [r3, #12]
    dc98:	4298      	cmp	r0, r3
    dc9a:	d007      	beq.n	dcac <_malloc_r+0xcc>
    dc9c:	6859      	ldr	r1, [r3, #4]
    dc9e:	f021 0103 	bic.w	r1, r1, #3
    dca2:	1b0a      	subs	r2, r1, r4
    dca4:	2a0f      	cmp	r2, #15
    dca6:	ddf3      	ble.n	dc90 <_malloc_r+0xb0>
    dca8:	f10e 3eff 	add.w	lr, lr, #4294967295
    dcac:	f10e 0e01 	add.w	lr, lr, #1
    dcb0:	f240 1778 	movw	r7, #376	; 0x178
    dcb4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    dcb8:	f107 0108 	add.w	r1, r7, #8
    dcbc:	688b      	ldr	r3, [r1, #8]
    dcbe:	4299      	cmp	r1, r3
    dcc0:	bf08      	it	eq
    dcc2:	687a      	ldreq	r2, [r7, #4]
    dcc4:	d026      	beq.n	dd14 <_malloc_r+0x134>
    dcc6:	685a      	ldr	r2, [r3, #4]
    dcc8:	f022 0c03 	bic.w	ip, r2, #3
    dccc:	ebc4 020c 	rsb	r2, r4, ip
    dcd0:	2a0f      	cmp	r2, #15
    dcd2:	f300 8194 	bgt.w	dffe <_malloc_r+0x41e>
    dcd6:	2a00      	cmp	r2, #0
    dcd8:	60c9      	str	r1, [r1, #12]
    dcda:	6089      	str	r1, [r1, #8]
    dcdc:	f280 8099 	bge.w	de12 <_malloc_r+0x232>
    dce0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    dce4:	f080 8165 	bcs.w	dfb2 <_malloc_r+0x3d2>
    dce8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    dcec:	f04f 0a01 	mov.w	sl, #1
    dcf0:	687a      	ldr	r2, [r7, #4]
    dcf2:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    dcf6:	ea4f 0cac 	mov.w	ip, ip, asr #2
    dcfa:	fa0a fc0c 	lsl.w	ip, sl, ip
    dcfe:	60d8      	str	r0, [r3, #12]
    dd00:	f8d0 8008 	ldr.w	r8, [r0, #8]
    dd04:	ea4c 0202 	orr.w	r2, ip, r2
    dd08:	607a      	str	r2, [r7, #4]
    dd0a:	f8c3 8008 	str.w	r8, [r3, #8]
    dd0e:	f8c8 300c 	str.w	r3, [r8, #12]
    dd12:	6083      	str	r3, [r0, #8]
    dd14:	f04f 0c01 	mov.w	ip, #1
    dd18:	ea4f 03ae 	mov.w	r3, lr, asr #2
    dd1c:	fa0c fc03 	lsl.w	ip, ip, r3
    dd20:	4594      	cmp	ip, r2
    dd22:	f200 8082 	bhi.w	de2a <_malloc_r+0x24a>
    dd26:	ea12 0f0c 	tst.w	r2, ip
    dd2a:	d108      	bne.n	dd3e <_malloc_r+0x15e>
    dd2c:	f02e 0e03 	bic.w	lr, lr, #3
    dd30:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    dd34:	f10e 0e04 	add.w	lr, lr, #4
    dd38:	ea12 0f0c 	tst.w	r2, ip
    dd3c:	d0f8      	beq.n	dd30 <_malloc_r+0x150>
    dd3e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    dd42:	46f2      	mov	sl, lr
    dd44:	46c8      	mov	r8, r9
    dd46:	f8d8 300c 	ldr.w	r3, [r8, #12]
    dd4a:	4598      	cmp	r8, r3
    dd4c:	d107      	bne.n	dd5e <_malloc_r+0x17e>
    dd4e:	e168      	b.n	e022 <_malloc_r+0x442>
    dd50:	2a00      	cmp	r2, #0
    dd52:	f280 8178 	bge.w	e046 <_malloc_r+0x466>
    dd56:	68db      	ldr	r3, [r3, #12]
    dd58:	4598      	cmp	r8, r3
    dd5a:	f000 8162 	beq.w	e022 <_malloc_r+0x442>
    dd5e:	6858      	ldr	r0, [r3, #4]
    dd60:	f020 0003 	bic.w	r0, r0, #3
    dd64:	1b02      	subs	r2, r0, r4
    dd66:	2a0f      	cmp	r2, #15
    dd68:	ddf2      	ble.n	dd50 <_malloc_r+0x170>
    dd6a:	461d      	mov	r5, r3
    dd6c:	191f      	adds	r7, r3, r4
    dd6e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    dd72:	f044 0e01 	orr.w	lr, r4, #1
    dd76:	f855 4f08 	ldr.w	r4, [r5, #8]!
    dd7a:	4630      	mov	r0, r6
    dd7c:	50ba      	str	r2, [r7, r2]
    dd7e:	f042 0201 	orr.w	r2, r2, #1
    dd82:	f8c3 e004 	str.w	lr, [r3, #4]
    dd86:	f8cc 4008 	str.w	r4, [ip, #8]
    dd8a:	f8c4 c00c 	str.w	ip, [r4, #12]
    dd8e:	608f      	str	r7, [r1, #8]
    dd90:	60cf      	str	r7, [r1, #12]
    dd92:	607a      	str	r2, [r7, #4]
    dd94:	60b9      	str	r1, [r7, #8]
    dd96:	60f9      	str	r1, [r7, #12]
    dd98:	f000 fc08 	bl	e5ac <__malloc_unlock>
    dd9c:	e754      	b.n	dc48 <_malloc_r+0x68>
    dd9e:	f1be 0f04 	cmp.w	lr, #4
    dda2:	bf9e      	ittt	ls
    dda4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    dda8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    ddac:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    ddb0:	f67f af65 	bls.w	dc7e <_malloc_r+0x9e>
    ddb4:	f1be 0f14 	cmp.w	lr, #20
    ddb8:	bf9c      	itt	ls
    ddba:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    ddbe:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    ddc2:	f67f af5c 	bls.w	dc7e <_malloc_r+0x9e>
    ddc6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    ddca:	bf9e      	ittt	ls
    ddcc:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    ddd0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    ddd4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    ddd8:	f67f af51 	bls.w	dc7e <_malloc_r+0x9e>
    dddc:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    dde0:	bf9e      	ittt	ls
    dde2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    dde6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    ddea:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    ddee:	f67f af46 	bls.w	dc7e <_malloc_r+0x9e>
    ddf2:	f240 5354 	movw	r3, #1364	; 0x554
    ddf6:	459e      	cmp	lr, r3
    ddf8:	bf95      	itete	ls
    ddfa:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    ddfe:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    de02:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    de06:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    de0a:	bf98      	it	ls
    de0c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    de10:	e735      	b.n	dc7e <_malloc_r+0x9e>
    de12:	eb03 020c 	add.w	r2, r3, ip
    de16:	f103 0508 	add.w	r5, r3, #8
    de1a:	4630      	mov	r0, r6
    de1c:	6853      	ldr	r3, [r2, #4]
    de1e:	f043 0301 	orr.w	r3, r3, #1
    de22:	6053      	str	r3, [r2, #4]
    de24:	f000 fbc2 	bl	e5ac <__malloc_unlock>
    de28:	e70e      	b.n	dc48 <_malloc_r+0x68>
    de2a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    de2e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    de32:	f023 0903 	bic.w	r9, r3, #3
    de36:	ebc4 0209 	rsb	r2, r4, r9
    de3a:	454c      	cmp	r4, r9
    de3c:	bf94      	ite	ls
    de3e:	2300      	movls	r3, #0
    de40:	2301      	movhi	r3, #1
    de42:	2a0f      	cmp	r2, #15
    de44:	bfd8      	it	le
    de46:	f043 0301 	orrle.w	r3, r3, #1
    de4a:	2b00      	cmp	r3, #0
    de4c:	f000 80a1 	beq.w	df92 <_malloc_r+0x3b2>
    de50:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    de54:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    de58:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    de5c:	f8db 3000 	ldr.w	r3, [fp]
    de60:	3310      	adds	r3, #16
    de62:	191b      	adds	r3, r3, r4
    de64:	f1b2 3fff 	cmp.w	r2, #4294967295
    de68:	d006      	beq.n	de78 <_malloc_r+0x298>
    de6a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    de6e:	331f      	adds	r3, #31
    de70:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    de74:	f023 031f 	bic.w	r3, r3, #31
    de78:	4619      	mov	r1, r3
    de7a:	4630      	mov	r0, r6
    de7c:	9301      	str	r3, [sp, #4]
    de7e:	f001 fa3d 	bl	f2fc <_sbrk_r>
    de82:	9b01      	ldr	r3, [sp, #4]
    de84:	f1b0 3fff 	cmp.w	r0, #4294967295
    de88:	4682      	mov	sl, r0
    de8a:	f000 80f4 	beq.w	e076 <_malloc_r+0x496>
    de8e:	eb08 0109 	add.w	r1, r8, r9
    de92:	4281      	cmp	r1, r0
    de94:	f200 80ec 	bhi.w	e070 <_malloc_r+0x490>
    de98:	f8db 2004 	ldr.w	r2, [fp, #4]
    de9c:	189a      	adds	r2, r3, r2
    de9e:	4551      	cmp	r1, sl
    dea0:	f8cb 2004 	str.w	r2, [fp, #4]
    dea4:	f000 8145 	beq.w	e132 <_malloc_r+0x552>
    dea8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    deac:	f240 1078 	movw	r0, #376	; 0x178
    deb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    deb4:	f1b5 3fff 	cmp.w	r5, #4294967295
    deb8:	bf08      	it	eq
    deba:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    debe:	d003      	beq.n	dec8 <_malloc_r+0x2e8>
    dec0:	4452      	add	r2, sl
    dec2:	1a51      	subs	r1, r2, r1
    dec4:	f8cb 1004 	str.w	r1, [fp, #4]
    dec8:	f01a 0507 	ands.w	r5, sl, #7
    decc:	4630      	mov	r0, r6
    dece:	bf17      	itett	ne
    ded0:	f1c5 0508 	rsbne	r5, r5, #8
    ded4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    ded8:	44aa      	addne	sl, r5
    deda:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    dede:	4453      	add	r3, sl
    dee0:	051b      	lsls	r3, r3, #20
    dee2:	0d1b      	lsrs	r3, r3, #20
    dee4:	1aed      	subs	r5, r5, r3
    dee6:	4629      	mov	r1, r5
    dee8:	f001 fa08 	bl	f2fc <_sbrk_r>
    deec:	f1b0 3fff 	cmp.w	r0, #4294967295
    def0:	f000 812c 	beq.w	e14c <_malloc_r+0x56c>
    def4:	ebca 0100 	rsb	r1, sl, r0
    def8:	1949      	adds	r1, r1, r5
    defa:	f041 0101 	orr.w	r1, r1, #1
    defe:	f8db 2004 	ldr.w	r2, [fp, #4]
    df02:	f240 53dc 	movw	r3, #1500	; 0x5dc
    df06:	f8c7 a008 	str.w	sl, [r7, #8]
    df0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df0e:	18aa      	adds	r2, r5, r2
    df10:	45b8      	cmp	r8, r7
    df12:	f8cb 2004 	str.w	r2, [fp, #4]
    df16:	f8ca 1004 	str.w	r1, [sl, #4]
    df1a:	d017      	beq.n	df4c <_malloc_r+0x36c>
    df1c:	f1b9 0f0f 	cmp.w	r9, #15
    df20:	f240 80df 	bls.w	e0e2 <_malloc_r+0x502>
    df24:	f1a9 010c 	sub.w	r1, r9, #12
    df28:	2505      	movs	r5, #5
    df2a:	f021 0107 	bic.w	r1, r1, #7
    df2e:	eb08 0001 	add.w	r0, r8, r1
    df32:	290f      	cmp	r1, #15
    df34:	6085      	str	r5, [r0, #8]
    df36:	6045      	str	r5, [r0, #4]
    df38:	f8d8 0004 	ldr.w	r0, [r8, #4]
    df3c:	f000 0001 	and.w	r0, r0, #1
    df40:	ea41 0000 	orr.w	r0, r1, r0
    df44:	f8c8 0004 	str.w	r0, [r8, #4]
    df48:	f200 80ac 	bhi.w	e0a4 <_malloc_r+0x4c4>
    df4c:	46d0      	mov	r8, sl
    df4e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    df52:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    df56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df5a:	428a      	cmp	r2, r1
    df5c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    df60:	bf88      	it	hi
    df62:	62da      	strhi	r2, [r3, #44]	; 0x2c
    df64:	f240 53dc 	movw	r3, #1500	; 0x5dc
    df68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df6c:	428a      	cmp	r2, r1
    df6e:	bf88      	it	hi
    df70:	631a      	strhi	r2, [r3, #48]	; 0x30
    df72:	e082      	b.n	e07a <_malloc_r+0x49a>
    df74:	185c      	adds	r4, r3, r1
    df76:	689a      	ldr	r2, [r3, #8]
    df78:	68d9      	ldr	r1, [r3, #12]
    df7a:	4630      	mov	r0, r6
    df7c:	6866      	ldr	r6, [r4, #4]
    df7e:	f103 0508 	add.w	r5, r3, #8
    df82:	608a      	str	r2, [r1, #8]
    df84:	f046 0301 	orr.w	r3, r6, #1
    df88:	60d1      	str	r1, [r2, #12]
    df8a:	6063      	str	r3, [r4, #4]
    df8c:	f000 fb0e 	bl	e5ac <__malloc_unlock>
    df90:	e65a      	b.n	dc48 <_malloc_r+0x68>
    df92:	eb08 0304 	add.w	r3, r8, r4
    df96:	f042 0201 	orr.w	r2, r2, #1
    df9a:	f044 0401 	orr.w	r4, r4, #1
    df9e:	4630      	mov	r0, r6
    dfa0:	f8c8 4004 	str.w	r4, [r8, #4]
    dfa4:	f108 0508 	add.w	r5, r8, #8
    dfa8:	605a      	str	r2, [r3, #4]
    dfaa:	60bb      	str	r3, [r7, #8]
    dfac:	f000 fafe 	bl	e5ac <__malloc_unlock>
    dfb0:	e64a      	b.n	dc48 <_malloc_r+0x68>
    dfb2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    dfb6:	2a04      	cmp	r2, #4
    dfb8:	d954      	bls.n	e064 <_malloc_r+0x484>
    dfba:	2a14      	cmp	r2, #20
    dfbc:	f200 8089 	bhi.w	e0d2 <_malloc_r+0x4f2>
    dfc0:	325b      	adds	r2, #91	; 0x5b
    dfc2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    dfc6:	44a8      	add	r8, r5
    dfc8:	f240 1778 	movw	r7, #376	; 0x178
    dfcc:	f2c2 0700 	movt	r7, #8192	; 0x2000
    dfd0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    dfd4:	4540      	cmp	r0, r8
    dfd6:	d103      	bne.n	dfe0 <_malloc_r+0x400>
    dfd8:	e06f      	b.n	e0ba <_malloc_r+0x4da>
    dfda:	6880      	ldr	r0, [r0, #8]
    dfdc:	4580      	cmp	r8, r0
    dfde:	d004      	beq.n	dfea <_malloc_r+0x40a>
    dfe0:	6842      	ldr	r2, [r0, #4]
    dfe2:	f022 0203 	bic.w	r2, r2, #3
    dfe6:	4594      	cmp	ip, r2
    dfe8:	d3f7      	bcc.n	dfda <_malloc_r+0x3fa>
    dfea:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    dfee:	f8c3 c00c 	str.w	ip, [r3, #12]
    dff2:	6098      	str	r0, [r3, #8]
    dff4:	687a      	ldr	r2, [r7, #4]
    dff6:	60c3      	str	r3, [r0, #12]
    dff8:	f8cc 3008 	str.w	r3, [ip, #8]
    dffc:	e68a      	b.n	dd14 <_malloc_r+0x134>
    dffe:	191f      	adds	r7, r3, r4
    e000:	4630      	mov	r0, r6
    e002:	f044 0401 	orr.w	r4, r4, #1
    e006:	60cf      	str	r7, [r1, #12]
    e008:	605c      	str	r4, [r3, #4]
    e00a:	f103 0508 	add.w	r5, r3, #8
    e00e:	50ba      	str	r2, [r7, r2]
    e010:	f042 0201 	orr.w	r2, r2, #1
    e014:	608f      	str	r7, [r1, #8]
    e016:	607a      	str	r2, [r7, #4]
    e018:	60b9      	str	r1, [r7, #8]
    e01a:	60f9      	str	r1, [r7, #12]
    e01c:	f000 fac6 	bl	e5ac <__malloc_unlock>
    e020:	e612      	b.n	dc48 <_malloc_r+0x68>
    e022:	f10a 0a01 	add.w	sl, sl, #1
    e026:	f01a 0f03 	tst.w	sl, #3
    e02a:	d05f      	beq.n	e0ec <_malloc_r+0x50c>
    e02c:	f103 0808 	add.w	r8, r3, #8
    e030:	e689      	b.n	dd46 <_malloc_r+0x166>
    e032:	f103 0208 	add.w	r2, r3, #8
    e036:	68d3      	ldr	r3, [r2, #12]
    e038:	429a      	cmp	r2, r3
    e03a:	bf08      	it	eq
    e03c:	f10e 0e02 	addeq.w	lr, lr, #2
    e040:	f43f ae36 	beq.w	dcb0 <_malloc_r+0xd0>
    e044:	e5ef      	b.n	dc26 <_malloc_r+0x46>
    e046:	461d      	mov	r5, r3
    e048:	1819      	adds	r1, r3, r0
    e04a:	68da      	ldr	r2, [r3, #12]
    e04c:	4630      	mov	r0, r6
    e04e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    e052:	684c      	ldr	r4, [r1, #4]
    e054:	6093      	str	r3, [r2, #8]
    e056:	f044 0401 	orr.w	r4, r4, #1
    e05a:	60da      	str	r2, [r3, #12]
    e05c:	604c      	str	r4, [r1, #4]
    e05e:	f000 faa5 	bl	e5ac <__malloc_unlock>
    e062:	e5f1      	b.n	dc48 <_malloc_r+0x68>
    e064:	ea4f 129c 	mov.w	r2, ip, lsr #6
    e068:	3238      	adds	r2, #56	; 0x38
    e06a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e06e:	e7aa      	b.n	dfc6 <_malloc_r+0x3e6>
    e070:	45b8      	cmp	r8, r7
    e072:	f43f af11 	beq.w	de98 <_malloc_r+0x2b8>
    e076:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e07a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    e07e:	f022 0203 	bic.w	r2, r2, #3
    e082:	4294      	cmp	r4, r2
    e084:	bf94      	ite	ls
    e086:	2300      	movls	r3, #0
    e088:	2301      	movhi	r3, #1
    e08a:	1b12      	subs	r2, r2, r4
    e08c:	2a0f      	cmp	r2, #15
    e08e:	bfd8      	it	le
    e090:	f043 0301 	orrle.w	r3, r3, #1
    e094:	2b00      	cmp	r3, #0
    e096:	f43f af7c 	beq.w	df92 <_malloc_r+0x3b2>
    e09a:	4630      	mov	r0, r6
    e09c:	2500      	movs	r5, #0
    e09e:	f000 fa85 	bl	e5ac <__malloc_unlock>
    e0a2:	e5d1      	b.n	dc48 <_malloc_r+0x68>
    e0a4:	f108 0108 	add.w	r1, r8, #8
    e0a8:	4630      	mov	r0, r6
    e0aa:	9301      	str	r3, [sp, #4]
    e0ac:	f7ff fa08 	bl	d4c0 <_free_r>
    e0b0:	9b01      	ldr	r3, [sp, #4]
    e0b2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e0b6:	685a      	ldr	r2, [r3, #4]
    e0b8:	e749      	b.n	df4e <_malloc_r+0x36e>
    e0ba:	f04f 0a01 	mov.w	sl, #1
    e0be:	f8d7 8004 	ldr.w	r8, [r7, #4]
    e0c2:	1092      	asrs	r2, r2, #2
    e0c4:	4684      	mov	ip, r0
    e0c6:	fa0a f202 	lsl.w	r2, sl, r2
    e0ca:	ea48 0202 	orr.w	r2, r8, r2
    e0ce:	607a      	str	r2, [r7, #4]
    e0d0:	e78d      	b.n	dfee <_malloc_r+0x40e>
    e0d2:	2a54      	cmp	r2, #84	; 0x54
    e0d4:	d824      	bhi.n	e120 <_malloc_r+0x540>
    e0d6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    e0da:	326e      	adds	r2, #110	; 0x6e
    e0dc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e0e0:	e771      	b.n	dfc6 <_malloc_r+0x3e6>
    e0e2:	2301      	movs	r3, #1
    e0e4:	46d0      	mov	r8, sl
    e0e6:	f8ca 3004 	str.w	r3, [sl, #4]
    e0ea:	e7c6      	b.n	e07a <_malloc_r+0x49a>
    e0ec:	464a      	mov	r2, r9
    e0ee:	f01e 0f03 	tst.w	lr, #3
    e0f2:	4613      	mov	r3, r2
    e0f4:	f10e 3eff 	add.w	lr, lr, #4294967295
    e0f8:	d033      	beq.n	e162 <_malloc_r+0x582>
    e0fa:	f853 2908 	ldr.w	r2, [r3], #-8
    e0fe:	429a      	cmp	r2, r3
    e100:	d0f5      	beq.n	e0ee <_malloc_r+0x50e>
    e102:	687b      	ldr	r3, [r7, #4]
    e104:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e108:	459c      	cmp	ip, r3
    e10a:	f63f ae8e 	bhi.w	de2a <_malloc_r+0x24a>
    e10e:	f1bc 0f00 	cmp.w	ip, #0
    e112:	f43f ae8a 	beq.w	de2a <_malloc_r+0x24a>
    e116:	ea1c 0f03 	tst.w	ip, r3
    e11a:	d027      	beq.n	e16c <_malloc_r+0x58c>
    e11c:	46d6      	mov	lr, sl
    e11e:	e60e      	b.n	dd3e <_malloc_r+0x15e>
    e120:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    e124:	d815      	bhi.n	e152 <_malloc_r+0x572>
    e126:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    e12a:	3277      	adds	r2, #119	; 0x77
    e12c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e130:	e749      	b.n	dfc6 <_malloc_r+0x3e6>
    e132:	0508      	lsls	r0, r1, #20
    e134:	0d00      	lsrs	r0, r0, #20
    e136:	2800      	cmp	r0, #0
    e138:	f47f aeb6 	bne.w	dea8 <_malloc_r+0x2c8>
    e13c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e140:	444b      	add	r3, r9
    e142:	f043 0301 	orr.w	r3, r3, #1
    e146:	f8c8 3004 	str.w	r3, [r8, #4]
    e14a:	e700      	b.n	df4e <_malloc_r+0x36e>
    e14c:	2101      	movs	r1, #1
    e14e:	2500      	movs	r5, #0
    e150:	e6d5      	b.n	defe <_malloc_r+0x31e>
    e152:	f240 5054 	movw	r0, #1364	; 0x554
    e156:	4282      	cmp	r2, r0
    e158:	d90d      	bls.n	e176 <_malloc_r+0x596>
    e15a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    e15e:	227e      	movs	r2, #126	; 0x7e
    e160:	e731      	b.n	dfc6 <_malloc_r+0x3e6>
    e162:	687b      	ldr	r3, [r7, #4]
    e164:	ea23 030c 	bic.w	r3, r3, ip
    e168:	607b      	str	r3, [r7, #4]
    e16a:	e7cb      	b.n	e104 <_malloc_r+0x524>
    e16c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e170:	f10a 0a04 	add.w	sl, sl, #4
    e174:	e7cf      	b.n	e116 <_malloc_r+0x536>
    e176:	ea4f 429c 	mov.w	r2, ip, lsr #18
    e17a:	327c      	adds	r2, #124	; 0x7c
    e17c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e180:	e721      	b.n	dfc6 <_malloc_r+0x3e6>
    e182:	bf00      	nop

0000e184 <_mbrtowc_r>:
    e184:	b530      	push	{r4, r5, lr}
    e186:	b083      	sub	sp, #12
    e188:	4605      	mov	r5, r0
    e18a:	4694      	mov	ip, r2
    e18c:	9c06      	ldr	r4, [sp, #24]
    e18e:	b15a      	cbz	r2, e1a8 <_mbrtowc_r+0x24>
    e190:	9400      	str	r4, [sp, #0]
    e192:	f000 f825 	bl	e1e0 <_mbtowc_r>
    e196:	f1b0 3fff 	cmp.w	r0, #4294967295
    e19a:	d103      	bne.n	e1a4 <_mbrtowc_r+0x20>
    e19c:	2300      	movs	r3, #0
    e19e:	6023      	str	r3, [r4, #0]
    e1a0:	238a      	movs	r3, #138	; 0x8a
    e1a2:	602b      	str	r3, [r5, #0]
    e1a4:	b003      	add	sp, #12
    e1a6:	bd30      	pop	{r4, r5, pc}
    e1a8:	f642 0230 	movw	r2, #10288	; 0x2830
    e1ac:	4661      	mov	r1, ip
    e1ae:	f2c0 0201 	movt	r2, #1
    e1b2:	2301      	movs	r3, #1
    e1b4:	9400      	str	r4, [sp, #0]
    e1b6:	f000 f813 	bl	e1e0 <_mbtowc_r>
    e1ba:	e7ec      	b.n	e196 <_mbrtowc_r+0x12>

0000e1bc <mbrtowc>:
    e1bc:	b530      	push	{r4, r5, lr}
    e1be:	f240 046c 	movw	r4, #108	; 0x6c
    e1c2:	b083      	sub	sp, #12
    e1c4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    e1c8:	4605      	mov	r5, r0
    e1ca:	468e      	mov	lr, r1
    e1cc:	4694      	mov	ip, r2
    e1ce:	9300      	str	r3, [sp, #0]
    e1d0:	6820      	ldr	r0, [r4, #0]
    e1d2:	4629      	mov	r1, r5
    e1d4:	4672      	mov	r2, lr
    e1d6:	4663      	mov	r3, ip
    e1d8:	f7ff ffd4 	bl	e184 <_mbrtowc_r>
    e1dc:	b003      	add	sp, #12
    e1de:	bd30      	pop	{r4, r5, pc}

0000e1e0 <_mbtowc_r>:
    e1e0:	b082      	sub	sp, #8
    e1e2:	4608      	mov	r0, r1
    e1e4:	b1a1      	cbz	r1, e210 <_mbtowc_r+0x30>
    e1e6:	1e11      	subs	r1, r2, #0
    e1e8:	bf18      	it	ne
    e1ea:	2101      	movne	r1, #1
    e1ec:	2b00      	cmp	r3, #0
    e1ee:	bf14      	ite	ne
    e1f0:	2300      	movne	r3, #0
    e1f2:	f001 0301 	andeq.w	r3, r1, #1
    e1f6:	b943      	cbnz	r3, e20a <_mbtowc_r+0x2a>
    e1f8:	b162      	cbz	r2, e214 <_mbtowc_r+0x34>
    e1fa:	7813      	ldrb	r3, [r2, #0]
    e1fc:	6003      	str	r3, [r0, #0]
    e1fe:	7810      	ldrb	r0, [r2, #0]
    e200:	3800      	subs	r0, #0
    e202:	bf18      	it	ne
    e204:	2001      	movne	r0, #1
    e206:	b002      	add	sp, #8
    e208:	4770      	bx	lr
    e20a:	f06f 0001 	mvn.w	r0, #1
    e20e:	e7fa      	b.n	e206 <_mbtowc_r+0x26>
    e210:	a801      	add	r0, sp, #4
    e212:	e7e8      	b.n	e1e6 <_mbtowc_r+0x6>
    e214:	4610      	mov	r0, r2
    e216:	e7f6      	b.n	e206 <_mbtowc_r+0x26>

0000e218 <memchr>:
    e218:	f010 0f03 	tst.w	r0, #3
    e21c:	b2c9      	uxtb	r1, r1
    e21e:	b410      	push	{r4}
    e220:	d010      	beq.n	e244 <memchr+0x2c>
    e222:	2a00      	cmp	r2, #0
    e224:	d02f      	beq.n	e286 <memchr+0x6e>
    e226:	7803      	ldrb	r3, [r0, #0]
    e228:	428b      	cmp	r3, r1
    e22a:	d02a      	beq.n	e282 <memchr+0x6a>
    e22c:	3a01      	subs	r2, #1
    e22e:	e005      	b.n	e23c <memchr+0x24>
    e230:	2a00      	cmp	r2, #0
    e232:	d028      	beq.n	e286 <memchr+0x6e>
    e234:	7803      	ldrb	r3, [r0, #0]
    e236:	3a01      	subs	r2, #1
    e238:	428b      	cmp	r3, r1
    e23a:	d022      	beq.n	e282 <memchr+0x6a>
    e23c:	3001      	adds	r0, #1
    e23e:	f010 0f03 	tst.w	r0, #3
    e242:	d1f5      	bne.n	e230 <memchr+0x18>
    e244:	2a03      	cmp	r2, #3
    e246:	d911      	bls.n	e26c <memchr+0x54>
    e248:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    e24c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    e250:	6803      	ldr	r3, [r0, #0]
    e252:	ea84 0303 	eor.w	r3, r4, r3
    e256:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    e25a:	ea2c 0303 	bic.w	r3, ip, r3
    e25e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    e262:	d103      	bne.n	e26c <memchr+0x54>
    e264:	3a04      	subs	r2, #4
    e266:	3004      	adds	r0, #4
    e268:	2a03      	cmp	r2, #3
    e26a:	d8f1      	bhi.n	e250 <memchr+0x38>
    e26c:	b15a      	cbz	r2, e286 <memchr+0x6e>
    e26e:	7803      	ldrb	r3, [r0, #0]
    e270:	428b      	cmp	r3, r1
    e272:	d006      	beq.n	e282 <memchr+0x6a>
    e274:	3a01      	subs	r2, #1
    e276:	b132      	cbz	r2, e286 <memchr+0x6e>
    e278:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    e27c:	3a01      	subs	r2, #1
    e27e:	428b      	cmp	r3, r1
    e280:	d1f9      	bne.n	e276 <memchr+0x5e>
    e282:	bc10      	pop	{r4}
    e284:	4770      	bx	lr
    e286:	2000      	movs	r0, #0
    e288:	e7fb      	b.n	e282 <memchr+0x6a>
    e28a:	bf00      	nop

0000e28c <memcpy>:
    e28c:	2a03      	cmp	r2, #3
    e28e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e292:	d80b      	bhi.n	e2ac <memcpy+0x20>
    e294:	b13a      	cbz	r2, e2a6 <memcpy+0x1a>
    e296:	2300      	movs	r3, #0
    e298:	f811 c003 	ldrb.w	ip, [r1, r3]
    e29c:	f800 c003 	strb.w	ip, [r0, r3]
    e2a0:	3301      	adds	r3, #1
    e2a2:	4293      	cmp	r3, r2
    e2a4:	d1f8      	bne.n	e298 <memcpy+0xc>
    e2a6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e2aa:	4770      	bx	lr
    e2ac:	1882      	adds	r2, r0, r2
    e2ae:	460c      	mov	r4, r1
    e2b0:	4603      	mov	r3, r0
    e2b2:	e003      	b.n	e2bc <memcpy+0x30>
    e2b4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    e2b8:	f803 1c01 	strb.w	r1, [r3, #-1]
    e2bc:	f003 0603 	and.w	r6, r3, #3
    e2c0:	4619      	mov	r1, r3
    e2c2:	46a4      	mov	ip, r4
    e2c4:	3301      	adds	r3, #1
    e2c6:	3401      	adds	r4, #1
    e2c8:	2e00      	cmp	r6, #0
    e2ca:	d1f3      	bne.n	e2b4 <memcpy+0x28>
    e2cc:	f01c 0403 	ands.w	r4, ip, #3
    e2d0:	4663      	mov	r3, ip
    e2d2:	bf08      	it	eq
    e2d4:	ebc1 0c02 	rsbeq	ip, r1, r2
    e2d8:	d068      	beq.n	e3ac <memcpy+0x120>
    e2da:	4265      	negs	r5, r4
    e2dc:	f1c4 0a04 	rsb	sl, r4, #4
    e2e0:	eb0c 0705 	add.w	r7, ip, r5
    e2e4:	4633      	mov	r3, r6
    e2e6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    e2ea:	f85c 6005 	ldr.w	r6, [ip, r5]
    e2ee:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    e2f2:	1a55      	subs	r5, r2, r1
    e2f4:	e008      	b.n	e308 <memcpy+0x7c>
    e2f6:	f857 4f04 	ldr.w	r4, [r7, #4]!
    e2fa:	4626      	mov	r6, r4
    e2fc:	fa04 f40a 	lsl.w	r4, r4, sl
    e300:	ea49 0404 	orr.w	r4, r9, r4
    e304:	50cc      	str	r4, [r1, r3]
    e306:	3304      	adds	r3, #4
    e308:	185c      	adds	r4, r3, r1
    e30a:	2d03      	cmp	r5, #3
    e30c:	fa26 f908 	lsr.w	r9, r6, r8
    e310:	f1a5 0504 	sub.w	r5, r5, #4
    e314:	eb0c 0603 	add.w	r6, ip, r3
    e318:	dced      	bgt.n	e2f6 <memcpy+0x6a>
    e31a:	2300      	movs	r3, #0
    e31c:	e002      	b.n	e324 <memcpy+0x98>
    e31e:	5cf1      	ldrb	r1, [r6, r3]
    e320:	54e1      	strb	r1, [r4, r3]
    e322:	3301      	adds	r3, #1
    e324:	1919      	adds	r1, r3, r4
    e326:	4291      	cmp	r1, r2
    e328:	d3f9      	bcc.n	e31e <memcpy+0x92>
    e32a:	e7bc      	b.n	e2a6 <memcpy+0x1a>
    e32c:	f853 4c40 	ldr.w	r4, [r3, #-64]
    e330:	f841 4c40 	str.w	r4, [r1, #-64]
    e334:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    e338:	f841 4c3c 	str.w	r4, [r1, #-60]
    e33c:	f853 4c38 	ldr.w	r4, [r3, #-56]
    e340:	f841 4c38 	str.w	r4, [r1, #-56]
    e344:	f853 4c34 	ldr.w	r4, [r3, #-52]
    e348:	f841 4c34 	str.w	r4, [r1, #-52]
    e34c:	f853 4c30 	ldr.w	r4, [r3, #-48]
    e350:	f841 4c30 	str.w	r4, [r1, #-48]
    e354:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    e358:	f841 4c2c 	str.w	r4, [r1, #-44]
    e35c:	f853 4c28 	ldr.w	r4, [r3, #-40]
    e360:	f841 4c28 	str.w	r4, [r1, #-40]
    e364:	f853 4c24 	ldr.w	r4, [r3, #-36]
    e368:	f841 4c24 	str.w	r4, [r1, #-36]
    e36c:	f853 4c20 	ldr.w	r4, [r3, #-32]
    e370:	f841 4c20 	str.w	r4, [r1, #-32]
    e374:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    e378:	f841 4c1c 	str.w	r4, [r1, #-28]
    e37c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    e380:	f841 4c18 	str.w	r4, [r1, #-24]
    e384:	f853 4c14 	ldr.w	r4, [r3, #-20]
    e388:	f841 4c14 	str.w	r4, [r1, #-20]
    e38c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    e390:	f841 4c10 	str.w	r4, [r1, #-16]
    e394:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    e398:	f841 4c0c 	str.w	r4, [r1, #-12]
    e39c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    e3a0:	f841 4c08 	str.w	r4, [r1, #-8]
    e3a4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    e3a8:	f841 4c04 	str.w	r4, [r1, #-4]
    e3ac:	461c      	mov	r4, r3
    e3ae:	460d      	mov	r5, r1
    e3b0:	3340      	adds	r3, #64	; 0x40
    e3b2:	3140      	adds	r1, #64	; 0x40
    e3b4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    e3b8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    e3bc:	dcb6      	bgt.n	e32c <memcpy+0xa0>
    e3be:	4621      	mov	r1, r4
    e3c0:	462b      	mov	r3, r5
    e3c2:	1b54      	subs	r4, r2, r5
    e3c4:	e00f      	b.n	e3e6 <memcpy+0x15a>
    e3c6:	f851 5c10 	ldr.w	r5, [r1, #-16]
    e3ca:	f843 5c10 	str.w	r5, [r3, #-16]
    e3ce:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    e3d2:	f843 5c0c 	str.w	r5, [r3, #-12]
    e3d6:	f851 5c08 	ldr.w	r5, [r1, #-8]
    e3da:	f843 5c08 	str.w	r5, [r3, #-8]
    e3de:	f851 5c04 	ldr.w	r5, [r1, #-4]
    e3e2:	f843 5c04 	str.w	r5, [r3, #-4]
    e3e6:	2c0f      	cmp	r4, #15
    e3e8:	460d      	mov	r5, r1
    e3ea:	469c      	mov	ip, r3
    e3ec:	f101 0110 	add.w	r1, r1, #16
    e3f0:	f103 0310 	add.w	r3, r3, #16
    e3f4:	f1a4 0410 	sub.w	r4, r4, #16
    e3f8:	dce5      	bgt.n	e3c6 <memcpy+0x13a>
    e3fa:	ebcc 0102 	rsb	r1, ip, r2
    e3fe:	2300      	movs	r3, #0
    e400:	e003      	b.n	e40a <memcpy+0x17e>
    e402:	58ec      	ldr	r4, [r5, r3]
    e404:	f84c 4003 	str.w	r4, [ip, r3]
    e408:	3304      	adds	r3, #4
    e40a:	195e      	adds	r6, r3, r5
    e40c:	2903      	cmp	r1, #3
    e40e:	eb03 040c 	add.w	r4, r3, ip
    e412:	f1a1 0104 	sub.w	r1, r1, #4
    e416:	dcf4      	bgt.n	e402 <memcpy+0x176>
    e418:	e77f      	b.n	e31a <memcpy+0x8e>
    e41a:	bf00      	nop

0000e41c <memmove>:
    e41c:	4288      	cmp	r0, r1
    e41e:	468c      	mov	ip, r1
    e420:	b470      	push	{r4, r5, r6}
    e422:	4605      	mov	r5, r0
    e424:	4614      	mov	r4, r2
    e426:	d90e      	bls.n	e446 <memmove+0x2a>
    e428:	188b      	adds	r3, r1, r2
    e42a:	4298      	cmp	r0, r3
    e42c:	d20b      	bcs.n	e446 <memmove+0x2a>
    e42e:	b142      	cbz	r2, e442 <memmove+0x26>
    e430:	ebc2 0c03 	rsb	ip, r2, r3
    e434:	4601      	mov	r1, r0
    e436:	1e53      	subs	r3, r2, #1
    e438:	f81c 2003 	ldrb.w	r2, [ip, r3]
    e43c:	54ca      	strb	r2, [r1, r3]
    e43e:	3b01      	subs	r3, #1
    e440:	d2fa      	bcs.n	e438 <memmove+0x1c>
    e442:	bc70      	pop	{r4, r5, r6}
    e444:	4770      	bx	lr
    e446:	2a0f      	cmp	r2, #15
    e448:	d809      	bhi.n	e45e <memmove+0x42>
    e44a:	2c00      	cmp	r4, #0
    e44c:	d0f9      	beq.n	e442 <memmove+0x26>
    e44e:	2300      	movs	r3, #0
    e450:	f81c 2003 	ldrb.w	r2, [ip, r3]
    e454:	54ea      	strb	r2, [r5, r3]
    e456:	3301      	adds	r3, #1
    e458:	42a3      	cmp	r3, r4
    e45a:	d1f9      	bne.n	e450 <memmove+0x34>
    e45c:	e7f1      	b.n	e442 <memmove+0x26>
    e45e:	ea41 0300 	orr.w	r3, r1, r0
    e462:	f013 0f03 	tst.w	r3, #3
    e466:	d1f0      	bne.n	e44a <memmove+0x2e>
    e468:	4694      	mov	ip, r2
    e46a:	460c      	mov	r4, r1
    e46c:	4603      	mov	r3, r0
    e46e:	6825      	ldr	r5, [r4, #0]
    e470:	f1ac 0c10 	sub.w	ip, ip, #16
    e474:	601d      	str	r5, [r3, #0]
    e476:	6865      	ldr	r5, [r4, #4]
    e478:	605d      	str	r5, [r3, #4]
    e47a:	68a5      	ldr	r5, [r4, #8]
    e47c:	609d      	str	r5, [r3, #8]
    e47e:	68e5      	ldr	r5, [r4, #12]
    e480:	3410      	adds	r4, #16
    e482:	60dd      	str	r5, [r3, #12]
    e484:	3310      	adds	r3, #16
    e486:	f1bc 0f0f 	cmp.w	ip, #15
    e48a:	d8f0      	bhi.n	e46e <memmove+0x52>
    e48c:	3a10      	subs	r2, #16
    e48e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    e492:	f10c 0501 	add.w	r5, ip, #1
    e496:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    e49a:	012d      	lsls	r5, r5, #4
    e49c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    e4a0:	eb01 0c05 	add.w	ip, r1, r5
    e4a4:	1945      	adds	r5, r0, r5
    e4a6:	2e03      	cmp	r6, #3
    e4a8:	4634      	mov	r4, r6
    e4aa:	d9ce      	bls.n	e44a <memmove+0x2e>
    e4ac:	2300      	movs	r3, #0
    e4ae:	f85c 2003 	ldr.w	r2, [ip, r3]
    e4b2:	50ea      	str	r2, [r5, r3]
    e4b4:	3304      	adds	r3, #4
    e4b6:	1af2      	subs	r2, r6, r3
    e4b8:	2a03      	cmp	r2, #3
    e4ba:	d8f8      	bhi.n	e4ae <memmove+0x92>
    e4bc:	3e04      	subs	r6, #4
    e4be:	08b3      	lsrs	r3, r6, #2
    e4c0:	1c5a      	adds	r2, r3, #1
    e4c2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    e4c6:	0092      	lsls	r2, r2, #2
    e4c8:	4494      	add	ip, r2
    e4ca:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    e4ce:	18ad      	adds	r5, r5, r2
    e4d0:	e7bb      	b.n	e44a <memmove+0x2e>
    e4d2:	bf00      	nop

0000e4d4 <memset>:
    e4d4:	2a03      	cmp	r2, #3
    e4d6:	b2c9      	uxtb	r1, r1
    e4d8:	b430      	push	{r4, r5}
    e4da:	d807      	bhi.n	e4ec <memset+0x18>
    e4dc:	b122      	cbz	r2, e4e8 <memset+0x14>
    e4de:	2300      	movs	r3, #0
    e4e0:	54c1      	strb	r1, [r0, r3]
    e4e2:	3301      	adds	r3, #1
    e4e4:	4293      	cmp	r3, r2
    e4e6:	d1fb      	bne.n	e4e0 <memset+0xc>
    e4e8:	bc30      	pop	{r4, r5}
    e4ea:	4770      	bx	lr
    e4ec:	eb00 0c02 	add.w	ip, r0, r2
    e4f0:	4603      	mov	r3, r0
    e4f2:	e001      	b.n	e4f8 <memset+0x24>
    e4f4:	f803 1c01 	strb.w	r1, [r3, #-1]
    e4f8:	f003 0403 	and.w	r4, r3, #3
    e4fc:	461a      	mov	r2, r3
    e4fe:	3301      	adds	r3, #1
    e500:	2c00      	cmp	r4, #0
    e502:	d1f7      	bne.n	e4f4 <memset+0x20>
    e504:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    e508:	ebc2 040c 	rsb	r4, r2, ip
    e50c:	fb03 f301 	mul.w	r3, r3, r1
    e510:	e01f      	b.n	e552 <memset+0x7e>
    e512:	f842 3c40 	str.w	r3, [r2, #-64]
    e516:	f842 3c3c 	str.w	r3, [r2, #-60]
    e51a:	f842 3c38 	str.w	r3, [r2, #-56]
    e51e:	f842 3c34 	str.w	r3, [r2, #-52]
    e522:	f842 3c30 	str.w	r3, [r2, #-48]
    e526:	f842 3c2c 	str.w	r3, [r2, #-44]
    e52a:	f842 3c28 	str.w	r3, [r2, #-40]
    e52e:	f842 3c24 	str.w	r3, [r2, #-36]
    e532:	f842 3c20 	str.w	r3, [r2, #-32]
    e536:	f842 3c1c 	str.w	r3, [r2, #-28]
    e53a:	f842 3c18 	str.w	r3, [r2, #-24]
    e53e:	f842 3c14 	str.w	r3, [r2, #-20]
    e542:	f842 3c10 	str.w	r3, [r2, #-16]
    e546:	f842 3c0c 	str.w	r3, [r2, #-12]
    e54a:	f842 3c08 	str.w	r3, [r2, #-8]
    e54e:	f842 3c04 	str.w	r3, [r2, #-4]
    e552:	4615      	mov	r5, r2
    e554:	3240      	adds	r2, #64	; 0x40
    e556:	2c3f      	cmp	r4, #63	; 0x3f
    e558:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    e55c:	dcd9      	bgt.n	e512 <memset+0x3e>
    e55e:	462a      	mov	r2, r5
    e560:	ebc5 040c 	rsb	r4, r5, ip
    e564:	e007      	b.n	e576 <memset+0xa2>
    e566:	f842 3c10 	str.w	r3, [r2, #-16]
    e56a:	f842 3c0c 	str.w	r3, [r2, #-12]
    e56e:	f842 3c08 	str.w	r3, [r2, #-8]
    e572:	f842 3c04 	str.w	r3, [r2, #-4]
    e576:	4615      	mov	r5, r2
    e578:	3210      	adds	r2, #16
    e57a:	2c0f      	cmp	r4, #15
    e57c:	f1a4 0410 	sub.w	r4, r4, #16
    e580:	dcf1      	bgt.n	e566 <memset+0x92>
    e582:	462a      	mov	r2, r5
    e584:	ebc5 050c 	rsb	r5, r5, ip
    e588:	e001      	b.n	e58e <memset+0xba>
    e58a:	f842 3c04 	str.w	r3, [r2, #-4]
    e58e:	4614      	mov	r4, r2
    e590:	3204      	adds	r2, #4
    e592:	2d03      	cmp	r5, #3
    e594:	f1a5 0504 	sub.w	r5, r5, #4
    e598:	dcf7      	bgt.n	e58a <memset+0xb6>
    e59a:	e001      	b.n	e5a0 <memset+0xcc>
    e59c:	f804 1b01 	strb.w	r1, [r4], #1
    e5a0:	4564      	cmp	r4, ip
    e5a2:	d3fb      	bcc.n	e59c <memset+0xc8>
    e5a4:	e7a0      	b.n	e4e8 <memset+0x14>
    e5a6:	bf00      	nop

0000e5a8 <__malloc_lock>:
    e5a8:	4770      	bx	lr
    e5aa:	bf00      	nop

0000e5ac <__malloc_unlock>:
    e5ac:	4770      	bx	lr
    e5ae:	bf00      	nop

0000e5b0 <__hi0bits>:
    e5b0:	0c02      	lsrs	r2, r0, #16
    e5b2:	4603      	mov	r3, r0
    e5b4:	0412      	lsls	r2, r2, #16
    e5b6:	b1b2      	cbz	r2, e5e6 <__hi0bits+0x36>
    e5b8:	2000      	movs	r0, #0
    e5ba:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    e5be:	d101      	bne.n	e5c4 <__hi0bits+0x14>
    e5c0:	3008      	adds	r0, #8
    e5c2:	021b      	lsls	r3, r3, #8
    e5c4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    e5c8:	d101      	bne.n	e5ce <__hi0bits+0x1e>
    e5ca:	3004      	adds	r0, #4
    e5cc:	011b      	lsls	r3, r3, #4
    e5ce:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    e5d2:	d101      	bne.n	e5d8 <__hi0bits+0x28>
    e5d4:	3002      	adds	r0, #2
    e5d6:	009b      	lsls	r3, r3, #2
    e5d8:	2b00      	cmp	r3, #0
    e5da:	db03      	blt.n	e5e4 <__hi0bits+0x34>
    e5dc:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    e5e0:	d004      	beq.n	e5ec <__hi0bits+0x3c>
    e5e2:	3001      	adds	r0, #1
    e5e4:	4770      	bx	lr
    e5e6:	0403      	lsls	r3, r0, #16
    e5e8:	2010      	movs	r0, #16
    e5ea:	e7e6      	b.n	e5ba <__hi0bits+0xa>
    e5ec:	2020      	movs	r0, #32
    e5ee:	4770      	bx	lr

0000e5f0 <__lo0bits>:
    e5f0:	6803      	ldr	r3, [r0, #0]
    e5f2:	4602      	mov	r2, r0
    e5f4:	f013 0007 	ands.w	r0, r3, #7
    e5f8:	d009      	beq.n	e60e <__lo0bits+0x1e>
    e5fa:	f013 0f01 	tst.w	r3, #1
    e5fe:	d121      	bne.n	e644 <__lo0bits+0x54>
    e600:	f013 0f02 	tst.w	r3, #2
    e604:	d122      	bne.n	e64c <__lo0bits+0x5c>
    e606:	089b      	lsrs	r3, r3, #2
    e608:	2002      	movs	r0, #2
    e60a:	6013      	str	r3, [r2, #0]
    e60c:	4770      	bx	lr
    e60e:	b299      	uxth	r1, r3
    e610:	b909      	cbnz	r1, e616 <__lo0bits+0x26>
    e612:	0c1b      	lsrs	r3, r3, #16
    e614:	2010      	movs	r0, #16
    e616:	f013 0fff 	tst.w	r3, #255	; 0xff
    e61a:	d101      	bne.n	e620 <__lo0bits+0x30>
    e61c:	3008      	adds	r0, #8
    e61e:	0a1b      	lsrs	r3, r3, #8
    e620:	f013 0f0f 	tst.w	r3, #15
    e624:	d101      	bne.n	e62a <__lo0bits+0x3a>
    e626:	3004      	adds	r0, #4
    e628:	091b      	lsrs	r3, r3, #4
    e62a:	f013 0f03 	tst.w	r3, #3
    e62e:	d101      	bne.n	e634 <__lo0bits+0x44>
    e630:	3002      	adds	r0, #2
    e632:	089b      	lsrs	r3, r3, #2
    e634:	f013 0f01 	tst.w	r3, #1
    e638:	d102      	bne.n	e640 <__lo0bits+0x50>
    e63a:	085b      	lsrs	r3, r3, #1
    e63c:	d004      	beq.n	e648 <__lo0bits+0x58>
    e63e:	3001      	adds	r0, #1
    e640:	6013      	str	r3, [r2, #0]
    e642:	4770      	bx	lr
    e644:	2000      	movs	r0, #0
    e646:	4770      	bx	lr
    e648:	2020      	movs	r0, #32
    e64a:	4770      	bx	lr
    e64c:	085b      	lsrs	r3, r3, #1
    e64e:	2001      	movs	r0, #1
    e650:	6013      	str	r3, [r2, #0]
    e652:	4770      	bx	lr

0000e654 <__mcmp>:
    e654:	4603      	mov	r3, r0
    e656:	690a      	ldr	r2, [r1, #16]
    e658:	6900      	ldr	r0, [r0, #16]
    e65a:	b410      	push	{r4}
    e65c:	1a80      	subs	r0, r0, r2
    e65e:	d111      	bne.n	e684 <__mcmp+0x30>
    e660:	3204      	adds	r2, #4
    e662:	f103 0c14 	add.w	ip, r3, #20
    e666:	0092      	lsls	r2, r2, #2
    e668:	189b      	adds	r3, r3, r2
    e66a:	1889      	adds	r1, r1, r2
    e66c:	3104      	adds	r1, #4
    e66e:	3304      	adds	r3, #4
    e670:	f853 4c04 	ldr.w	r4, [r3, #-4]
    e674:	3b04      	subs	r3, #4
    e676:	f851 2c04 	ldr.w	r2, [r1, #-4]
    e67a:	3904      	subs	r1, #4
    e67c:	4294      	cmp	r4, r2
    e67e:	d103      	bne.n	e688 <__mcmp+0x34>
    e680:	459c      	cmp	ip, r3
    e682:	d3f5      	bcc.n	e670 <__mcmp+0x1c>
    e684:	bc10      	pop	{r4}
    e686:	4770      	bx	lr
    e688:	bf38      	it	cc
    e68a:	f04f 30ff 	movcc.w	r0, #4294967295
    e68e:	d3f9      	bcc.n	e684 <__mcmp+0x30>
    e690:	2001      	movs	r0, #1
    e692:	e7f7      	b.n	e684 <__mcmp+0x30>

0000e694 <__ulp>:
    e694:	f240 0300 	movw	r3, #0
    e698:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    e69c:	ea01 0303 	and.w	r3, r1, r3
    e6a0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    e6a4:	2b00      	cmp	r3, #0
    e6a6:	dd02      	ble.n	e6ae <__ulp+0x1a>
    e6a8:	4619      	mov	r1, r3
    e6aa:	2000      	movs	r0, #0
    e6ac:	4770      	bx	lr
    e6ae:	425b      	negs	r3, r3
    e6b0:	151b      	asrs	r3, r3, #20
    e6b2:	2b13      	cmp	r3, #19
    e6b4:	dd0e      	ble.n	e6d4 <__ulp+0x40>
    e6b6:	3b14      	subs	r3, #20
    e6b8:	2b1e      	cmp	r3, #30
    e6ba:	dd03      	ble.n	e6c4 <__ulp+0x30>
    e6bc:	2301      	movs	r3, #1
    e6be:	2100      	movs	r1, #0
    e6c0:	4618      	mov	r0, r3
    e6c2:	4770      	bx	lr
    e6c4:	2201      	movs	r2, #1
    e6c6:	f1c3 031f 	rsb	r3, r3, #31
    e6ca:	2100      	movs	r1, #0
    e6cc:	fa12 f303 	lsls.w	r3, r2, r3
    e6d0:	4618      	mov	r0, r3
    e6d2:	4770      	bx	lr
    e6d4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    e6d8:	2000      	movs	r0, #0
    e6da:	fa52 f103 	asrs.w	r1, r2, r3
    e6de:	4770      	bx	lr

0000e6e0 <__b2d>:
    e6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e6e4:	6904      	ldr	r4, [r0, #16]
    e6e6:	f100 0614 	add.w	r6, r0, #20
    e6ea:	460f      	mov	r7, r1
    e6ec:	3404      	adds	r4, #4
    e6ee:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    e6f2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    e6f6:	46a0      	mov	r8, r4
    e6f8:	4628      	mov	r0, r5
    e6fa:	f7ff ff59 	bl	e5b0 <__hi0bits>
    e6fe:	280a      	cmp	r0, #10
    e700:	f1c0 0320 	rsb	r3, r0, #32
    e704:	603b      	str	r3, [r7, #0]
    e706:	dc14      	bgt.n	e732 <__b2d+0x52>
    e708:	42a6      	cmp	r6, r4
    e70a:	f1c0 030b 	rsb	r3, r0, #11
    e70e:	d237      	bcs.n	e780 <__b2d+0xa0>
    e710:	f854 1c04 	ldr.w	r1, [r4, #-4]
    e714:	40d9      	lsrs	r1, r3
    e716:	fa25 fc03 	lsr.w	ip, r5, r3
    e71a:	3015      	adds	r0, #21
    e71c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    e720:	4085      	lsls	r5, r0
    e722:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    e726:	ea41 0205 	orr.w	r2, r1, r5
    e72a:	4610      	mov	r0, r2
    e72c:	4619      	mov	r1, r3
    e72e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e732:	42a6      	cmp	r6, r4
    e734:	d320      	bcc.n	e778 <__b2d+0x98>
    e736:	2100      	movs	r1, #0
    e738:	380b      	subs	r0, #11
    e73a:	bf02      	ittt	eq
    e73c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    e740:	460a      	moveq	r2, r1
    e742:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    e746:	d0f0      	beq.n	e72a <__b2d+0x4a>
    e748:	42b4      	cmp	r4, r6
    e74a:	f1c0 0320 	rsb	r3, r0, #32
    e74e:	d919      	bls.n	e784 <__b2d+0xa4>
    e750:	f854 4c04 	ldr.w	r4, [r4, #-4]
    e754:	40dc      	lsrs	r4, r3
    e756:	4085      	lsls	r5, r0
    e758:	fa21 fc03 	lsr.w	ip, r1, r3
    e75c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    e760:	fa11 f000 	lsls.w	r0, r1, r0
    e764:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    e768:	ea44 0200 	orr.w	r2, r4, r0
    e76c:	ea45 030c 	orr.w	r3, r5, ip
    e770:	4610      	mov	r0, r2
    e772:	4619      	mov	r1, r3
    e774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e778:	f854 1c04 	ldr.w	r1, [r4, #-4]
    e77c:	3c04      	subs	r4, #4
    e77e:	e7db      	b.n	e738 <__b2d+0x58>
    e780:	2100      	movs	r1, #0
    e782:	e7c8      	b.n	e716 <__b2d+0x36>
    e784:	2400      	movs	r4, #0
    e786:	e7e6      	b.n	e756 <__b2d+0x76>

0000e788 <__ratio>:
    e788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e78c:	b083      	sub	sp, #12
    e78e:	460e      	mov	r6, r1
    e790:	a901      	add	r1, sp, #4
    e792:	4607      	mov	r7, r0
    e794:	f7ff ffa4 	bl	e6e0 <__b2d>
    e798:	460d      	mov	r5, r1
    e79a:	4604      	mov	r4, r0
    e79c:	4669      	mov	r1, sp
    e79e:	4630      	mov	r0, r6
    e7a0:	f7ff ff9e 	bl	e6e0 <__b2d>
    e7a4:	f8dd c004 	ldr.w	ip, [sp, #4]
    e7a8:	46a9      	mov	r9, r5
    e7aa:	46a0      	mov	r8, r4
    e7ac:	460b      	mov	r3, r1
    e7ae:	4602      	mov	r2, r0
    e7b0:	6931      	ldr	r1, [r6, #16]
    e7b2:	4616      	mov	r6, r2
    e7b4:	6938      	ldr	r0, [r7, #16]
    e7b6:	461f      	mov	r7, r3
    e7b8:	1a40      	subs	r0, r0, r1
    e7ba:	9900      	ldr	r1, [sp, #0]
    e7bc:	ebc1 010c 	rsb	r1, r1, ip
    e7c0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    e7c4:	2900      	cmp	r1, #0
    e7c6:	bfc9      	itett	gt
    e7c8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    e7cc:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    e7d0:	4624      	movgt	r4, r4
    e7d2:	464d      	movgt	r5, r9
    e7d4:	bfdc      	itt	le
    e7d6:	4612      	movle	r2, r2
    e7d8:	463b      	movle	r3, r7
    e7da:	4620      	mov	r0, r4
    e7dc:	4629      	mov	r1, r5
    e7de:	f7f9 f8a9 	bl	7934 <__aeabi_ddiv>
    e7e2:	b003      	add	sp, #12
    e7e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000e7e8 <_mprec_log10>:
    e7e8:	2817      	cmp	r0, #23
    e7ea:	b510      	push	{r4, lr}
    e7ec:	4604      	mov	r4, r0
    e7ee:	dd0e      	ble.n	e80e <_mprec_log10+0x26>
    e7f0:	f240 0100 	movw	r1, #0
    e7f4:	2000      	movs	r0, #0
    e7f6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    e7fa:	f240 0300 	movw	r3, #0
    e7fe:	2200      	movs	r2, #0
    e800:	f2c4 0324 	movt	r3, #16420	; 0x4024
    e804:	f7f8 ff6c 	bl	76e0 <__aeabi_dmul>
    e808:	3c01      	subs	r4, #1
    e80a:	d1f6      	bne.n	e7fa <_mprec_log10+0x12>
    e80c:	bd10      	pop	{r4, pc}
    e80e:	f642 2368 	movw	r3, #10856	; 0x2a68
    e812:	f2c0 0301 	movt	r3, #1
    e816:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    e81a:	e9d3 0100 	ldrd	r0, r1, [r3]
    e81e:	bd10      	pop	{r4, pc}

0000e820 <__copybits>:
    e820:	6913      	ldr	r3, [r2, #16]
    e822:	3901      	subs	r1, #1
    e824:	f102 0c14 	add.w	ip, r2, #20
    e828:	b410      	push	{r4}
    e82a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    e82e:	114c      	asrs	r4, r1, #5
    e830:	3214      	adds	r2, #20
    e832:	3401      	adds	r4, #1
    e834:	4594      	cmp	ip, r2
    e836:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    e83a:	d20f      	bcs.n	e85c <__copybits+0x3c>
    e83c:	2300      	movs	r3, #0
    e83e:	f85c 1003 	ldr.w	r1, [ip, r3]
    e842:	50c1      	str	r1, [r0, r3]
    e844:	3304      	adds	r3, #4
    e846:	eb03 010c 	add.w	r1, r3, ip
    e84a:	428a      	cmp	r2, r1
    e84c:	d8f7      	bhi.n	e83e <__copybits+0x1e>
    e84e:	ea6f 0c0c 	mvn.w	ip, ip
    e852:	4462      	add	r2, ip
    e854:	f022 0203 	bic.w	r2, r2, #3
    e858:	3204      	adds	r2, #4
    e85a:	1880      	adds	r0, r0, r2
    e85c:	4284      	cmp	r4, r0
    e85e:	d904      	bls.n	e86a <__copybits+0x4a>
    e860:	2300      	movs	r3, #0
    e862:	f840 3b04 	str.w	r3, [r0], #4
    e866:	4284      	cmp	r4, r0
    e868:	d8fb      	bhi.n	e862 <__copybits+0x42>
    e86a:	bc10      	pop	{r4}
    e86c:	4770      	bx	lr
    e86e:	bf00      	nop

0000e870 <__any_on>:
    e870:	6902      	ldr	r2, [r0, #16]
    e872:	114b      	asrs	r3, r1, #5
    e874:	429a      	cmp	r2, r3
    e876:	db10      	blt.n	e89a <__any_on+0x2a>
    e878:	dd0e      	ble.n	e898 <__any_on+0x28>
    e87a:	f011 011f 	ands.w	r1, r1, #31
    e87e:	d00b      	beq.n	e898 <__any_on+0x28>
    e880:	461a      	mov	r2, r3
    e882:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    e886:	695b      	ldr	r3, [r3, #20]
    e888:	fa23 fc01 	lsr.w	ip, r3, r1
    e88c:	fa0c f101 	lsl.w	r1, ip, r1
    e890:	4299      	cmp	r1, r3
    e892:	d002      	beq.n	e89a <__any_on+0x2a>
    e894:	2001      	movs	r0, #1
    e896:	4770      	bx	lr
    e898:	461a      	mov	r2, r3
    e89a:	3204      	adds	r2, #4
    e89c:	f100 0114 	add.w	r1, r0, #20
    e8a0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    e8a4:	f103 0c04 	add.w	ip, r3, #4
    e8a8:	4561      	cmp	r1, ip
    e8aa:	d20b      	bcs.n	e8c4 <__any_on+0x54>
    e8ac:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    e8b0:	2a00      	cmp	r2, #0
    e8b2:	d1ef      	bne.n	e894 <__any_on+0x24>
    e8b4:	4299      	cmp	r1, r3
    e8b6:	d205      	bcs.n	e8c4 <__any_on+0x54>
    e8b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    e8bc:	2a00      	cmp	r2, #0
    e8be:	d1e9      	bne.n	e894 <__any_on+0x24>
    e8c0:	4299      	cmp	r1, r3
    e8c2:	d3f9      	bcc.n	e8b8 <__any_on+0x48>
    e8c4:	2000      	movs	r0, #0
    e8c6:	4770      	bx	lr

0000e8c8 <_Bfree>:
    e8c8:	b530      	push	{r4, r5, lr}
    e8ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
    e8cc:	b083      	sub	sp, #12
    e8ce:	4604      	mov	r4, r0
    e8d0:	b155      	cbz	r5, e8e8 <_Bfree+0x20>
    e8d2:	b139      	cbz	r1, e8e4 <_Bfree+0x1c>
    e8d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e8d6:	684a      	ldr	r2, [r1, #4]
    e8d8:	68db      	ldr	r3, [r3, #12]
    e8da:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    e8de:	6008      	str	r0, [r1, #0]
    e8e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    e8e4:	b003      	add	sp, #12
    e8e6:	bd30      	pop	{r4, r5, pc}
    e8e8:	2010      	movs	r0, #16
    e8ea:	9101      	str	r1, [sp, #4]
    e8ec:	f7ff f970 	bl	dbd0 <malloc>
    e8f0:	9901      	ldr	r1, [sp, #4]
    e8f2:	6260      	str	r0, [r4, #36]	; 0x24
    e8f4:	60c5      	str	r5, [r0, #12]
    e8f6:	6045      	str	r5, [r0, #4]
    e8f8:	6085      	str	r5, [r0, #8]
    e8fa:	6005      	str	r5, [r0, #0]
    e8fc:	e7e9      	b.n	e8d2 <_Bfree+0xa>
    e8fe:	bf00      	nop

0000e900 <_Balloc>:
    e900:	b570      	push	{r4, r5, r6, lr}
    e902:	6a44      	ldr	r4, [r0, #36]	; 0x24
    e904:	4606      	mov	r6, r0
    e906:	460d      	mov	r5, r1
    e908:	b164      	cbz	r4, e924 <_Balloc+0x24>
    e90a:	68e2      	ldr	r2, [r4, #12]
    e90c:	b1a2      	cbz	r2, e938 <_Balloc+0x38>
    e90e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    e912:	b1eb      	cbz	r3, e950 <_Balloc+0x50>
    e914:	6819      	ldr	r1, [r3, #0]
    e916:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    e91a:	2200      	movs	r2, #0
    e91c:	60da      	str	r2, [r3, #12]
    e91e:	611a      	str	r2, [r3, #16]
    e920:	4618      	mov	r0, r3
    e922:	bd70      	pop	{r4, r5, r6, pc}
    e924:	2010      	movs	r0, #16
    e926:	f7ff f953 	bl	dbd0 <malloc>
    e92a:	2300      	movs	r3, #0
    e92c:	4604      	mov	r4, r0
    e92e:	6270      	str	r0, [r6, #36]	; 0x24
    e930:	60c3      	str	r3, [r0, #12]
    e932:	6043      	str	r3, [r0, #4]
    e934:	6083      	str	r3, [r0, #8]
    e936:	6003      	str	r3, [r0, #0]
    e938:	2210      	movs	r2, #16
    e93a:	4630      	mov	r0, r6
    e93c:	2104      	movs	r1, #4
    e93e:	f002 f9b3 	bl	10ca8 <_calloc_r>
    e942:	6a73      	ldr	r3, [r6, #36]	; 0x24
    e944:	60e0      	str	r0, [r4, #12]
    e946:	68da      	ldr	r2, [r3, #12]
    e948:	2a00      	cmp	r2, #0
    e94a:	d1e0      	bne.n	e90e <_Balloc+0xe>
    e94c:	4613      	mov	r3, r2
    e94e:	e7e7      	b.n	e920 <_Balloc+0x20>
    e950:	2401      	movs	r4, #1
    e952:	4630      	mov	r0, r6
    e954:	4621      	mov	r1, r4
    e956:	40ac      	lsls	r4, r5
    e958:	1d62      	adds	r2, r4, #5
    e95a:	0092      	lsls	r2, r2, #2
    e95c:	f002 f9a4 	bl	10ca8 <_calloc_r>
    e960:	4603      	mov	r3, r0
    e962:	2800      	cmp	r0, #0
    e964:	d0dc      	beq.n	e920 <_Balloc+0x20>
    e966:	6045      	str	r5, [r0, #4]
    e968:	6084      	str	r4, [r0, #8]
    e96a:	e7d6      	b.n	e91a <_Balloc+0x1a>

0000e96c <__d2b>:
    e96c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    e970:	b083      	sub	sp, #12
    e972:	2101      	movs	r1, #1
    e974:	461d      	mov	r5, r3
    e976:	4614      	mov	r4, r2
    e978:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    e97a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    e97c:	f7ff ffc0 	bl	e900 <_Balloc>
    e980:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    e984:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    e988:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    e98c:	4615      	mov	r5, r2
    e98e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    e992:	9300      	str	r3, [sp, #0]
    e994:	bf1c      	itt	ne
    e996:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    e99a:	9300      	strne	r3, [sp, #0]
    e99c:	4680      	mov	r8, r0
    e99e:	2c00      	cmp	r4, #0
    e9a0:	d023      	beq.n	e9ea <__d2b+0x7e>
    e9a2:	a802      	add	r0, sp, #8
    e9a4:	f840 4d04 	str.w	r4, [r0, #-4]!
    e9a8:	f7ff fe22 	bl	e5f0 <__lo0bits>
    e9ac:	4603      	mov	r3, r0
    e9ae:	2800      	cmp	r0, #0
    e9b0:	d137      	bne.n	ea22 <__d2b+0xb6>
    e9b2:	9901      	ldr	r1, [sp, #4]
    e9b4:	9a00      	ldr	r2, [sp, #0]
    e9b6:	f8c8 1014 	str.w	r1, [r8, #20]
    e9ba:	2a00      	cmp	r2, #0
    e9bc:	bf14      	ite	ne
    e9be:	2402      	movne	r4, #2
    e9c0:	2401      	moveq	r4, #1
    e9c2:	f8c8 2018 	str.w	r2, [r8, #24]
    e9c6:	f8c8 4010 	str.w	r4, [r8, #16]
    e9ca:	f1ba 0f00 	cmp.w	sl, #0
    e9ce:	d01b      	beq.n	ea08 <__d2b+0x9c>
    e9d0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    e9d4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    e9d8:	f1aa 0a03 	sub.w	sl, sl, #3
    e9dc:	4453      	add	r3, sl
    e9de:	603b      	str	r3, [r7, #0]
    e9e0:	6032      	str	r2, [r6, #0]
    e9e2:	4640      	mov	r0, r8
    e9e4:	b003      	add	sp, #12
    e9e6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    e9ea:	4668      	mov	r0, sp
    e9ec:	f7ff fe00 	bl	e5f0 <__lo0bits>
    e9f0:	2301      	movs	r3, #1
    e9f2:	461c      	mov	r4, r3
    e9f4:	f8c8 3010 	str.w	r3, [r8, #16]
    e9f8:	9b00      	ldr	r3, [sp, #0]
    e9fa:	f8c8 3014 	str.w	r3, [r8, #20]
    e9fe:	f100 0320 	add.w	r3, r0, #32
    ea02:	f1ba 0f00 	cmp.w	sl, #0
    ea06:	d1e3      	bne.n	e9d0 <__d2b+0x64>
    ea08:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    ea0c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    ea10:	3b02      	subs	r3, #2
    ea12:	603b      	str	r3, [r7, #0]
    ea14:	6910      	ldr	r0, [r2, #16]
    ea16:	f7ff fdcb 	bl	e5b0 <__hi0bits>
    ea1a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    ea1e:	6030      	str	r0, [r6, #0]
    ea20:	e7df      	b.n	e9e2 <__d2b+0x76>
    ea22:	9a00      	ldr	r2, [sp, #0]
    ea24:	f1c0 0120 	rsb	r1, r0, #32
    ea28:	fa12 f101 	lsls.w	r1, r2, r1
    ea2c:	40c2      	lsrs	r2, r0
    ea2e:	9801      	ldr	r0, [sp, #4]
    ea30:	4301      	orrs	r1, r0
    ea32:	f8c8 1014 	str.w	r1, [r8, #20]
    ea36:	9200      	str	r2, [sp, #0]
    ea38:	e7bf      	b.n	e9ba <__d2b+0x4e>
    ea3a:	bf00      	nop

0000ea3c <__mdiff>:
    ea3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ea40:	6913      	ldr	r3, [r2, #16]
    ea42:	690f      	ldr	r7, [r1, #16]
    ea44:	460c      	mov	r4, r1
    ea46:	4615      	mov	r5, r2
    ea48:	1aff      	subs	r7, r7, r3
    ea4a:	2f00      	cmp	r7, #0
    ea4c:	d04f      	beq.n	eaee <__mdiff+0xb2>
    ea4e:	db6a      	blt.n	eb26 <__mdiff+0xea>
    ea50:	2700      	movs	r7, #0
    ea52:	f101 0614 	add.w	r6, r1, #20
    ea56:	6861      	ldr	r1, [r4, #4]
    ea58:	f7ff ff52 	bl	e900 <_Balloc>
    ea5c:	f8d5 8010 	ldr.w	r8, [r5, #16]
    ea60:	f8d4 c010 	ldr.w	ip, [r4, #16]
    ea64:	f105 0114 	add.w	r1, r5, #20
    ea68:	2200      	movs	r2, #0
    ea6a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    ea6e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    ea72:	f105 0814 	add.w	r8, r5, #20
    ea76:	3414      	adds	r4, #20
    ea78:	f100 0314 	add.w	r3, r0, #20
    ea7c:	60c7      	str	r7, [r0, #12]
    ea7e:	f851 7b04 	ldr.w	r7, [r1], #4
    ea82:	f856 5b04 	ldr.w	r5, [r6], #4
    ea86:	46bb      	mov	fp, r7
    ea88:	fa1f fa87 	uxth.w	sl, r7
    ea8c:	0c3f      	lsrs	r7, r7, #16
    ea8e:	fa1f f985 	uxth.w	r9, r5
    ea92:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    ea96:	ebca 0a09 	rsb	sl, sl, r9
    ea9a:	4452      	add	r2, sl
    ea9c:	eb07 4722 	add.w	r7, r7, r2, asr #16
    eaa0:	b292      	uxth	r2, r2
    eaa2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    eaa6:	f843 2b04 	str.w	r2, [r3], #4
    eaaa:	143a      	asrs	r2, r7, #16
    eaac:	4588      	cmp	r8, r1
    eaae:	d8e6      	bhi.n	ea7e <__mdiff+0x42>
    eab0:	42a6      	cmp	r6, r4
    eab2:	d20e      	bcs.n	ead2 <__mdiff+0x96>
    eab4:	f856 1b04 	ldr.w	r1, [r6], #4
    eab8:	b28d      	uxth	r5, r1
    eaba:	0c09      	lsrs	r1, r1, #16
    eabc:	1952      	adds	r2, r2, r5
    eabe:	eb01 4122 	add.w	r1, r1, r2, asr #16
    eac2:	b292      	uxth	r2, r2
    eac4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    eac8:	f843 2b04 	str.w	r2, [r3], #4
    eacc:	140a      	asrs	r2, r1, #16
    eace:	42b4      	cmp	r4, r6
    ead0:	d8f0      	bhi.n	eab4 <__mdiff+0x78>
    ead2:	f853 2c04 	ldr.w	r2, [r3, #-4]
    ead6:	b932      	cbnz	r2, eae6 <__mdiff+0xaa>
    ead8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    eadc:	f10c 3cff 	add.w	ip, ip, #4294967295
    eae0:	3b04      	subs	r3, #4
    eae2:	2a00      	cmp	r2, #0
    eae4:	d0f8      	beq.n	ead8 <__mdiff+0x9c>
    eae6:	f8c0 c010 	str.w	ip, [r0, #16]
    eaea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eaee:	3304      	adds	r3, #4
    eaf0:	f101 0614 	add.w	r6, r1, #20
    eaf4:	009b      	lsls	r3, r3, #2
    eaf6:	18d2      	adds	r2, r2, r3
    eaf8:	18cb      	adds	r3, r1, r3
    eafa:	3304      	adds	r3, #4
    eafc:	3204      	adds	r2, #4
    eafe:	f853 cc04 	ldr.w	ip, [r3, #-4]
    eb02:	3b04      	subs	r3, #4
    eb04:	f852 1c04 	ldr.w	r1, [r2, #-4]
    eb08:	3a04      	subs	r2, #4
    eb0a:	458c      	cmp	ip, r1
    eb0c:	d10a      	bne.n	eb24 <__mdiff+0xe8>
    eb0e:	429e      	cmp	r6, r3
    eb10:	d3f5      	bcc.n	eafe <__mdiff+0xc2>
    eb12:	2100      	movs	r1, #0
    eb14:	f7ff fef4 	bl	e900 <_Balloc>
    eb18:	2301      	movs	r3, #1
    eb1a:	6103      	str	r3, [r0, #16]
    eb1c:	2300      	movs	r3, #0
    eb1e:	6143      	str	r3, [r0, #20]
    eb20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eb24:	d297      	bcs.n	ea56 <__mdiff+0x1a>
    eb26:	4623      	mov	r3, r4
    eb28:	462c      	mov	r4, r5
    eb2a:	2701      	movs	r7, #1
    eb2c:	461d      	mov	r5, r3
    eb2e:	f104 0614 	add.w	r6, r4, #20
    eb32:	e790      	b.n	ea56 <__mdiff+0x1a>

0000eb34 <__lshift>:
    eb34:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    eb38:	690d      	ldr	r5, [r1, #16]
    eb3a:	688b      	ldr	r3, [r1, #8]
    eb3c:	1156      	asrs	r6, r2, #5
    eb3e:	3501      	adds	r5, #1
    eb40:	460c      	mov	r4, r1
    eb42:	19ad      	adds	r5, r5, r6
    eb44:	4690      	mov	r8, r2
    eb46:	429d      	cmp	r5, r3
    eb48:	4682      	mov	sl, r0
    eb4a:	6849      	ldr	r1, [r1, #4]
    eb4c:	dd03      	ble.n	eb56 <__lshift+0x22>
    eb4e:	005b      	lsls	r3, r3, #1
    eb50:	3101      	adds	r1, #1
    eb52:	429d      	cmp	r5, r3
    eb54:	dcfb      	bgt.n	eb4e <__lshift+0x1a>
    eb56:	4650      	mov	r0, sl
    eb58:	f7ff fed2 	bl	e900 <_Balloc>
    eb5c:	2e00      	cmp	r6, #0
    eb5e:	4607      	mov	r7, r0
    eb60:	f100 0214 	add.w	r2, r0, #20
    eb64:	dd0a      	ble.n	eb7c <__lshift+0x48>
    eb66:	2300      	movs	r3, #0
    eb68:	4619      	mov	r1, r3
    eb6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    eb6e:	3301      	adds	r3, #1
    eb70:	42b3      	cmp	r3, r6
    eb72:	d1fa      	bne.n	eb6a <__lshift+0x36>
    eb74:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    eb78:	f103 0214 	add.w	r2, r3, #20
    eb7c:	6920      	ldr	r0, [r4, #16]
    eb7e:	f104 0314 	add.w	r3, r4, #20
    eb82:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    eb86:	3014      	adds	r0, #20
    eb88:	f018 081f 	ands.w	r8, r8, #31
    eb8c:	d01b      	beq.n	ebc6 <__lshift+0x92>
    eb8e:	f1c8 0e20 	rsb	lr, r8, #32
    eb92:	2100      	movs	r1, #0
    eb94:	681e      	ldr	r6, [r3, #0]
    eb96:	fa06 fc08 	lsl.w	ip, r6, r8
    eb9a:	ea41 010c 	orr.w	r1, r1, ip
    eb9e:	f842 1b04 	str.w	r1, [r2], #4
    eba2:	f853 1b04 	ldr.w	r1, [r3], #4
    eba6:	4298      	cmp	r0, r3
    eba8:	fa21 f10e 	lsr.w	r1, r1, lr
    ebac:	d8f2      	bhi.n	eb94 <__lshift+0x60>
    ebae:	6011      	str	r1, [r2, #0]
    ebb0:	b101      	cbz	r1, ebb4 <__lshift+0x80>
    ebb2:	3501      	adds	r5, #1
    ebb4:	4650      	mov	r0, sl
    ebb6:	3d01      	subs	r5, #1
    ebb8:	4621      	mov	r1, r4
    ebba:	613d      	str	r5, [r7, #16]
    ebbc:	f7ff fe84 	bl	e8c8 <_Bfree>
    ebc0:	4638      	mov	r0, r7
    ebc2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    ebc6:	f853 1008 	ldr.w	r1, [r3, r8]
    ebca:	f842 1008 	str.w	r1, [r2, r8]
    ebce:	f108 0804 	add.w	r8, r8, #4
    ebd2:	eb08 0103 	add.w	r1, r8, r3
    ebd6:	4288      	cmp	r0, r1
    ebd8:	d9ec      	bls.n	ebb4 <__lshift+0x80>
    ebda:	f853 1008 	ldr.w	r1, [r3, r8]
    ebde:	f842 1008 	str.w	r1, [r2, r8]
    ebe2:	f108 0804 	add.w	r8, r8, #4
    ebe6:	eb08 0103 	add.w	r1, r8, r3
    ebea:	4288      	cmp	r0, r1
    ebec:	d8eb      	bhi.n	ebc6 <__lshift+0x92>
    ebee:	e7e1      	b.n	ebb4 <__lshift+0x80>

0000ebf0 <__multiply>:
    ebf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ebf4:	f8d1 8010 	ldr.w	r8, [r1, #16]
    ebf8:	6917      	ldr	r7, [r2, #16]
    ebfa:	460d      	mov	r5, r1
    ebfc:	4616      	mov	r6, r2
    ebfe:	b087      	sub	sp, #28
    ec00:	45b8      	cmp	r8, r7
    ec02:	bfb5      	itete	lt
    ec04:	4615      	movlt	r5, r2
    ec06:	463b      	movge	r3, r7
    ec08:	460b      	movlt	r3, r1
    ec0a:	4647      	movge	r7, r8
    ec0c:	bfb4      	ite	lt
    ec0e:	461e      	movlt	r6, r3
    ec10:	4698      	movge	r8, r3
    ec12:	68ab      	ldr	r3, [r5, #8]
    ec14:	eb08 0407 	add.w	r4, r8, r7
    ec18:	6869      	ldr	r1, [r5, #4]
    ec1a:	429c      	cmp	r4, r3
    ec1c:	bfc8      	it	gt
    ec1e:	3101      	addgt	r1, #1
    ec20:	f7ff fe6e 	bl	e900 <_Balloc>
    ec24:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ec28:	f100 0b14 	add.w	fp, r0, #20
    ec2c:	3314      	adds	r3, #20
    ec2e:	9003      	str	r0, [sp, #12]
    ec30:	459b      	cmp	fp, r3
    ec32:	9304      	str	r3, [sp, #16]
    ec34:	d206      	bcs.n	ec44 <__multiply+0x54>
    ec36:	9904      	ldr	r1, [sp, #16]
    ec38:	465b      	mov	r3, fp
    ec3a:	2200      	movs	r2, #0
    ec3c:	f843 2b04 	str.w	r2, [r3], #4
    ec40:	4299      	cmp	r1, r3
    ec42:	d8fb      	bhi.n	ec3c <__multiply+0x4c>
    ec44:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    ec48:	f106 0914 	add.w	r9, r6, #20
    ec4c:	f108 0814 	add.w	r8, r8, #20
    ec50:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    ec54:	3514      	adds	r5, #20
    ec56:	45c1      	cmp	r9, r8
    ec58:	f8cd 8004 	str.w	r8, [sp, #4]
    ec5c:	f10c 0c14 	add.w	ip, ip, #20
    ec60:	9502      	str	r5, [sp, #8]
    ec62:	d24b      	bcs.n	ecfc <__multiply+0x10c>
    ec64:	f04f 0a00 	mov.w	sl, #0
    ec68:	9405      	str	r4, [sp, #20]
    ec6a:	f859 400a 	ldr.w	r4, [r9, sl]
    ec6e:	eb0a 080b 	add.w	r8, sl, fp
    ec72:	b2a0      	uxth	r0, r4
    ec74:	b1d8      	cbz	r0, ecae <__multiply+0xbe>
    ec76:	9a02      	ldr	r2, [sp, #8]
    ec78:	4643      	mov	r3, r8
    ec7a:	2400      	movs	r4, #0
    ec7c:	f852 5b04 	ldr.w	r5, [r2], #4
    ec80:	6819      	ldr	r1, [r3, #0]
    ec82:	b2af      	uxth	r7, r5
    ec84:	0c2d      	lsrs	r5, r5, #16
    ec86:	b28e      	uxth	r6, r1
    ec88:	0c09      	lsrs	r1, r1, #16
    ec8a:	fb00 6607 	mla	r6, r0, r7, r6
    ec8e:	fb00 1105 	mla	r1, r0, r5, r1
    ec92:	1936      	adds	r6, r6, r4
    ec94:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    ec98:	b2b6      	uxth	r6, r6
    ec9a:	0c0c      	lsrs	r4, r1, #16
    ec9c:	4594      	cmp	ip, r2
    ec9e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    eca2:	f843 6b04 	str.w	r6, [r3], #4
    eca6:	d8e9      	bhi.n	ec7c <__multiply+0x8c>
    eca8:	601c      	str	r4, [r3, #0]
    ecaa:	f859 400a 	ldr.w	r4, [r9, sl]
    ecae:	0c24      	lsrs	r4, r4, #16
    ecb0:	d01c      	beq.n	ecec <__multiply+0xfc>
    ecb2:	f85b 200a 	ldr.w	r2, [fp, sl]
    ecb6:	4641      	mov	r1, r8
    ecb8:	9b02      	ldr	r3, [sp, #8]
    ecba:	2500      	movs	r5, #0
    ecbc:	4610      	mov	r0, r2
    ecbe:	881e      	ldrh	r6, [r3, #0]
    ecc0:	b297      	uxth	r7, r2
    ecc2:	fb06 5504 	mla	r5, r6, r4, r5
    ecc6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    ecca:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    ecce:	600f      	str	r7, [r1, #0]
    ecd0:	f851 0f04 	ldr.w	r0, [r1, #4]!
    ecd4:	f853 2b04 	ldr.w	r2, [r3], #4
    ecd8:	b286      	uxth	r6, r0
    ecda:	0c12      	lsrs	r2, r2, #16
    ecdc:	fb02 6204 	mla	r2, r2, r4, r6
    ece0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    ece4:	0c15      	lsrs	r5, r2, #16
    ece6:	459c      	cmp	ip, r3
    ece8:	d8e9      	bhi.n	ecbe <__multiply+0xce>
    ecea:	600a      	str	r2, [r1, #0]
    ecec:	f10a 0a04 	add.w	sl, sl, #4
    ecf0:	9a01      	ldr	r2, [sp, #4]
    ecf2:	eb0a 0309 	add.w	r3, sl, r9
    ecf6:	429a      	cmp	r2, r3
    ecf8:	d8b7      	bhi.n	ec6a <__multiply+0x7a>
    ecfa:	9c05      	ldr	r4, [sp, #20]
    ecfc:	2c00      	cmp	r4, #0
    ecfe:	dd0b      	ble.n	ed18 <__multiply+0x128>
    ed00:	9a04      	ldr	r2, [sp, #16]
    ed02:	f852 3c04 	ldr.w	r3, [r2, #-4]
    ed06:	b93b      	cbnz	r3, ed18 <__multiply+0x128>
    ed08:	4613      	mov	r3, r2
    ed0a:	e003      	b.n	ed14 <__multiply+0x124>
    ed0c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    ed10:	3b04      	subs	r3, #4
    ed12:	b90a      	cbnz	r2, ed18 <__multiply+0x128>
    ed14:	3c01      	subs	r4, #1
    ed16:	d1f9      	bne.n	ed0c <__multiply+0x11c>
    ed18:	9b03      	ldr	r3, [sp, #12]
    ed1a:	4618      	mov	r0, r3
    ed1c:	611c      	str	r4, [r3, #16]
    ed1e:	b007      	add	sp, #28
    ed20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000ed24 <__i2b>:
    ed24:	b510      	push	{r4, lr}
    ed26:	460c      	mov	r4, r1
    ed28:	2101      	movs	r1, #1
    ed2a:	f7ff fde9 	bl	e900 <_Balloc>
    ed2e:	2201      	movs	r2, #1
    ed30:	6144      	str	r4, [r0, #20]
    ed32:	6102      	str	r2, [r0, #16]
    ed34:	bd10      	pop	{r4, pc}
    ed36:	bf00      	nop

0000ed38 <__multadd>:
    ed38:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    ed3c:	460d      	mov	r5, r1
    ed3e:	2100      	movs	r1, #0
    ed40:	4606      	mov	r6, r0
    ed42:	692c      	ldr	r4, [r5, #16]
    ed44:	b083      	sub	sp, #12
    ed46:	f105 0814 	add.w	r8, r5, #20
    ed4a:	4608      	mov	r0, r1
    ed4c:	f858 7001 	ldr.w	r7, [r8, r1]
    ed50:	3001      	adds	r0, #1
    ed52:	fa1f fa87 	uxth.w	sl, r7
    ed56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    ed5a:	fb0a 3302 	mla	r3, sl, r2, r3
    ed5e:	fb0c fc02 	mul.w	ip, ip, r2
    ed62:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    ed66:	b29b      	uxth	r3, r3
    ed68:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    ed6c:	f848 3001 	str.w	r3, [r8, r1]
    ed70:	3104      	adds	r1, #4
    ed72:	4284      	cmp	r4, r0
    ed74:	ea4f 431c 	mov.w	r3, ip, lsr #16
    ed78:	dce8      	bgt.n	ed4c <__multadd+0x14>
    ed7a:	b13b      	cbz	r3, ed8c <__multadd+0x54>
    ed7c:	68aa      	ldr	r2, [r5, #8]
    ed7e:	4294      	cmp	r4, r2
    ed80:	da08      	bge.n	ed94 <__multadd+0x5c>
    ed82:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    ed86:	3401      	adds	r4, #1
    ed88:	612c      	str	r4, [r5, #16]
    ed8a:	6153      	str	r3, [r2, #20]
    ed8c:	4628      	mov	r0, r5
    ed8e:	b003      	add	sp, #12
    ed90:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    ed94:	6869      	ldr	r1, [r5, #4]
    ed96:	4630      	mov	r0, r6
    ed98:	9301      	str	r3, [sp, #4]
    ed9a:	3101      	adds	r1, #1
    ed9c:	f7ff fdb0 	bl	e900 <_Balloc>
    eda0:	692a      	ldr	r2, [r5, #16]
    eda2:	f105 010c 	add.w	r1, r5, #12
    eda6:	3202      	adds	r2, #2
    eda8:	0092      	lsls	r2, r2, #2
    edaa:	4607      	mov	r7, r0
    edac:	300c      	adds	r0, #12
    edae:	f7ff fa6d 	bl	e28c <memcpy>
    edb2:	4629      	mov	r1, r5
    edb4:	4630      	mov	r0, r6
    edb6:	463d      	mov	r5, r7
    edb8:	f7ff fd86 	bl	e8c8 <_Bfree>
    edbc:	9b01      	ldr	r3, [sp, #4]
    edbe:	e7e0      	b.n	ed82 <__multadd+0x4a>

0000edc0 <__pow5mult>:
    edc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    edc4:	4615      	mov	r5, r2
    edc6:	f012 0203 	ands.w	r2, r2, #3
    edca:	4604      	mov	r4, r0
    edcc:	4688      	mov	r8, r1
    edce:	d12c      	bne.n	ee2a <__pow5mult+0x6a>
    edd0:	10ad      	asrs	r5, r5, #2
    edd2:	d01e      	beq.n	ee12 <__pow5mult+0x52>
    edd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
    edd6:	2e00      	cmp	r6, #0
    edd8:	d034      	beq.n	ee44 <__pow5mult+0x84>
    edda:	68b7      	ldr	r7, [r6, #8]
    eddc:	2f00      	cmp	r7, #0
    edde:	d03b      	beq.n	ee58 <__pow5mult+0x98>
    ede0:	f015 0f01 	tst.w	r5, #1
    ede4:	d108      	bne.n	edf8 <__pow5mult+0x38>
    ede6:	106d      	asrs	r5, r5, #1
    ede8:	d013      	beq.n	ee12 <__pow5mult+0x52>
    edea:	683e      	ldr	r6, [r7, #0]
    edec:	b1a6      	cbz	r6, ee18 <__pow5mult+0x58>
    edee:	4630      	mov	r0, r6
    edf0:	4607      	mov	r7, r0
    edf2:	f015 0f01 	tst.w	r5, #1
    edf6:	d0f6      	beq.n	ede6 <__pow5mult+0x26>
    edf8:	4641      	mov	r1, r8
    edfa:	463a      	mov	r2, r7
    edfc:	4620      	mov	r0, r4
    edfe:	f7ff fef7 	bl	ebf0 <__multiply>
    ee02:	4641      	mov	r1, r8
    ee04:	4606      	mov	r6, r0
    ee06:	4620      	mov	r0, r4
    ee08:	f7ff fd5e 	bl	e8c8 <_Bfree>
    ee0c:	106d      	asrs	r5, r5, #1
    ee0e:	46b0      	mov	r8, r6
    ee10:	d1eb      	bne.n	edea <__pow5mult+0x2a>
    ee12:	4640      	mov	r0, r8
    ee14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ee18:	4639      	mov	r1, r7
    ee1a:	463a      	mov	r2, r7
    ee1c:	4620      	mov	r0, r4
    ee1e:	f7ff fee7 	bl	ebf0 <__multiply>
    ee22:	6038      	str	r0, [r7, #0]
    ee24:	4607      	mov	r7, r0
    ee26:	6006      	str	r6, [r0, #0]
    ee28:	e7e3      	b.n	edf2 <__pow5mult+0x32>
    ee2a:	f642 2c68 	movw	ip, #10856	; 0x2a68
    ee2e:	2300      	movs	r3, #0
    ee30:	f2c0 0c01 	movt	ip, #1
    ee34:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    ee38:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    ee3c:	f7ff ff7c 	bl	ed38 <__multadd>
    ee40:	4680      	mov	r8, r0
    ee42:	e7c5      	b.n	edd0 <__pow5mult+0x10>
    ee44:	2010      	movs	r0, #16
    ee46:	f7fe fec3 	bl	dbd0 <malloc>
    ee4a:	2300      	movs	r3, #0
    ee4c:	4606      	mov	r6, r0
    ee4e:	6260      	str	r0, [r4, #36]	; 0x24
    ee50:	60c3      	str	r3, [r0, #12]
    ee52:	6043      	str	r3, [r0, #4]
    ee54:	6083      	str	r3, [r0, #8]
    ee56:	6003      	str	r3, [r0, #0]
    ee58:	4620      	mov	r0, r4
    ee5a:	f240 2171 	movw	r1, #625	; 0x271
    ee5e:	f7ff ff61 	bl	ed24 <__i2b>
    ee62:	2300      	movs	r3, #0
    ee64:	60b0      	str	r0, [r6, #8]
    ee66:	4607      	mov	r7, r0
    ee68:	6003      	str	r3, [r0, #0]
    ee6a:	e7b9      	b.n	ede0 <__pow5mult+0x20>

0000ee6c <__s2b>:
    ee6c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    ee70:	461e      	mov	r6, r3
    ee72:	f648 6339 	movw	r3, #36409	; 0x8e39
    ee76:	f106 0c08 	add.w	ip, r6, #8
    ee7a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    ee7e:	4688      	mov	r8, r1
    ee80:	4605      	mov	r5, r0
    ee82:	4617      	mov	r7, r2
    ee84:	fb83 130c 	smull	r1, r3, r3, ip
    ee88:	ea4f 7cec 	mov.w	ip, ip, asr #31
    ee8c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    ee90:	f1bc 0f01 	cmp.w	ip, #1
    ee94:	dd35      	ble.n	ef02 <__s2b+0x96>
    ee96:	2100      	movs	r1, #0
    ee98:	2201      	movs	r2, #1
    ee9a:	0052      	lsls	r2, r2, #1
    ee9c:	3101      	adds	r1, #1
    ee9e:	4594      	cmp	ip, r2
    eea0:	dcfb      	bgt.n	ee9a <__s2b+0x2e>
    eea2:	4628      	mov	r0, r5
    eea4:	f7ff fd2c 	bl	e900 <_Balloc>
    eea8:	9b08      	ldr	r3, [sp, #32]
    eeaa:	6143      	str	r3, [r0, #20]
    eeac:	2301      	movs	r3, #1
    eeae:	2f09      	cmp	r7, #9
    eeb0:	6103      	str	r3, [r0, #16]
    eeb2:	dd22      	ble.n	eefa <__s2b+0x8e>
    eeb4:	f108 0a09 	add.w	sl, r8, #9
    eeb8:	2409      	movs	r4, #9
    eeba:	f818 3004 	ldrb.w	r3, [r8, r4]
    eebe:	4601      	mov	r1, r0
    eec0:	220a      	movs	r2, #10
    eec2:	3401      	adds	r4, #1
    eec4:	3b30      	subs	r3, #48	; 0x30
    eec6:	4628      	mov	r0, r5
    eec8:	f7ff ff36 	bl	ed38 <__multadd>
    eecc:	42a7      	cmp	r7, r4
    eece:	dcf4      	bgt.n	eeba <__s2b+0x4e>
    eed0:	eb0a 0807 	add.w	r8, sl, r7
    eed4:	f1a8 0808 	sub.w	r8, r8, #8
    eed8:	42be      	cmp	r6, r7
    eeda:	dd0c      	ble.n	eef6 <__s2b+0x8a>
    eedc:	2400      	movs	r4, #0
    eede:	f818 3004 	ldrb.w	r3, [r8, r4]
    eee2:	4601      	mov	r1, r0
    eee4:	3401      	adds	r4, #1
    eee6:	220a      	movs	r2, #10
    eee8:	3b30      	subs	r3, #48	; 0x30
    eeea:	4628      	mov	r0, r5
    eeec:	f7ff ff24 	bl	ed38 <__multadd>
    eef0:	19e3      	adds	r3, r4, r7
    eef2:	429e      	cmp	r6, r3
    eef4:	dcf3      	bgt.n	eede <__s2b+0x72>
    eef6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    eefa:	f108 080a 	add.w	r8, r8, #10
    eefe:	2709      	movs	r7, #9
    ef00:	e7ea      	b.n	eed8 <__s2b+0x6c>
    ef02:	2100      	movs	r1, #0
    ef04:	e7cd      	b.n	eea2 <__s2b+0x36>
    ef06:	bf00      	nop

0000ef08 <_realloc_r>:
    ef08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ef0c:	4691      	mov	r9, r2
    ef0e:	b083      	sub	sp, #12
    ef10:	4607      	mov	r7, r0
    ef12:	460e      	mov	r6, r1
    ef14:	2900      	cmp	r1, #0
    ef16:	f000 813a 	beq.w	f18e <_realloc_r+0x286>
    ef1a:	f1a1 0808 	sub.w	r8, r1, #8
    ef1e:	f109 040b 	add.w	r4, r9, #11
    ef22:	f7ff fb41 	bl	e5a8 <__malloc_lock>
    ef26:	2c16      	cmp	r4, #22
    ef28:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ef2c:	460b      	mov	r3, r1
    ef2e:	f200 80a0 	bhi.w	f072 <_realloc_r+0x16a>
    ef32:	2210      	movs	r2, #16
    ef34:	2500      	movs	r5, #0
    ef36:	4614      	mov	r4, r2
    ef38:	454c      	cmp	r4, r9
    ef3a:	bf38      	it	cc
    ef3c:	f045 0501 	orrcc.w	r5, r5, #1
    ef40:	2d00      	cmp	r5, #0
    ef42:	f040 812a 	bne.w	f19a <_realloc_r+0x292>
    ef46:	f021 0a03 	bic.w	sl, r1, #3
    ef4a:	4592      	cmp	sl, r2
    ef4c:	bfa2      	ittt	ge
    ef4e:	4640      	movge	r0, r8
    ef50:	4655      	movge	r5, sl
    ef52:	f108 0808 	addge.w	r8, r8, #8
    ef56:	da75      	bge.n	f044 <_realloc_r+0x13c>
    ef58:	f240 1378 	movw	r3, #376	; 0x178
    ef5c:	eb08 000a 	add.w	r0, r8, sl
    ef60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef64:	f8d3 e008 	ldr.w	lr, [r3, #8]
    ef68:	4586      	cmp	lr, r0
    ef6a:	f000 811a 	beq.w	f1a2 <_realloc_r+0x29a>
    ef6e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    ef72:	f02c 0b01 	bic.w	fp, ip, #1
    ef76:	4483      	add	fp, r0
    ef78:	f8db b004 	ldr.w	fp, [fp, #4]
    ef7c:	f01b 0f01 	tst.w	fp, #1
    ef80:	d07c      	beq.n	f07c <_realloc_r+0x174>
    ef82:	46ac      	mov	ip, r5
    ef84:	4628      	mov	r0, r5
    ef86:	f011 0f01 	tst.w	r1, #1
    ef8a:	f040 809b 	bne.w	f0c4 <_realloc_r+0x1bc>
    ef8e:	f856 1c08 	ldr.w	r1, [r6, #-8]
    ef92:	ebc1 0b08 	rsb	fp, r1, r8
    ef96:	f8db 5004 	ldr.w	r5, [fp, #4]
    ef9a:	f025 0503 	bic.w	r5, r5, #3
    ef9e:	2800      	cmp	r0, #0
    efa0:	f000 80dd 	beq.w	f15e <_realloc_r+0x256>
    efa4:	4570      	cmp	r0, lr
    efa6:	f000 811f 	beq.w	f1e8 <_realloc_r+0x2e0>
    efaa:	eb05 030a 	add.w	r3, r5, sl
    efae:	eb0c 0503 	add.w	r5, ip, r3
    efb2:	4295      	cmp	r5, r2
    efb4:	bfb8      	it	lt
    efb6:	461d      	movlt	r5, r3
    efb8:	f2c0 80d2 	blt.w	f160 <_realloc_r+0x258>
    efbc:	6881      	ldr	r1, [r0, #8]
    efbe:	465b      	mov	r3, fp
    efc0:	68c0      	ldr	r0, [r0, #12]
    efc2:	f1aa 0204 	sub.w	r2, sl, #4
    efc6:	2a24      	cmp	r2, #36	; 0x24
    efc8:	6081      	str	r1, [r0, #8]
    efca:	60c8      	str	r0, [r1, #12]
    efcc:	f853 1f08 	ldr.w	r1, [r3, #8]!
    efd0:	f8db 000c 	ldr.w	r0, [fp, #12]
    efd4:	6081      	str	r1, [r0, #8]
    efd6:	60c8      	str	r0, [r1, #12]
    efd8:	f200 80d0 	bhi.w	f17c <_realloc_r+0x274>
    efdc:	2a13      	cmp	r2, #19
    efde:	469c      	mov	ip, r3
    efe0:	d921      	bls.n	f026 <_realloc_r+0x11e>
    efe2:	4631      	mov	r1, r6
    efe4:	f10b 0c10 	add.w	ip, fp, #16
    efe8:	f851 0b04 	ldr.w	r0, [r1], #4
    efec:	f8cb 0008 	str.w	r0, [fp, #8]
    eff0:	6870      	ldr	r0, [r6, #4]
    eff2:	1d0e      	adds	r6, r1, #4
    eff4:	2a1b      	cmp	r2, #27
    eff6:	f8cb 000c 	str.w	r0, [fp, #12]
    effa:	d914      	bls.n	f026 <_realloc_r+0x11e>
    effc:	6848      	ldr	r0, [r1, #4]
    effe:	1d31      	adds	r1, r6, #4
    f000:	f10b 0c18 	add.w	ip, fp, #24
    f004:	f8cb 0010 	str.w	r0, [fp, #16]
    f008:	6870      	ldr	r0, [r6, #4]
    f00a:	1d0e      	adds	r6, r1, #4
    f00c:	2a24      	cmp	r2, #36	; 0x24
    f00e:	f8cb 0014 	str.w	r0, [fp, #20]
    f012:	d108      	bne.n	f026 <_realloc_r+0x11e>
    f014:	684a      	ldr	r2, [r1, #4]
    f016:	f10b 0c20 	add.w	ip, fp, #32
    f01a:	f8cb 2018 	str.w	r2, [fp, #24]
    f01e:	6872      	ldr	r2, [r6, #4]
    f020:	3608      	adds	r6, #8
    f022:	f8cb 201c 	str.w	r2, [fp, #28]
    f026:	4631      	mov	r1, r6
    f028:	4698      	mov	r8, r3
    f02a:	4662      	mov	r2, ip
    f02c:	4658      	mov	r0, fp
    f02e:	f851 3b04 	ldr.w	r3, [r1], #4
    f032:	f842 3b04 	str.w	r3, [r2], #4
    f036:	6873      	ldr	r3, [r6, #4]
    f038:	f8cc 3004 	str.w	r3, [ip, #4]
    f03c:	684b      	ldr	r3, [r1, #4]
    f03e:	6053      	str	r3, [r2, #4]
    f040:	f8db 3004 	ldr.w	r3, [fp, #4]
    f044:	ebc4 0c05 	rsb	ip, r4, r5
    f048:	f1bc 0f0f 	cmp.w	ip, #15
    f04c:	d826      	bhi.n	f09c <_realloc_r+0x194>
    f04e:	1942      	adds	r2, r0, r5
    f050:	f003 0301 	and.w	r3, r3, #1
    f054:	ea43 0505 	orr.w	r5, r3, r5
    f058:	6045      	str	r5, [r0, #4]
    f05a:	6853      	ldr	r3, [r2, #4]
    f05c:	f043 0301 	orr.w	r3, r3, #1
    f060:	6053      	str	r3, [r2, #4]
    f062:	4638      	mov	r0, r7
    f064:	4645      	mov	r5, r8
    f066:	f7ff faa1 	bl	e5ac <__malloc_unlock>
    f06a:	4628      	mov	r0, r5
    f06c:	b003      	add	sp, #12
    f06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f072:	f024 0407 	bic.w	r4, r4, #7
    f076:	4622      	mov	r2, r4
    f078:	0fe5      	lsrs	r5, r4, #31
    f07a:	e75d      	b.n	ef38 <_realloc_r+0x30>
    f07c:	f02c 0c03 	bic.w	ip, ip, #3
    f080:	eb0c 050a 	add.w	r5, ip, sl
    f084:	4295      	cmp	r5, r2
    f086:	f6ff af7e 	blt.w	ef86 <_realloc_r+0x7e>
    f08a:	6882      	ldr	r2, [r0, #8]
    f08c:	460b      	mov	r3, r1
    f08e:	68c1      	ldr	r1, [r0, #12]
    f090:	4640      	mov	r0, r8
    f092:	f108 0808 	add.w	r8, r8, #8
    f096:	608a      	str	r2, [r1, #8]
    f098:	60d1      	str	r1, [r2, #12]
    f09a:	e7d3      	b.n	f044 <_realloc_r+0x13c>
    f09c:	1901      	adds	r1, r0, r4
    f09e:	f003 0301 	and.w	r3, r3, #1
    f0a2:	eb01 020c 	add.w	r2, r1, ip
    f0a6:	ea43 0404 	orr.w	r4, r3, r4
    f0aa:	f04c 0301 	orr.w	r3, ip, #1
    f0ae:	6044      	str	r4, [r0, #4]
    f0b0:	604b      	str	r3, [r1, #4]
    f0b2:	4638      	mov	r0, r7
    f0b4:	6853      	ldr	r3, [r2, #4]
    f0b6:	3108      	adds	r1, #8
    f0b8:	f043 0301 	orr.w	r3, r3, #1
    f0bc:	6053      	str	r3, [r2, #4]
    f0be:	f7fe f9ff 	bl	d4c0 <_free_r>
    f0c2:	e7ce      	b.n	f062 <_realloc_r+0x15a>
    f0c4:	4649      	mov	r1, r9
    f0c6:	4638      	mov	r0, r7
    f0c8:	f7fe fd8a 	bl	dbe0 <_malloc_r>
    f0cc:	4605      	mov	r5, r0
    f0ce:	2800      	cmp	r0, #0
    f0d0:	d041      	beq.n	f156 <_realloc_r+0x24e>
    f0d2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    f0d6:	f1a0 0208 	sub.w	r2, r0, #8
    f0da:	f023 0101 	bic.w	r1, r3, #1
    f0de:	4441      	add	r1, r8
    f0e0:	428a      	cmp	r2, r1
    f0e2:	f000 80d7 	beq.w	f294 <_realloc_r+0x38c>
    f0e6:	f1aa 0204 	sub.w	r2, sl, #4
    f0ea:	4631      	mov	r1, r6
    f0ec:	2a24      	cmp	r2, #36	; 0x24
    f0ee:	d878      	bhi.n	f1e2 <_realloc_r+0x2da>
    f0f0:	2a13      	cmp	r2, #19
    f0f2:	4603      	mov	r3, r0
    f0f4:	d921      	bls.n	f13a <_realloc_r+0x232>
    f0f6:	4634      	mov	r4, r6
    f0f8:	f854 3b04 	ldr.w	r3, [r4], #4
    f0fc:	1d21      	adds	r1, r4, #4
    f0fe:	f840 3b04 	str.w	r3, [r0], #4
    f102:	1d03      	adds	r3, r0, #4
    f104:	f8d6 c004 	ldr.w	ip, [r6, #4]
    f108:	2a1b      	cmp	r2, #27
    f10a:	f8c5 c004 	str.w	ip, [r5, #4]
    f10e:	d914      	bls.n	f13a <_realloc_r+0x232>
    f110:	f8d4 e004 	ldr.w	lr, [r4, #4]
    f114:	1d1c      	adds	r4, r3, #4
    f116:	f101 0c04 	add.w	ip, r1, #4
    f11a:	f8c0 e004 	str.w	lr, [r0, #4]
    f11e:	6848      	ldr	r0, [r1, #4]
    f120:	f10c 0104 	add.w	r1, ip, #4
    f124:	6058      	str	r0, [r3, #4]
    f126:	1d23      	adds	r3, r4, #4
    f128:	2a24      	cmp	r2, #36	; 0x24
    f12a:	d106      	bne.n	f13a <_realloc_r+0x232>
    f12c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    f130:	6062      	str	r2, [r4, #4]
    f132:	684a      	ldr	r2, [r1, #4]
    f134:	3108      	adds	r1, #8
    f136:	605a      	str	r2, [r3, #4]
    f138:	3308      	adds	r3, #8
    f13a:	4608      	mov	r0, r1
    f13c:	461a      	mov	r2, r3
    f13e:	f850 4b04 	ldr.w	r4, [r0], #4
    f142:	f842 4b04 	str.w	r4, [r2], #4
    f146:	6849      	ldr	r1, [r1, #4]
    f148:	6059      	str	r1, [r3, #4]
    f14a:	6843      	ldr	r3, [r0, #4]
    f14c:	6053      	str	r3, [r2, #4]
    f14e:	4631      	mov	r1, r6
    f150:	4638      	mov	r0, r7
    f152:	f7fe f9b5 	bl	d4c0 <_free_r>
    f156:	4638      	mov	r0, r7
    f158:	f7ff fa28 	bl	e5ac <__malloc_unlock>
    f15c:	e785      	b.n	f06a <_realloc_r+0x162>
    f15e:	4455      	add	r5, sl
    f160:	4295      	cmp	r5, r2
    f162:	dbaf      	blt.n	f0c4 <_realloc_r+0x1bc>
    f164:	465b      	mov	r3, fp
    f166:	f8db 000c 	ldr.w	r0, [fp, #12]
    f16a:	f1aa 0204 	sub.w	r2, sl, #4
    f16e:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f172:	2a24      	cmp	r2, #36	; 0x24
    f174:	6081      	str	r1, [r0, #8]
    f176:	60c8      	str	r0, [r1, #12]
    f178:	f67f af30 	bls.w	efdc <_realloc_r+0xd4>
    f17c:	4618      	mov	r0, r3
    f17e:	4631      	mov	r1, r6
    f180:	4698      	mov	r8, r3
    f182:	f7ff f94b 	bl	e41c <memmove>
    f186:	4658      	mov	r0, fp
    f188:	f8db 3004 	ldr.w	r3, [fp, #4]
    f18c:	e75a      	b.n	f044 <_realloc_r+0x13c>
    f18e:	4611      	mov	r1, r2
    f190:	b003      	add	sp, #12
    f192:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f196:	f7fe bd23 	b.w	dbe0 <_malloc_r>
    f19a:	230c      	movs	r3, #12
    f19c:	2500      	movs	r5, #0
    f19e:	603b      	str	r3, [r7, #0]
    f1a0:	e763      	b.n	f06a <_realloc_r+0x162>
    f1a2:	f8de 5004 	ldr.w	r5, [lr, #4]
    f1a6:	f104 0b10 	add.w	fp, r4, #16
    f1aa:	f025 0c03 	bic.w	ip, r5, #3
    f1ae:	eb0c 000a 	add.w	r0, ip, sl
    f1b2:	4558      	cmp	r0, fp
    f1b4:	bfb8      	it	lt
    f1b6:	4670      	movlt	r0, lr
    f1b8:	f6ff aee5 	blt.w	ef86 <_realloc_r+0x7e>
    f1bc:	eb08 0204 	add.w	r2, r8, r4
    f1c0:	1b01      	subs	r1, r0, r4
    f1c2:	f041 0101 	orr.w	r1, r1, #1
    f1c6:	609a      	str	r2, [r3, #8]
    f1c8:	6051      	str	r1, [r2, #4]
    f1ca:	4638      	mov	r0, r7
    f1cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f1d0:	4635      	mov	r5, r6
    f1d2:	f001 0301 	and.w	r3, r1, #1
    f1d6:	431c      	orrs	r4, r3
    f1d8:	f8c8 4004 	str.w	r4, [r8, #4]
    f1dc:	f7ff f9e6 	bl	e5ac <__malloc_unlock>
    f1e0:	e743      	b.n	f06a <_realloc_r+0x162>
    f1e2:	f7ff f91b 	bl	e41c <memmove>
    f1e6:	e7b2      	b.n	f14e <_realloc_r+0x246>
    f1e8:	4455      	add	r5, sl
    f1ea:	f104 0110 	add.w	r1, r4, #16
    f1ee:	44ac      	add	ip, r5
    f1f0:	458c      	cmp	ip, r1
    f1f2:	dbb5      	blt.n	f160 <_realloc_r+0x258>
    f1f4:	465d      	mov	r5, fp
    f1f6:	f8db 000c 	ldr.w	r0, [fp, #12]
    f1fa:	f1aa 0204 	sub.w	r2, sl, #4
    f1fe:	f855 1f08 	ldr.w	r1, [r5, #8]!
    f202:	2a24      	cmp	r2, #36	; 0x24
    f204:	6081      	str	r1, [r0, #8]
    f206:	60c8      	str	r0, [r1, #12]
    f208:	d84c      	bhi.n	f2a4 <_realloc_r+0x39c>
    f20a:	2a13      	cmp	r2, #19
    f20c:	4628      	mov	r0, r5
    f20e:	d924      	bls.n	f25a <_realloc_r+0x352>
    f210:	4631      	mov	r1, r6
    f212:	f10b 0010 	add.w	r0, fp, #16
    f216:	f851 eb04 	ldr.w	lr, [r1], #4
    f21a:	f8cb e008 	str.w	lr, [fp, #8]
    f21e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f222:	1d0e      	adds	r6, r1, #4
    f224:	2a1b      	cmp	r2, #27
    f226:	f8cb e00c 	str.w	lr, [fp, #12]
    f22a:	d916      	bls.n	f25a <_realloc_r+0x352>
    f22c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    f230:	1d31      	adds	r1, r6, #4
    f232:	f10b 0018 	add.w	r0, fp, #24
    f236:	f8cb e010 	str.w	lr, [fp, #16]
    f23a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f23e:	1d0e      	adds	r6, r1, #4
    f240:	2a24      	cmp	r2, #36	; 0x24
    f242:	f8cb e014 	str.w	lr, [fp, #20]
    f246:	d108      	bne.n	f25a <_realloc_r+0x352>
    f248:	684a      	ldr	r2, [r1, #4]
    f24a:	f10b 0020 	add.w	r0, fp, #32
    f24e:	f8cb 2018 	str.w	r2, [fp, #24]
    f252:	6872      	ldr	r2, [r6, #4]
    f254:	3608      	adds	r6, #8
    f256:	f8cb 201c 	str.w	r2, [fp, #28]
    f25a:	4631      	mov	r1, r6
    f25c:	4602      	mov	r2, r0
    f25e:	f851 eb04 	ldr.w	lr, [r1], #4
    f262:	f842 eb04 	str.w	lr, [r2], #4
    f266:	6876      	ldr	r6, [r6, #4]
    f268:	6046      	str	r6, [r0, #4]
    f26a:	6849      	ldr	r1, [r1, #4]
    f26c:	6051      	str	r1, [r2, #4]
    f26e:	eb0b 0204 	add.w	r2, fp, r4
    f272:	ebc4 010c 	rsb	r1, r4, ip
    f276:	f041 0101 	orr.w	r1, r1, #1
    f27a:	609a      	str	r2, [r3, #8]
    f27c:	6051      	str	r1, [r2, #4]
    f27e:	4638      	mov	r0, r7
    f280:	f8db 1004 	ldr.w	r1, [fp, #4]
    f284:	f001 0301 	and.w	r3, r1, #1
    f288:	431c      	orrs	r4, r3
    f28a:	f8cb 4004 	str.w	r4, [fp, #4]
    f28e:	f7ff f98d 	bl	e5ac <__malloc_unlock>
    f292:	e6ea      	b.n	f06a <_realloc_r+0x162>
    f294:	6855      	ldr	r5, [r2, #4]
    f296:	4640      	mov	r0, r8
    f298:	f108 0808 	add.w	r8, r8, #8
    f29c:	f025 0503 	bic.w	r5, r5, #3
    f2a0:	4455      	add	r5, sl
    f2a2:	e6cf      	b.n	f044 <_realloc_r+0x13c>
    f2a4:	4631      	mov	r1, r6
    f2a6:	4628      	mov	r0, r5
    f2a8:	9300      	str	r3, [sp, #0]
    f2aa:	f8cd c004 	str.w	ip, [sp, #4]
    f2ae:	f7ff f8b5 	bl	e41c <memmove>
    f2b2:	f8dd c004 	ldr.w	ip, [sp, #4]
    f2b6:	9b00      	ldr	r3, [sp, #0]
    f2b8:	e7d9      	b.n	f26e <_realloc_r+0x366>
    f2ba:	bf00      	nop

0000f2bc <__isinfd>:
    f2bc:	4602      	mov	r2, r0
    f2be:	4240      	negs	r0, r0
    f2c0:	ea40 0302 	orr.w	r3, r0, r2
    f2c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f2c8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    f2cc:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    f2d0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    f2d4:	4258      	negs	r0, r3
    f2d6:	ea40 0303 	orr.w	r3, r0, r3
    f2da:	17d8      	asrs	r0, r3, #31
    f2dc:	3001      	adds	r0, #1
    f2de:	4770      	bx	lr

0000f2e0 <__isnand>:
    f2e0:	4602      	mov	r2, r0
    f2e2:	4240      	negs	r0, r0
    f2e4:	4310      	orrs	r0, r2
    f2e6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f2ea:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    f2ee:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    f2f2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    f2f6:	0fc0      	lsrs	r0, r0, #31
    f2f8:	4770      	bx	lr
    f2fa:	bf00      	nop

0000f2fc <_sbrk_r>:
    f2fc:	b538      	push	{r3, r4, r5, lr}
    f2fe:	f240 7480 	movw	r4, #1920	; 0x780
    f302:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f306:	4605      	mov	r5, r0
    f308:	4608      	mov	r0, r1
    f30a:	2300      	movs	r3, #0
    f30c:	6023      	str	r3, [r4, #0]
    f30e:	f7f7 ffa3 	bl	7258 <_sbrk>
    f312:	f1b0 3fff 	cmp.w	r0, #4294967295
    f316:	d000      	beq.n	f31a <_sbrk_r+0x1e>
    f318:	bd38      	pop	{r3, r4, r5, pc}
    f31a:	6823      	ldr	r3, [r4, #0]
    f31c:	2b00      	cmp	r3, #0
    f31e:	d0fb      	beq.n	f318 <_sbrk_r+0x1c>
    f320:	602b      	str	r3, [r5, #0]
    f322:	bd38      	pop	{r3, r4, r5, pc}

0000f324 <__sccl>:
    f324:	4602      	mov	r2, r0
    f326:	4608      	mov	r0, r1
    f328:	b470      	push	{r4, r5, r6}
    f32a:	f810 4b01 	ldrb.w	r4, [r0], #1
    f32e:	2c5e      	cmp	r4, #94	; 0x5e
    f330:	d02e      	beq.n	f390 <__sccl+0x6c>
    f332:	2100      	movs	r1, #0
    f334:	2300      	movs	r3, #0
    f336:	54d1      	strb	r1, [r2, r3]
    f338:	3301      	adds	r3, #1
    f33a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    f33e:	d1fa      	bne.n	f336 <__sccl+0x12>
    f340:	b18c      	cbz	r4, f366 <__sccl+0x42>
    f342:	f081 0c01 	eor.w	ip, r1, #1
    f346:	4601      	mov	r1, r0
    f348:	f802 c004 	strb.w	ip, [r2, r4]
    f34c:	4608      	mov	r0, r1
    f34e:	f810 3b01 	ldrb.w	r3, [r0], #1
    f352:	2b2d      	cmp	r3, #45	; 0x2d
    f354:	d009      	beq.n	f36a <__sccl+0x46>
    f356:	2b5d      	cmp	r3, #93	; 0x5d
    f358:	d001      	beq.n	f35e <__sccl+0x3a>
    f35a:	b913      	cbnz	r3, f362 <__sccl+0x3e>
    f35c:	4608      	mov	r0, r1
    f35e:	bc70      	pop	{r4, r5, r6}
    f360:	4770      	bx	lr
    f362:	461c      	mov	r4, r3
    f364:	e7ef      	b.n	f346 <__sccl+0x22>
    f366:	3801      	subs	r0, #1
    f368:	e7f9      	b.n	f35e <__sccl+0x3a>
    f36a:	784d      	ldrb	r5, [r1, #1]
    f36c:	2d5d      	cmp	r5, #93	; 0x5d
    f36e:	bf14      	ite	ne
    f370:	2600      	movne	r6, #0
    f372:	2601      	moveq	r6, #1
    f374:	42a5      	cmp	r5, r4
    f376:	bfb8      	it	lt
    f378:	f046 0601 	orrlt.w	r6, r6, #1
    f37c:	2e00      	cmp	r6, #0
    f37e:	d1f0      	bne.n	f362 <__sccl+0x3e>
    f380:	1913      	adds	r3, r2, r4
    f382:	3401      	adds	r4, #1
    f384:	f803 cf01 	strb.w	ip, [r3, #1]!
    f388:	42a5      	cmp	r5, r4
    f38a:	dcfa      	bgt.n	f382 <__sccl+0x5e>
    f38c:	3102      	adds	r1, #2
    f38e:	e7dd      	b.n	f34c <__sccl+0x28>
    f390:	784c      	ldrb	r4, [r1, #1]
    f392:	3001      	adds	r0, #1
    f394:	2101      	movs	r1, #1
    f396:	e7cd      	b.n	f334 <__sccl+0x10>

0000f398 <nanf>:
    f398:	f240 0000 	movw	r0, #0
    f39c:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    f3a0:	4770      	bx	lr
    f3a2:	bf00      	nop

0000f3a4 <__sclose>:
    f3a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f3a8:	f001 bcac 	b.w	10d04 <_close_r>

0000f3ac <__sseek>:
    f3ac:	b510      	push	{r4, lr}
    f3ae:	460c      	mov	r4, r1
    f3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f3b4:	f002 f8fc 	bl	115b0 <_lseek_r>
    f3b8:	89a3      	ldrh	r3, [r4, #12]
    f3ba:	f1b0 3fff 	cmp.w	r0, #4294967295
    f3be:	bf15      	itete	ne
    f3c0:	6560      	strne	r0, [r4, #84]	; 0x54
    f3c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    f3c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    f3ca:	81a3      	strheq	r3, [r4, #12]
    f3cc:	bf18      	it	ne
    f3ce:	81a3      	strhne	r3, [r4, #12]
    f3d0:	bd10      	pop	{r4, pc}
    f3d2:	bf00      	nop

0000f3d4 <__swrite>:
    f3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f3d8:	461d      	mov	r5, r3
    f3da:	898b      	ldrh	r3, [r1, #12]
    f3dc:	460c      	mov	r4, r1
    f3de:	4616      	mov	r6, r2
    f3e0:	4607      	mov	r7, r0
    f3e2:	f413 7f80 	tst.w	r3, #256	; 0x100
    f3e6:	d006      	beq.n	f3f6 <__swrite+0x22>
    f3e8:	2302      	movs	r3, #2
    f3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f3ee:	2200      	movs	r2, #0
    f3f0:	f002 f8de 	bl	115b0 <_lseek_r>
    f3f4:	89a3      	ldrh	r3, [r4, #12]
    f3f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f3fa:	4638      	mov	r0, r7
    f3fc:	81a3      	strh	r3, [r4, #12]
    f3fe:	4632      	mov	r2, r6
    f400:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    f404:	462b      	mov	r3, r5
    f406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f40a:	f7f7 bef7 	b.w	71fc <_write_r>
    f40e:	bf00      	nop

0000f410 <__sread>:
    f410:	b510      	push	{r4, lr}
    f412:	460c      	mov	r4, r1
    f414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f418:	f002 f8e0 	bl	115dc <_read_r>
    f41c:	2800      	cmp	r0, #0
    f41e:	db03      	blt.n	f428 <__sread+0x18>
    f420:	6d63      	ldr	r3, [r4, #84]	; 0x54
    f422:	181b      	adds	r3, r3, r0
    f424:	6563      	str	r3, [r4, #84]	; 0x54
    f426:	bd10      	pop	{r4, pc}
    f428:	89a3      	ldrh	r3, [r4, #12]
    f42a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    f42e:	81a3      	strh	r3, [r4, #12]
    f430:	bd10      	pop	{r4, pc}
    f432:	bf00      	nop

0000f434 <strcmp>:
    f434:	ea80 0201 	eor.w	r2, r0, r1
    f438:	f012 0f03 	tst.w	r2, #3
    f43c:	d13a      	bne.n	f4b4 <strcmp_unaligned>
    f43e:	f010 0203 	ands.w	r2, r0, #3
    f442:	f020 0003 	bic.w	r0, r0, #3
    f446:	f021 0103 	bic.w	r1, r1, #3
    f44a:	f850 cb04 	ldr.w	ip, [r0], #4
    f44e:	bf08      	it	eq
    f450:	f851 3b04 	ldreq.w	r3, [r1], #4
    f454:	d00d      	beq.n	f472 <strcmp+0x3e>
    f456:	f082 0203 	eor.w	r2, r2, #3
    f45a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    f45e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    f462:	fa23 f202 	lsr.w	r2, r3, r2
    f466:	f851 3b04 	ldr.w	r3, [r1], #4
    f46a:	ea4c 0c02 	orr.w	ip, ip, r2
    f46e:	ea43 0302 	orr.w	r3, r3, r2
    f472:	bf00      	nop
    f474:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    f478:	459c      	cmp	ip, r3
    f47a:	bf01      	itttt	eq
    f47c:	ea22 020c 	biceq.w	r2, r2, ip
    f480:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    f484:	f850 cb04 	ldreq.w	ip, [r0], #4
    f488:	f851 3b04 	ldreq.w	r3, [r1], #4
    f48c:	d0f2      	beq.n	f474 <strcmp+0x40>
    f48e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    f492:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    f496:	2801      	cmp	r0, #1
    f498:	bf28      	it	cs
    f49a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    f49e:	bf08      	it	eq
    f4a0:	0a1b      	lsreq	r3, r3, #8
    f4a2:	d0f4      	beq.n	f48e <strcmp+0x5a>
    f4a4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    f4a8:	ea4f 6010 	mov.w	r0, r0, lsr #24
    f4ac:	eba0 0003 	sub.w	r0, r0, r3
    f4b0:	4770      	bx	lr
    f4b2:	bf00      	nop

0000f4b4 <strcmp_unaligned>:
    f4b4:	f010 0f03 	tst.w	r0, #3
    f4b8:	d00a      	beq.n	f4d0 <strcmp_unaligned+0x1c>
    f4ba:	f810 2b01 	ldrb.w	r2, [r0], #1
    f4be:	f811 3b01 	ldrb.w	r3, [r1], #1
    f4c2:	2a01      	cmp	r2, #1
    f4c4:	bf28      	it	cs
    f4c6:	429a      	cmpcs	r2, r3
    f4c8:	d0f4      	beq.n	f4b4 <strcmp_unaligned>
    f4ca:	eba2 0003 	sub.w	r0, r2, r3
    f4ce:	4770      	bx	lr
    f4d0:	f84d 5d04 	str.w	r5, [sp, #-4]!
    f4d4:	f84d 4d04 	str.w	r4, [sp, #-4]!
    f4d8:	f04f 0201 	mov.w	r2, #1
    f4dc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    f4e0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    f4e4:	f001 0c03 	and.w	ip, r1, #3
    f4e8:	f021 0103 	bic.w	r1, r1, #3
    f4ec:	f850 4b04 	ldr.w	r4, [r0], #4
    f4f0:	f851 5b04 	ldr.w	r5, [r1], #4
    f4f4:	f1bc 0f02 	cmp.w	ip, #2
    f4f8:	d026      	beq.n	f548 <strcmp_unaligned+0x94>
    f4fa:	d84b      	bhi.n	f594 <strcmp_unaligned+0xe0>
    f4fc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    f500:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    f504:	eba4 0302 	sub.w	r3, r4, r2
    f508:	ea23 0304 	bic.w	r3, r3, r4
    f50c:	d10d      	bne.n	f52a <strcmp_unaligned+0x76>
    f50e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f512:	bf08      	it	eq
    f514:	f851 5b04 	ldreq.w	r5, [r1], #4
    f518:	d10a      	bne.n	f530 <strcmp_unaligned+0x7c>
    f51a:	ea8c 0c04 	eor.w	ip, ip, r4
    f51e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    f522:	d10c      	bne.n	f53e <strcmp_unaligned+0x8a>
    f524:	f850 4b04 	ldr.w	r4, [r0], #4
    f528:	e7e8      	b.n	f4fc <strcmp_unaligned+0x48>
    f52a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    f52e:	e05c      	b.n	f5ea <strcmp_unaligned+0x136>
    f530:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    f534:	d152      	bne.n	f5dc <strcmp_unaligned+0x128>
    f536:	780d      	ldrb	r5, [r1, #0]
    f538:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    f53c:	e055      	b.n	f5ea <strcmp_unaligned+0x136>
    f53e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    f542:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    f546:	e050      	b.n	f5ea <strcmp_unaligned+0x136>
    f548:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    f54c:	eba4 0302 	sub.w	r3, r4, r2
    f550:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    f554:	ea23 0304 	bic.w	r3, r3, r4
    f558:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    f55c:	d117      	bne.n	f58e <strcmp_unaligned+0xda>
    f55e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f562:	bf08      	it	eq
    f564:	f851 5b04 	ldreq.w	r5, [r1], #4
    f568:	d107      	bne.n	f57a <strcmp_unaligned+0xc6>
    f56a:	ea8c 0c04 	eor.w	ip, ip, r4
    f56e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    f572:	d108      	bne.n	f586 <strcmp_unaligned+0xd2>
    f574:	f850 4b04 	ldr.w	r4, [r0], #4
    f578:	e7e6      	b.n	f548 <strcmp_unaligned+0x94>
    f57a:	041b      	lsls	r3, r3, #16
    f57c:	d12e      	bne.n	f5dc <strcmp_unaligned+0x128>
    f57e:	880d      	ldrh	r5, [r1, #0]
    f580:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    f584:	e031      	b.n	f5ea <strcmp_unaligned+0x136>
    f586:	ea4f 4505 	mov.w	r5, r5, lsl #16
    f58a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    f58e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    f592:	e02a      	b.n	f5ea <strcmp_unaligned+0x136>
    f594:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    f598:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    f59c:	eba4 0302 	sub.w	r3, r4, r2
    f5a0:	ea23 0304 	bic.w	r3, r3, r4
    f5a4:	d10d      	bne.n	f5c2 <strcmp_unaligned+0x10e>
    f5a6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    f5aa:	bf08      	it	eq
    f5ac:	f851 5b04 	ldreq.w	r5, [r1], #4
    f5b0:	d10a      	bne.n	f5c8 <strcmp_unaligned+0x114>
    f5b2:	ea8c 0c04 	eor.w	ip, ip, r4
    f5b6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    f5ba:	d10a      	bne.n	f5d2 <strcmp_unaligned+0x11e>
    f5bc:	f850 4b04 	ldr.w	r4, [r0], #4
    f5c0:	e7e8      	b.n	f594 <strcmp_unaligned+0xe0>
    f5c2:	ea4f 6515 	mov.w	r5, r5, lsr #24
    f5c6:	e010      	b.n	f5ea <strcmp_unaligned+0x136>
    f5c8:	f014 0fff 	tst.w	r4, #255	; 0xff
    f5cc:	d006      	beq.n	f5dc <strcmp_unaligned+0x128>
    f5ce:	f851 5b04 	ldr.w	r5, [r1], #4
    f5d2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    f5d6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    f5da:	e006      	b.n	f5ea <strcmp_unaligned+0x136>
    f5dc:	f04f 0000 	mov.w	r0, #0
    f5e0:	f85d 4b04 	ldr.w	r4, [sp], #4
    f5e4:	f85d 5b04 	ldr.w	r5, [sp], #4
    f5e8:	4770      	bx	lr
    f5ea:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    f5ee:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    f5f2:	2801      	cmp	r0, #1
    f5f4:	bf28      	it	cs
    f5f6:	4290      	cmpcs	r0, r2
    f5f8:	bf04      	itt	eq
    f5fa:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    f5fe:	0a2d      	lsreq	r5, r5, #8
    f600:	d0f3      	beq.n	f5ea <strcmp_unaligned+0x136>
    f602:	eba2 0000 	sub.w	r0, r2, r0
    f606:	f85d 4b04 	ldr.w	r4, [sp], #4
    f60a:	f85d 5b04 	ldr.w	r5, [sp], #4
    f60e:	4770      	bx	lr

0000f610 <_strtod_r>:
    f610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f614:	b0a3      	sub	sp, #140	; 0x8c
    f616:	4604      	mov	r4, r0
    f618:	2600      	movs	r6, #0
    f61a:	920a      	str	r2, [sp, #40]	; 0x28
    f61c:	460a      	mov	r2, r1
    f61e:	2700      	movs	r7, #0
    f620:	911f      	str	r1, [sp, #124]	; 0x7c
    f622:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    f626:	7810      	ldrb	r0, [r2, #0]
    f628:	282d      	cmp	r0, #45	; 0x2d
    f62a:	f200 8123 	bhi.w	f874 <_strtod_r+0x264>
    f62e:	e8df f010 	tbh	[pc, r0, lsl #1]
    f632:	00b2      	.short	0x00b2
    f634:	01210121 	.word	0x01210121
    f638:	01210121 	.word	0x01210121
    f63c:	01210121 	.word	0x01210121
    f640:	01210121 	.word	0x01210121
    f644:	011e011e 	.word	0x011e011e
    f648:	011e011e 	.word	0x011e011e
    f64c:	0121011e 	.word	0x0121011e
    f650:	01210121 	.word	0x01210121
    f654:	01210121 	.word	0x01210121
    f658:	01210121 	.word	0x01210121
    f65c:	01210121 	.word	0x01210121
    f660:	01210121 	.word	0x01210121
    f664:	01210121 	.word	0x01210121
    f668:	01210121 	.word	0x01210121
    f66c:	01210121 	.word	0x01210121
    f670:	011e0121 	.word	0x011e0121
    f674:	01210121 	.word	0x01210121
    f678:	01210121 	.word	0x01210121
    f67c:	01210121 	.word	0x01210121
    f680:	01210121 	.word	0x01210121
    f684:	01210121 	.word	0x01210121
    f688:	0121011b 	.word	0x0121011b
    f68c:	00c3      	.short	0x00c3
    f68e:	2700      	movs	r7, #0
    f690:	463e      	mov	r6, r7
    f692:	463d      	mov	r5, r7
    f694:	f04f 0c00 	mov.w	ip, #0
    f698:	9206      	str	r2, [sp, #24]
    f69a:	46e3      	mov	fp, ip
    f69c:	9510      	str	r5, [sp, #64]	; 0x40
    f69e:	f8cd c010 	str.w	ip, [sp, #16]
    f6a2:	2865      	cmp	r0, #101	; 0x65
    f6a4:	bf14      	ite	ne
    f6a6:	2200      	movne	r2, #0
    f6a8:	2201      	moveq	r2, #1
    f6aa:	2845      	cmp	r0, #69	; 0x45
    f6ac:	bf08      	it	eq
    f6ae:	f042 0201 	orreq.w	r2, r2, #1
    f6b2:	2a00      	cmp	r2, #0
    f6b4:	f000 80f9 	beq.w	f8aa <_strtod_r+0x29a>
    f6b8:	ea45 020c 	orr.w	r2, r5, ip
    f6bc:	ea52 0208 	orrs.w	r2, r2, r8
    f6c0:	d069      	beq.n	f796 <_strtod_r+0x186>
    f6c2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    f6c4:	f101 0a01 	add.w	sl, r1, #1
    f6c8:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    f6cc:	7848      	ldrb	r0, [r1, #1]
    f6ce:	282b      	cmp	r0, #43	; 0x2b
    f6d0:	f000 8521 	beq.w	10116 <RAM_SIZE+0x116>
    f6d4:	282d      	cmp	r0, #45	; 0x2d
    f6d6:	f000 83b8 	beq.w	fe4a <_strtod_r+0x83a>
    f6da:	2200      	movs	r2, #0
    f6dc:	9208      	str	r2, [sp, #32]
    f6de:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    f6e2:	2a09      	cmp	r2, #9
    f6e4:	bf84      	itt	hi
    f6e6:	911f      	strhi	r1, [sp, #124]	; 0x7c
    f6e8:	f04f 0a00 	movhi.w	sl, #0
    f6ec:	d848      	bhi.n	f780 <_strtod_r+0x170>
    f6ee:	2830      	cmp	r0, #48	; 0x30
    f6f0:	d107      	bne.n	f702 <_strtod_r+0xf2>
    f6f2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f6f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f6f6:	3201      	adds	r2, #1
    f6f8:	921f      	str	r2, [sp, #124]	; 0x7c
    f6fa:	7810      	ldrb	r0, [r2, #0]
    f6fc:	2830      	cmp	r0, #48	; 0x30
    f6fe:	d0fa      	beq.n	f6f6 <_strtod_r+0xe6>
    f700:	9310      	str	r3, [sp, #64]	; 0x40
    f702:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    f706:	2a08      	cmp	r2, #8
    f708:	f200 80cf 	bhi.w	f8aa <_strtod_r+0x29a>
    f70c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f70e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    f712:	1c53      	adds	r3, r2, #1
    f714:	930b      	str	r3, [sp, #44]	; 0x2c
    f716:	9209      	str	r2, [sp, #36]	; 0x24
    f718:	931f      	str	r3, [sp, #124]	; 0x7c
    f71a:	7850      	ldrb	r0, [r2, #1]
    f71c:	282f      	cmp	r0, #47	; 0x2f
    f71e:	dd1a      	ble.n	f756 <_strtod_r+0x146>
    f720:	2839      	cmp	r0, #57	; 0x39
    f722:	dc18      	bgt.n	f756 <_strtod_r+0x146>
    f724:	1c93      	adds	r3, r2, #2
    f726:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f728:	46a9      	mov	r9, r5
    f72a:	920b      	str	r2, [sp, #44]	; 0x2c
    f72c:	461a      	mov	r2, r3
    f72e:	e002      	b.n	f736 <_strtod_r+0x126>
    f730:	2839      	cmp	r0, #57	; 0x39
    f732:	f300 8625 	bgt.w	10380 <RAM_SIZE+0x380>
    f736:	921f      	str	r2, [sp, #124]	; 0x7c
    f738:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    f73c:	7810      	ldrb	r0, [r2, #0]
    f73e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    f742:	4615      	mov	r5, r2
    f744:	3201      	adds	r2, #1
    f746:	282f      	cmp	r0, #47	; 0x2f
    f748:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    f74c:	dcf0      	bgt.n	f730 <_strtod_r+0x120>
    f74e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    f750:	950b      	str	r5, [sp, #44]	; 0x2c
    f752:	464d      	mov	r5, r9
    f754:	9210      	str	r2, [sp, #64]	; 0x40
    f756:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f758:	f644 691f 	movw	r9, #19999	; 0x4e1f
    f75c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    f75e:	1a9b      	subs	r3, r3, r2
    f760:	45ca      	cmp	sl, r9
    f762:	bfd4      	ite	le
    f764:	2200      	movle	r2, #0
    f766:	2201      	movgt	r2, #1
    f768:	2b08      	cmp	r3, #8
    f76a:	bfc8      	it	gt
    f76c:	f042 0201 	orrgt.w	r2, r2, #1
    f770:	9309      	str	r3, [sp, #36]	; 0x24
    f772:	9b08      	ldr	r3, [sp, #32]
    f774:	2a00      	cmp	r2, #0
    f776:	bf18      	it	ne
    f778:	46ca      	movne	sl, r9
    f77a:	b10b      	cbz	r3, f780 <_strtod_r+0x170>
    f77c:	f1ca 0a00 	rsb	sl, sl, #0
    f780:	2d00      	cmp	r5, #0
    f782:	f040 8097 	bne.w	f8b4 <_strtod_r+0x2a4>
    f786:	ea5c 0c08 	orrs.w	ip, ip, r8
    f78a:	f040 8119 	bne.w	f9c0 <_strtod_r+0x3b0>
    f78e:	9f04      	ldr	r7, [sp, #16]
    f790:	2f00      	cmp	r7, #0
    f792:	f000 829f 	beq.w	fcd4 <_strtod_r+0x6c4>
    f796:	2300      	movs	r3, #0
    f798:	911f      	str	r1, [sp, #124]	; 0x7c
    f79a:	461a      	mov	r2, r3
    f79c:	930f      	str	r3, [sp, #60]	; 0x3c
    f79e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    f7a0:	b10f      	cbz	r7, f7a6 <_strtod_r+0x196>
    f7a2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    f7a4:	6039      	str	r1, [r7, #0]
    f7a6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    f7a8:	b108      	cbz	r0, f7ae <_strtod_r+0x19e>
    f7aa:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    f7ae:	4618      	mov	r0, r3
    f7b0:	4611      	mov	r1, r2
    f7b2:	b023      	add	sp, #140	; 0x8c
    f7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f7b8:	2001      	movs	r0, #1
    f7ba:	900f      	str	r0, [sp, #60]	; 0x3c
    f7bc:	3201      	adds	r2, #1
    f7be:	921f      	str	r2, [sp, #124]	; 0x7c
    f7c0:	7810      	ldrb	r0, [r2, #0]
    f7c2:	2800      	cmp	r0, #0
    f7c4:	d0e7      	beq.n	f796 <_strtod_r+0x186>
    f7c6:	2830      	cmp	r0, #48	; 0x30
    f7c8:	bf18      	it	ne
    f7ca:	f04f 0800 	movne.w	r8, #0
    f7ce:	d058      	beq.n	f882 <_strtod_r+0x272>
    f7d0:	282f      	cmp	r0, #47	; 0x2f
    f7d2:	f340 855f 	ble.w	10294 <RAM_SIZE+0x294>
    f7d6:	2839      	cmp	r0, #57	; 0x39
    f7d8:	f73f af59 	bgt.w	f68e <_strtod_r+0x7e>
    f7dc:	2700      	movs	r7, #0
    f7de:	463e      	mov	r6, r7
    f7e0:	463d      	mov	r5, r7
    f7e2:	e002      	b.n	f7ea <_strtod_r+0x1da>
    f7e4:	2839      	cmp	r0, #57	; 0x39
    f7e6:	f73f af55 	bgt.w	f694 <_strtod_r+0x84>
    f7ea:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    f7ee:	2d08      	cmp	r5, #8
    f7f0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    f7f4:	bfd8      	it	le
    f7f6:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    f7fa:	dd07      	ble.n	f80c <_strtod_r+0x1fc>
    f7fc:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    f800:	2d0f      	cmp	r5, #15
    f802:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    f806:	bfd8      	it	le
    f808:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    f80c:	3501      	adds	r5, #1
    f80e:	18ab      	adds	r3, r5, r2
    f810:	931f      	str	r3, [sp, #124]	; 0x7c
    f812:	5d50      	ldrb	r0, [r2, r5]
    f814:	282f      	cmp	r0, #47	; 0x2f
    f816:	dce5      	bgt.n	f7e4 <_strtod_r+0x1d4>
    f818:	469c      	mov	ip, r3
    f81a:	9510      	str	r5, [sp, #64]	; 0x40
    f81c:	282e      	cmp	r0, #46	; 0x2e
    f81e:	f040 80d2 	bne.w	f9c6 <_strtod_r+0x3b6>
    f822:	9b10      	ldr	r3, [sp, #64]	; 0x40
    f824:	f10c 0001 	add.w	r0, ip, #1
    f828:	901f      	str	r0, [sp, #124]	; 0x7c
    f82a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    f82e:	2b00      	cmp	r3, #0
    f830:	f000 822b 	beq.w	fc8a <_strtod_r+0x67a>
    f834:	f04f 0c00 	mov.w	ip, #0
    f838:	461d      	mov	r5, r3
    f83a:	46e3      	mov	fp, ip
    f83c:	9206      	str	r2, [sp, #24]
    f83e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    f842:	f1ba 0f09 	cmp.w	sl, #9
    f846:	f200 8242 	bhi.w	fcce <_strtod_r+0x6be>
    f84a:	981f      	ldr	r0, [sp, #124]	; 0x7c
    f84c:	f10c 0c01 	add.w	ip, ip, #1
    f850:	9504      	str	r5, [sp, #16]
    f852:	9008      	str	r0, [sp, #32]
    f854:	f1ba 0f00 	cmp.w	sl, #0
    f858:	f040 8522 	bne.w	102a0 <RAM_SIZE+0x2a0>
    f85c:	9d04      	ldr	r5, [sp, #16]
    f85e:	9808      	ldr	r0, [sp, #32]
    f860:	1c42      	adds	r2, r0, #1
    f862:	921f      	str	r2, [sp, #124]	; 0x7c
    f864:	7840      	ldrb	r0, [r0, #1]
    f866:	e7ea      	b.n	f83e <_strtod_r+0x22e>
    f868:	2700      	movs	r7, #0
    f86a:	970f      	str	r7, [sp, #60]	; 0x3c
    f86c:	e7a6      	b.n	f7bc <_strtod_r+0x1ac>
    f86e:	3201      	adds	r2, #1
    f870:	921f      	str	r2, [sp, #124]	; 0x7c
    f872:	e6d8      	b.n	f626 <_strtod_r+0x16>
    f874:	2300      	movs	r3, #0
    f876:	2830      	cmp	r0, #48	; 0x30
    f878:	930f      	str	r3, [sp, #60]	; 0x3c
    f87a:	bf18      	it	ne
    f87c:	f04f 0800 	movne.w	r8, #0
    f880:	d1a6      	bne.n	f7d0 <_strtod_r+0x1c0>
    f882:	7853      	ldrb	r3, [r2, #1]
    f884:	1c55      	adds	r5, r2, #1
    f886:	2b58      	cmp	r3, #88	; 0x58
    f888:	f000 83c3 	beq.w	10012 <RAM_SIZE+0x12>
    f88c:	2b78      	cmp	r3, #120	; 0x78
    f88e:	f000 83c0 	beq.w	10012 <RAM_SIZE+0x12>
    f892:	462a      	mov	r2, r5
    f894:	951f      	str	r5, [sp, #124]	; 0x7c
    f896:	3501      	adds	r5, #1
    f898:	7810      	ldrb	r0, [r2, #0]
    f89a:	2830      	cmp	r0, #48	; 0x30
    f89c:	d0f9      	beq.n	f892 <_strtod_r+0x282>
    f89e:	2800      	cmp	r0, #0
    f8a0:	f000 808e 	beq.w	f9c0 <_strtod_r+0x3b0>
    f8a4:	f04f 0801 	mov.w	r8, #1
    f8a8:	e792      	b.n	f7d0 <_strtod_r+0x1c0>
    f8aa:	f04f 0a00 	mov.w	sl, #0
    f8ae:	2d00      	cmp	r5, #0
    f8b0:	f43f af69 	beq.w	f786 <_strtod_r+0x176>
    f8b4:	4630      	mov	r0, r6
    f8b6:	ebcb 0a0a 	rsb	sl, fp, sl
    f8ba:	f8cd a020 	str.w	sl, [sp, #32]
    f8be:	f7f7 fe99 	bl	75f4 <__aeabi_ui2d>
    f8c2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    f8c6:	2d10      	cmp	r5, #16
    f8c8:	bfb4      	ite	lt
    f8ca:	46a8      	movlt	r8, r5
    f8cc:	f04f 0810 	movge.w	r8, #16
    f8d0:	f1b9 0f00 	cmp.w	r9, #0
    f8d4:	bf08      	it	eq
    f8d6:	46a9      	moveq	r9, r5
    f8d8:	f1b8 0f09 	cmp.w	r8, #9
    f8dc:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f8e0:	dd16      	ble.n	f910 <_strtod_r+0x300>
    f8e2:	f642 2368 	movw	r3, #10856	; 0x2a68
    f8e6:	f2c0 0301 	movt	r3, #1
    f8ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    f8ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    f8f2:	f7f7 fef5 	bl	76e0 <__aeabi_dmul>
    f8f6:	4682      	mov	sl, r0
    f8f8:	4638      	mov	r0, r7
    f8fa:	468b      	mov	fp, r1
    f8fc:	f7f7 fe7a 	bl	75f4 <__aeabi_ui2d>
    f900:	4602      	mov	r2, r0
    f902:	460b      	mov	r3, r1
    f904:	4650      	mov	r0, sl
    f906:	4659      	mov	r1, fp
    f908:	f7f7 fd38 	bl	737c <__adddf3>
    f90c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f910:	2d0f      	cmp	r5, #15
    f912:	dc60      	bgt.n	f9d6 <_strtod_r+0x3c6>
    f914:	9f08      	ldr	r7, [sp, #32]
    f916:	2f00      	cmp	r7, #0
    f918:	d04f      	beq.n	f9ba <_strtod_r+0x3aa>
    f91a:	f340 8537 	ble.w	1038c <RAM_SIZE+0x38c>
    f91e:	9808      	ldr	r0, [sp, #32]
    f920:	2816      	cmp	r0, #22
    f922:	f300 84fa 	bgt.w	1031a <RAM_SIZE+0x31a>
    f926:	9a08      	ldr	r2, [sp, #32]
    f928:	f642 2368 	movw	r3, #10856	; 0x2a68
    f92c:	f2c0 0301 	movt	r3, #1
    f930:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f938:	e9d3 2300 	ldrd	r2, r3, [r3]
    f93c:	f7f7 fed0 	bl	76e0 <__aeabi_dmul>
    f940:	4603      	mov	r3, r0
    f942:	460a      	mov	r2, r1
    f944:	e72b      	b.n	f79e <_strtod_r+0x18e>
    f946:	4649      	mov	r1, r9
    f948:	9806      	ldr	r0, [sp, #24]
    f94a:	f7f8 f8db 	bl	7b04 <__aeabi_d2iz>
    f94e:	f7f7 fe61 	bl	7614 <__aeabi_i2d>
    f952:	4602      	mov	r2, r0
    f954:	460b      	mov	r3, r1
    f956:	9806      	ldr	r0, [sp, #24]
    f958:	4649      	mov	r1, r9
    f95a:	f7f7 fd0d 	bl	7378 <__aeabi_dsub>
    f95e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f960:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f964:	2a00      	cmp	r2, #0
    f966:	f040 833c 	bne.w	ffe2 <_strtod_r+0x9d2>
    f96a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f96c:	2b00      	cmp	r3, #0
    f96e:	f040 8338 	bne.w	ffe2 <_strtod_r+0x9d2>
    f972:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    f976:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f97a:	2b00      	cmp	r3, #0
    f97c:	f040 8331 	bne.w	ffe2 <_strtod_r+0x9d2>
    f980:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    f984:	e9d3 2300 	ldrd	r2, r3, [r3]
    f988:	f002 f864 	bl	11a54 <__aeabi_dcmplt>
    f98c:	2800      	cmp	r0, #0
    f98e:	f000 8167 	beq.w	fc60 <_strtod_r+0x650>
    f992:	4620      	mov	r0, r4
    f994:	991e      	ldr	r1, [sp, #120]	; 0x78
    f996:	f7fe ff97 	bl	e8c8 <_Bfree>
    f99a:	4620      	mov	r0, r4
    f99c:	4639      	mov	r1, r7
    f99e:	f7fe ff93 	bl	e8c8 <_Bfree>
    f9a2:	4620      	mov	r0, r4
    f9a4:	4631      	mov	r1, r6
    f9a6:	f7fe ff8f 	bl	e8c8 <_Bfree>
    f9aa:	4620      	mov	r0, r4
    f9ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    f9ae:	f7fe ff8b 	bl	e8c8 <_Bfree>
    f9b2:	4620      	mov	r0, r4
    f9b4:	4641      	mov	r1, r8
    f9b6:	f7fe ff87 	bl	e8c8 <_Bfree>
    f9ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f9bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f9be:	e6ee      	b.n	f79e <_strtod_r+0x18e>
    f9c0:	2300      	movs	r3, #0
    f9c2:	461a      	mov	r2, r3
    f9c4:	e6eb      	b.n	f79e <_strtod_r+0x18e>
    f9c6:	f04f 0c00 	mov.w	ip, #0
    f9ca:	9206      	str	r2, [sp, #24]
    f9cc:	9d10      	ldr	r5, [sp, #64]	; 0x40
    f9ce:	46e3      	mov	fp, ip
    f9d0:	f8cd c010 	str.w	ip, [sp, #16]
    f9d4:	e665      	b.n	f6a2 <_strtod_r+0x92>
    f9d6:	9f08      	ldr	r7, [sp, #32]
    f9d8:	ebc8 0a05 	rsb	sl, r8, r5
    f9dc:	44ba      	add	sl, r7
    f9de:	f1ba 0f00 	cmp.w	sl, #0
    f9e2:	f340 844f 	ble.w	10284 <RAM_SIZE+0x284>
    f9e6:	f01a 020f 	ands.w	r2, sl, #15
    f9ea:	d00d      	beq.n	fa08 <_strtod_r+0x3f8>
    f9ec:	f642 2368 	movw	r3, #10856	; 0x2a68
    f9f0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f9f4:	f2c0 0301 	movt	r3, #1
    f9f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    fa00:	f7f7 fe6e 	bl	76e0 <__aeabi_dmul>
    fa04:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fa08:	f03a 0a0f 	bics.w	sl, sl, #15
    fa0c:	f040 81b6 	bne.w	fd7c <_strtod_r+0x76c>
    fa10:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    fa14:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fa18:	462b      	mov	r3, r5
    fa1a:	9906      	ldr	r1, [sp, #24]
    fa1c:	464a      	mov	r2, r9
    fa1e:	4620      	mov	r0, r4
    fa20:	9600      	str	r6, [sp, #0]
    fa22:	f7ff fa23 	bl	ee6c <__s2b>
    fa26:	9f08      	ldr	r7, [sp, #32]
    fa28:	427f      	negs	r7, r7
    fa2a:	9711      	str	r7, [sp, #68]	; 0x44
    fa2c:	f100 030c 	add.w	r3, r0, #12
    fa30:	900b      	str	r0, [sp, #44]	; 0x2c
    fa32:	9310      	str	r3, [sp, #64]	; 0x40
    fa34:	980b      	ldr	r0, [sp, #44]	; 0x2c
    fa36:	6841      	ldr	r1, [r0, #4]
    fa38:	4620      	mov	r0, r4
    fa3a:	f7fe ff61 	bl	e900 <_Balloc>
    fa3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    fa40:	690a      	ldr	r2, [r1, #16]
    fa42:	9910      	ldr	r1, [sp, #64]	; 0x40
    fa44:	3202      	adds	r2, #2
    fa46:	0092      	lsls	r2, r2, #2
    fa48:	4607      	mov	r7, r0
    fa4a:	300c      	adds	r0, #12
    fa4c:	f7fe fc1e 	bl	e28c <memcpy>
    fa50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fa54:	4620      	mov	r0, r4
    fa56:	a921      	add	r1, sp, #132	; 0x84
    fa58:	9100      	str	r1, [sp, #0]
    fa5a:	a920      	add	r1, sp, #128	; 0x80
    fa5c:	9101      	str	r1, [sp, #4]
    fa5e:	f7fe ff85 	bl	e96c <__d2b>
    fa62:	2101      	movs	r1, #1
    fa64:	901e      	str	r0, [sp, #120]	; 0x78
    fa66:	4620      	mov	r0, r4
    fa68:	f7ff f95c 	bl	ed24 <__i2b>
    fa6c:	9a08      	ldr	r2, [sp, #32]
    fa6e:	2a00      	cmp	r2, #0
    fa70:	4606      	mov	r6, r0
    fa72:	f2c0 822c 	blt.w	fece <_strtod_r+0x8be>
    fa76:	f8dd 9020 	ldr.w	r9, [sp, #32]
    fa7a:	2200      	movs	r2, #0
    fa7c:	4693      	mov	fp, r2
    fa7e:	464b      	mov	r3, r9
    fa80:	9d21      	ldr	r5, [sp, #132]	; 0x84
    fa82:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    fa86:	9920      	ldr	r1, [sp, #128]	; 0x80
    fa88:	2d00      	cmp	r5, #0
    fa8a:	bfac      	ite	ge
    fa8c:	eb02 0b05 	addge.w	fp, r2, r5
    fa90:	1b5b      	sublt	r3, r3, r5
    fa92:	ebca 0505 	rsb	r5, sl, r5
    fa96:	eb05 0c01 	add.w	ip, r5, r1
    fa9a:	4584      	cmp	ip, r0
    fa9c:	bfb6      	itet	lt
    fa9e:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    faa2:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    faa6:	3103      	addlt	r1, #3
    faa8:	eb03 050a 	add.w	r5, r3, sl
    faac:	eb01 080b 	add.w	r8, r1, fp
    fab0:	186d      	adds	r5, r5, r1
    fab2:	45a8      	cmp	r8, r5
    fab4:	bfb4      	ite	lt
    fab6:	4643      	movlt	r3, r8
    fab8:	462b      	movge	r3, r5
    faba:	455b      	cmp	r3, fp
    fabc:	bfa8      	it	ge
    fabe:	465b      	movge	r3, fp
    fac0:	2b00      	cmp	r3, #0
    fac2:	bfc2      	ittt	gt
    fac4:	ebc3 0b0b 	rsbgt	fp, r3, fp
    fac8:	ebc3 0808 	rsbgt	r8, r3, r8
    facc:	1aed      	subgt	r5, r5, r3
    face:	b18a      	cbz	r2, faf4 <_strtod_r+0x4e4>
    fad0:	4631      	mov	r1, r6
    fad2:	4620      	mov	r0, r4
    fad4:	f7ff f974 	bl	edc0 <__pow5mult>
    fad8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    fada:	4606      	mov	r6, r0
    fadc:	4620      	mov	r0, r4
    fade:	4631      	mov	r1, r6
    fae0:	f7ff f886 	bl	ebf0 <__multiply>
    fae4:	991e      	ldr	r1, [sp, #120]	; 0x78
    fae6:	4603      	mov	r3, r0
    fae8:	4620      	mov	r0, r4
    faea:	9303      	str	r3, [sp, #12]
    faec:	f7fe feec 	bl	e8c8 <_Bfree>
    faf0:	9b03      	ldr	r3, [sp, #12]
    faf2:	931e      	str	r3, [sp, #120]	; 0x78
    faf4:	f1b8 0f00 	cmp.w	r8, #0
    faf8:	dd05      	ble.n	fb06 <_strtod_r+0x4f6>
    fafa:	4642      	mov	r2, r8
    fafc:	4620      	mov	r0, r4
    fafe:	991e      	ldr	r1, [sp, #120]	; 0x78
    fb00:	f7ff f818 	bl	eb34 <__lshift>
    fb04:	901e      	str	r0, [sp, #120]	; 0x78
    fb06:	f1b9 0f00 	cmp.w	r9, #0
    fb0a:	d005      	beq.n	fb18 <_strtod_r+0x508>
    fb0c:	4639      	mov	r1, r7
    fb0e:	464a      	mov	r2, r9
    fb10:	4620      	mov	r0, r4
    fb12:	f7ff f955 	bl	edc0 <__pow5mult>
    fb16:	4607      	mov	r7, r0
    fb18:	2d00      	cmp	r5, #0
    fb1a:	dd05      	ble.n	fb28 <_strtod_r+0x518>
    fb1c:	4639      	mov	r1, r7
    fb1e:	462a      	mov	r2, r5
    fb20:	4620      	mov	r0, r4
    fb22:	f7ff f807 	bl	eb34 <__lshift>
    fb26:	4607      	mov	r7, r0
    fb28:	f1bb 0f00 	cmp.w	fp, #0
    fb2c:	dd05      	ble.n	fb3a <_strtod_r+0x52a>
    fb2e:	4631      	mov	r1, r6
    fb30:	465a      	mov	r2, fp
    fb32:	4620      	mov	r0, r4
    fb34:	f7fe fffe 	bl	eb34 <__lshift>
    fb38:	4606      	mov	r6, r0
    fb3a:	991e      	ldr	r1, [sp, #120]	; 0x78
    fb3c:	463a      	mov	r2, r7
    fb3e:	4620      	mov	r0, r4
    fb40:	f7fe ff7c 	bl	ea3c <__mdiff>
    fb44:	2200      	movs	r2, #0
    fb46:	4631      	mov	r1, r6
    fb48:	68c3      	ldr	r3, [r0, #12]
    fb4a:	4680      	mov	r8, r0
    fb4c:	60c2      	str	r2, [r0, #12]
    fb4e:	9309      	str	r3, [sp, #36]	; 0x24
    fb50:	f7fe fd80 	bl	e654 <__mcmp>
    fb54:	2800      	cmp	r0, #0
    fb56:	f2c0 82e1 	blt.w	1011c <RAM_SIZE+0x11c>
    fb5a:	f000 832e 	beq.w	101ba <RAM_SIZE+0x1ba>
    fb5e:	4640      	mov	r0, r8
    fb60:	4631      	mov	r1, r6
    fb62:	f7fe fe11 	bl	e788 <__ratio>
    fb66:	2200      	movs	r2, #0
    fb68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    fb6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    fb70:	f001 ff7a 	bl	11a68 <__aeabi_dcmple>
    fb74:	2800      	cmp	r0, #0
    fb76:	f000 8194 	beq.w	fea2 <_strtod_r+0x892>
    fb7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fb7c:	2a00      	cmp	r2, #0
    fb7e:	f000 81ac 	beq.w	feda <_strtod_r+0x8ca>
    fb82:	f240 0900 	movw	r9, #0
    fb86:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    fb8a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    fb8e:	f240 0300 	movw	r3, #0
    fb92:	2200      	movs	r2, #0
    fb94:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    fb98:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    fb9c:	2200      	movs	r2, #0
    fb9e:	9206      	str	r2, [sp, #24]
    fba0:	f240 0500 	movw	r5, #0
    fba4:	f240 0300 	movw	r3, #0
    fba8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    fbac:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    fbb0:	ea0c 0505 	and.w	r5, ip, r5
    fbb4:	f240 0b00 	movw	fp, #0
    fbb8:	429d      	cmp	r5, r3
    fbba:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    fbbe:	f000 81c5 	beq.w	ff4c <_strtod_r+0x93c>
    fbc2:	f1ba 0300 	subs.w	r3, sl, #0
    fbc6:	bf18      	it	ne
    fbc8:	2301      	movne	r3, #1
    fbca:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    fbce:	bf8c      	ite	hi
    fbd0:	2300      	movhi	r3, #0
    fbd2:	f003 0301 	andls.w	r3, r3, #1
    fbd6:	b30b      	cbz	r3, fc1c <_strtod_r+0x60c>
    fbd8:	9806      	ldr	r0, [sp, #24]
    fbda:	4649      	mov	r1, r9
    fbdc:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    fbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
    fbe4:	f001 ff40 	bl	11a68 <__aeabi_dcmple>
    fbe8:	b198      	cbz	r0, fc12 <_strtod_r+0x602>
    fbea:	4649      	mov	r1, r9
    fbec:	9806      	ldr	r0, [sp, #24]
    fbee:	f001 ff59 	bl	11aa4 <__aeabi_d2uiz>
    fbf2:	2800      	cmp	r0, #0
    fbf4:	bf08      	it	eq
    fbf6:	2001      	moveq	r0, #1
    fbf8:	f7f7 fcfc 	bl	75f4 <__aeabi_ui2d>
    fbfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fbfe:	9006      	str	r0, [sp, #24]
    fc00:	4689      	mov	r9, r1
    fc02:	2b00      	cmp	r3, #0
    fc04:	f000 8202 	beq.w	1000c <RAM_SIZE+0xc>
    fc08:	460b      	mov	r3, r1
    fc0a:	9806      	ldr	r0, [sp, #24]
    fc0c:	4619      	mov	r1, r3
    fc0e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    fc12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    fc14:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    fc18:	1b5b      	subs	r3, r3, r5
    fc1a:	931b      	str	r3, [sp, #108]	; 0x6c
    fc1c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    fc20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    fc24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    fc28:	f7fe fd34 	bl	e694 <__ulp>
    fc2c:	4602      	mov	r2, r0
    fc2e:	460b      	mov	r3, r1
    fc30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    fc34:	f7f7 fd54 	bl	76e0 <__aeabi_dmul>
    fc38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fc3c:	f7f7 fb9e 	bl	737c <__adddf3>
    fc40:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fc44:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    fc48:	f1ba 0f00 	cmp.w	sl, #0
    fc4c:	d108      	bne.n	fc60 <_strtod_r+0x650>
    fc4e:	f240 0300 	movw	r3, #0
    fc52:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    fc56:	ea0b 0303 	and.w	r3, fp, r3
    fc5a:	429d      	cmp	r5, r3
    fc5c:	f43f ae73 	beq.w	f946 <_strtod_r+0x336>
    fc60:	4620      	mov	r0, r4
    fc62:	991e      	ldr	r1, [sp, #120]	; 0x78
    fc64:	f7fe fe30 	bl	e8c8 <_Bfree>
    fc68:	4620      	mov	r0, r4
    fc6a:	4639      	mov	r1, r7
    fc6c:	f7fe fe2c 	bl	e8c8 <_Bfree>
    fc70:	4620      	mov	r0, r4
    fc72:	4631      	mov	r1, r6
    fc74:	f7fe fe28 	bl	e8c8 <_Bfree>
    fc78:	4620      	mov	r0, r4
    fc7a:	4641      	mov	r1, r8
    fc7c:	f7fe fe24 	bl	e8c8 <_Bfree>
    fc80:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fc84:	e9cd 0104 	strd	r0, r1, [sp, #16]
    fc88:	e6d4      	b.n	fa34 <_strtod_r+0x424>
    fc8a:	2830      	cmp	r0, #48	; 0x30
    fc8c:	bf18      	it	ne
    fc8e:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    fc92:	d10c      	bne.n	fcae <_strtod_r+0x69e>
    fc94:	f10c 0502 	add.w	r5, ip, #2
    fc98:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    fc9c:	4663      	mov	r3, ip
    fc9e:	951f      	str	r5, [sp, #124]	; 0x7c
    fca0:	f10c 0c01 	add.w	ip, ip, #1
    fca4:	f815 0b01 	ldrb.w	r0, [r5], #1
    fca8:	2830      	cmp	r0, #48	; 0x30
    fcaa:	d0f8      	beq.n	fc9e <_strtod_r+0x68e>
    fcac:	9310      	str	r3, [sp, #64]	; 0x40
    fcae:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    fcb2:	2d08      	cmp	r5, #8
    fcb4:	f200 80c3 	bhi.w	fe3e <_strtod_r+0x82e>
    fcb8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fcba:	46e3      	mov	fp, ip
    fcbc:	2300      	movs	r3, #0
    fcbe:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fcc2:	9304      	str	r3, [sp, #16]
    fcc4:	f04f 0c01 	mov.w	ip, #1
    fcc8:	9206      	str	r2, [sp, #24]
    fcca:	9208      	str	r2, [sp, #32]
    fccc:	e5c2      	b.n	f854 <_strtod_r+0x244>
    fcce:	2301      	movs	r3, #1
    fcd0:	9304      	str	r3, [sp, #16]
    fcd2:	e4e6      	b.n	f6a2 <_strtod_r+0x92>
    fcd4:	3849      	subs	r0, #73	; 0x49
    fcd6:	2825      	cmp	r0, #37	; 0x25
    fcd8:	f63f ad5d 	bhi.w	f796 <_strtod_r+0x186>
    fcdc:	a201      	add	r2, pc, #4	; (adr r2, fce4 <_strtod_r+0x6d4>)
    fcde:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    fce2:	bf00      	nop
    fce4:	0000fe7f 	.word	0x0000fe7f
    fce8:	0000f797 	.word	0x0000f797
    fcec:	0000f797 	.word	0x0000f797
    fcf0:	0000f797 	.word	0x0000f797
    fcf4:	0000f797 	.word	0x0000f797
    fcf8:	0000fe5b 	.word	0x0000fe5b
    fcfc:	0000f797 	.word	0x0000f797
    fd00:	0000f797 	.word	0x0000f797
    fd04:	0000f797 	.word	0x0000f797
    fd08:	0000f797 	.word	0x0000f797
    fd0c:	0000f797 	.word	0x0000f797
    fd10:	0000f797 	.word	0x0000f797
    fd14:	0000f797 	.word	0x0000f797
    fd18:	0000f797 	.word	0x0000f797
    fd1c:	0000f797 	.word	0x0000f797
    fd20:	0000f797 	.word	0x0000f797
    fd24:	0000f797 	.word	0x0000f797
    fd28:	0000f797 	.word	0x0000f797
    fd2c:	0000f797 	.word	0x0000f797
    fd30:	0000f797 	.word	0x0000f797
    fd34:	0000f797 	.word	0x0000f797
    fd38:	0000f797 	.word	0x0000f797
    fd3c:	0000f797 	.word	0x0000f797
    fd40:	0000f797 	.word	0x0000f797
    fd44:	0000f797 	.word	0x0000f797
    fd48:	0000f797 	.word	0x0000f797
    fd4c:	0000f797 	.word	0x0000f797
    fd50:	0000f797 	.word	0x0000f797
    fd54:	0000f797 	.word	0x0000f797
    fd58:	0000f797 	.word	0x0000f797
    fd5c:	0000f797 	.word	0x0000f797
    fd60:	0000f797 	.word	0x0000f797
    fd64:	0000fe7f 	.word	0x0000fe7f
    fd68:	0000f797 	.word	0x0000f797
    fd6c:	0000f797 	.word	0x0000f797
    fd70:	0000f797 	.word	0x0000f797
    fd74:	0000f797 	.word	0x0000f797
    fd78:	0000fe5b 	.word	0x0000fe5b
    fd7c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    fd80:	f300 8277 	bgt.w	10272 <RAM_SIZE+0x272>
    fd84:	ea4f 172a 	mov.w	r7, sl, asr #4
    fd88:	f642 3b40 	movw	fp, #11072	; 0x2b40
    fd8c:	2f01      	cmp	r7, #1
    fd8e:	bfdc      	itt	le
    fd90:	f04f 0a00 	movle.w	sl, #0
    fd94:	f2c0 0b01 	movtle	fp, #1
    fd98:	dd1f      	ble.n	fdda <_strtod_r+0x7ca>
    fd9a:	4621      	mov	r1, r4
    fd9c:	f2c0 0b01 	movt	fp, #1
    fda0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    fda4:	46a8      	mov	r8, r5
    fda6:	f04f 0a00 	mov.w	sl, #0
    fdaa:	465c      	mov	r4, fp
    fdac:	460d      	mov	r5, r1
    fdae:	f017 0f01 	tst.w	r7, #1
    fdb2:	4610      	mov	r0, r2
    fdb4:	4619      	mov	r1, r3
    fdb6:	f10a 0a01 	add.w	sl, sl, #1
    fdba:	ea4f 0767 	mov.w	r7, r7, asr #1
    fdbe:	d005      	beq.n	fdcc <_strtod_r+0x7bc>
    fdc0:	e9d4 2300 	ldrd	r2, r3, [r4]
    fdc4:	f7f7 fc8c 	bl	76e0 <__aeabi_dmul>
    fdc8:	4602      	mov	r2, r0
    fdca:	460b      	mov	r3, r1
    fdcc:	3408      	adds	r4, #8
    fdce:	2f01      	cmp	r7, #1
    fdd0:	dced      	bgt.n	fdae <_strtod_r+0x79e>
    fdd2:	462c      	mov	r4, r5
    fdd4:	4645      	mov	r5, r8
    fdd6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    fdda:	9a19      	ldr	r2, [sp, #100]	; 0x64
    fddc:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    fde0:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    fde4:	9219      	str	r2, [sp, #100]	; 0x64
    fde6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fdea:	e9d3 2300 	ldrd	r2, r3, [r3]
    fdee:	f7f7 fc77 	bl	76e0 <__aeabi_dmul>
    fdf2:	f240 0300 	movw	r3, #0
    fdf6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    fdfa:	f240 0200 	movw	r2, #0
    fdfe:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    fe02:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fe06:	9919      	ldr	r1, [sp, #100]	; 0x64
    fe08:	ea01 0303 	and.w	r3, r1, r3
    fe0c:	4293      	cmp	r3, r2
    fe0e:	f200 8230 	bhi.w	10272 <RAM_SIZE+0x272>
    fe12:	f240 0200 	movw	r2, #0
    fe16:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    fe1a:	4293      	cmp	r3, r2
    fe1c:	f240 82fd 	bls.w	1041a <RAM_SIZE+0x41a>
    fe20:	f64f 73ff 	movw	r3, #65535	; 0xffff
    fe24:	f04f 32ff 	mov.w	r2, #4294967295
    fe28:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    fe2c:	9218      	str	r2, [sp, #96]	; 0x60
    fe2e:	9319      	str	r3, [sp, #100]	; 0x64
    fe30:	f04f 0a00 	mov.w	sl, #0
    fe34:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    fe38:	e9cd 0104 	strd	r0, r1, [sp, #16]
    fe3c:	e5ec      	b.n	fa18 <_strtod_r+0x408>
    fe3e:	2500      	movs	r5, #0
    fe40:	9206      	str	r2, [sp, #24]
    fe42:	46ab      	mov	fp, r5
    fe44:	2201      	movs	r2, #1
    fe46:	9204      	str	r2, [sp, #16]
    fe48:	e42b      	b.n	f6a2 <_strtod_r+0x92>
    fe4a:	2301      	movs	r3, #1
    fe4c:	9308      	str	r3, [sp, #32]
    fe4e:	f10a 0201 	add.w	r2, sl, #1
    fe52:	921f      	str	r2, [sp, #124]	; 0x7c
    fe54:	f89a 0001 	ldrb.w	r0, [sl, #1]
    fe58:	e441      	b.n	f6de <_strtod_r+0xce>
    fe5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fe5c:	489e      	ldr	r0, [pc, #632]	; (100d8 <RAM_SIZE+0xd8>)
    fe5e:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    fe62:	3001      	adds	r0, #1
    fe64:	2c00      	cmp	r4, #0
    fe66:	f000 82e3 	beq.w	10430 <RAM_SIZE+0x430>
    fe6a:	7853      	ldrb	r3, [r2, #1]
    fe6c:	3201      	adds	r2, #1
    fe6e:	2b40      	cmp	r3, #64	; 0x40
    fe70:	dd02      	ble.n	fe78 <_strtod_r+0x868>
    fe72:	2b5a      	cmp	r3, #90	; 0x5a
    fe74:	bfd8      	it	le
    fe76:	3320      	addle	r3, #32
    fe78:	42a3      	cmp	r3, r4
    fe7a:	d0f0      	beq.n	fe5e <_strtod_r+0x84e>
    fe7c:	e48b      	b.n	f796 <_strtod_r+0x186>
    fe7e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fe80:	4896      	ldr	r0, [pc, #600]	; (100dc <RAM_SIZE+0xdc>)
    fe82:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    fe86:	3001      	adds	r0, #1
    fe88:	2c00      	cmp	r4, #0
    fe8a:	f000 82e9 	beq.w	10460 <RAM_SIZE+0x460>
    fe8e:	7853      	ldrb	r3, [r2, #1]
    fe90:	3201      	adds	r2, #1
    fe92:	2b40      	cmp	r3, #64	; 0x40
    fe94:	dd02      	ble.n	fe9c <_strtod_r+0x88c>
    fe96:	2b5a      	cmp	r3, #90	; 0x5a
    fe98:	bfd8      	it	le
    fe9a:	3320      	addle	r3, #32
    fe9c:	42a3      	cmp	r3, r4
    fe9e:	d0f0      	beq.n	fe82 <_strtod_r+0x872>
    fea0:	e479      	b.n	f796 <_strtod_r+0x186>
    fea2:	f240 0300 	movw	r3, #0
    fea6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    feaa:	2200      	movs	r2, #0
    feac:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    feb0:	f7f7 fc16 	bl	76e0 <__aeabi_dmul>
    feb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    feb6:	9006      	str	r0, [sp, #24]
    feb8:	4689      	mov	r9, r1
    feba:	b90a      	cbnz	r2, fec0 <_strtod_r+0x8b0>
    febc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    fec0:	9a06      	ldr	r2, [sp, #24]
    fec2:	460b      	mov	r3, r1
    fec4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    fec8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    fecc:	e668      	b.n	fba0 <_strtod_r+0x590>
    fece:	9a11      	ldr	r2, [sp, #68]	; 0x44
    fed0:	f04f 0900 	mov.w	r9, #0
    fed4:	464b      	mov	r3, r9
    fed6:	4693      	mov	fp, r2
    fed8:	e5d2      	b.n	fa80 <_strtod_r+0x470>
    feda:	9b18      	ldr	r3, [sp, #96]	; 0x60
    fedc:	2b00      	cmp	r3, #0
    fede:	d174      	bne.n	ffca <_strtod_r+0x9ba>
    fee0:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    fee4:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    fee8:	4662      	mov	r2, ip
    feea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    feee:	b9f3      	cbnz	r3, ff2e <_strtod_r+0x91e>
    fef0:	f240 0300 	movw	r3, #0
    fef4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    fef8:	2200      	movs	r2, #0
    fefa:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    fefe:	f8cd c00c 	str.w	ip, [sp, #12]
    ff02:	f001 fda7 	bl	11a54 <__aeabi_dcmplt>
    ff06:	f8dd c00c 	ldr.w	ip, [sp, #12]
    ff0a:	2800      	cmp	r0, #0
    ff0c:	f000 80f0 	beq.w	100f0 <RAM_SIZE+0xf0>
    ff10:	f240 0300 	movw	r3, #0
    ff14:	f240 0900 	movw	r9, #0
    ff18:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    ff1c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    ff20:	2200      	movs	r2, #0
    ff22:	9206      	str	r2, [sp, #24]
    ff24:	4610      	mov	r0, r2
    ff26:	4619      	mov	r1, r3
    ff28:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    ff2c:	e638      	b.n	fba0 <_strtod_r+0x590>
    ff2e:	f240 0900 	movw	r9, #0
    ff32:	f240 0100 	movw	r1, #0
    ff36:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    ff3a:	2000      	movs	r0, #0
    ff3c:	4694      	mov	ip, r2
    ff3e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    ff42:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    ff46:	2100      	movs	r1, #0
    ff48:	9106      	str	r1, [sp, #24]
    ff4a:	e629      	b.n	fba0 <_strtod_r+0x590>
    ff4c:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    ff50:	9319      	str	r3, [sp, #100]	; 0x64
    ff52:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    ff56:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ff5a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    ff5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ff62:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ff66:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    ff6a:	f7fe fb93 	bl	e694 <__ulp>
    ff6e:	4602      	mov	r2, r0
    ff70:	460b      	mov	r3, r1
    ff72:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    ff76:	f7f7 fbb3 	bl	76e0 <__aeabi_dmul>
    ff7a:	4602      	mov	r2, r0
    ff7c:	460b      	mov	r3, r1
    ff7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ff82:	f7f7 f9fb 	bl	737c <__adddf3>
    ff86:	f64f 7cff 	movw	ip, #65535	; 0xffff
    ff8a:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    ff8e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ff92:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ff94:	ea02 030b 	and.w	r3, r2, fp
    ff98:	4563      	cmp	r3, ip
    ff9a:	bf9c      	itt	ls
    ff9c:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    ffa0:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    ffa4:	f67f ae50 	bls.w	fc48 <_strtod_r+0x638>
    ffa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ffac:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    ffae:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    ffb2:	429a      	cmp	r2, r3
    ffb4:	f000 8150 	beq.w	10258 <RAM_SIZE+0x258>
    ffb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ffbc:	f04f 32ff 	mov.w	r2, #4294967295
    ffc0:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    ffc4:	9218      	str	r2, [sp, #96]	; 0x60
    ffc6:	9319      	str	r3, [sp, #100]	; 0x64
    ffc8:	e64a      	b.n	fc60 <_strtod_r+0x650>
    ffca:	2b01      	cmp	r3, #1
    ffcc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ffce:	d1ae      	bne.n	ff2e <_strtod_r+0x91e>
    ffd0:	2a00      	cmp	r2, #0
    ffd2:	d1ac      	bne.n	ff2e <_strtod_r+0x91e>
    ffd4:	2300      	movs	r3, #0
    ffd6:	2200      	movs	r2, #0
    ffd8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    ffdc:	2322      	movs	r3, #34	; 0x22
    ffde:	6023      	str	r3, [r4, #0]
    ffe0:	e4d7      	b.n	f992 <_strtod_r+0x382>
    ffe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ffe6:	a338      	add	r3, pc, #224	; (adr r3, 100c8 <RAM_SIZE+0xc8>)
    ffe8:	e9d3 2300 	ldrd	r2, r3, [r3]
    ffec:	f001 fd32 	bl	11a54 <__aeabi_dcmplt>
    fff0:	2800      	cmp	r0, #0
    fff2:	f47f acce 	bne.w	f992 <_strtod_r+0x382>
    fff6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    fffa:	a335      	add	r3, pc, #212	; (adr r3, 100d0 <RAM_SIZE+0xd0>)
    fffc:	e9d3 2300 	ldrd	r2, r3, [r3]
   10000:	f001 fd46 	bl	11a90 <__aeabi_dcmpgt>
   10004:	2800      	cmp	r0, #0
   10006:	f43f ae2b 	beq.w	fc60 <_strtod_r+0x650>
   1000a:	e4c2      	b.n	f992 <_strtod_r+0x382>
   1000c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   10010:	e5fb      	b.n	fc0a <_strtod_r+0x5fa>
   10012:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   10014:	f240 5688 	movw	r6, #1416	; 0x588
   10018:	f2c2 0600 	movt	r6, #8192	; 0x2000
   1001c:	4620      	mov	r0, r4
   1001e:	a91f      	add	r1, sp, #124	; 0x7c
   10020:	4632      	mov	r2, r6
   10022:	ab1d      	add	r3, sp, #116	; 0x74
   10024:	9701      	str	r7, [sp, #4]
   10026:	af1e      	add	r7, sp, #120	; 0x78
   10028:	9700      	str	r7, [sp, #0]
   1002a:	f000 ff71 	bl	10f10 <__gethex>
   1002e:	f010 0807 	ands.w	r8, r0, #7
   10032:	4607      	mov	r7, r0
   10034:	f43f acc4 	beq.w	f9c0 <_strtod_r+0x3b0>
   10038:	f1b8 0f06 	cmp.w	r8, #6
   1003c:	f000 8168 	beq.w	10310 <RAM_SIZE+0x310>
   10040:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   10042:	b13a      	cbz	r2, 10054 <RAM_SIZE+0x54>
   10044:	6831      	ldr	r1, [r6, #0]
   10046:	a814      	add	r0, sp, #80	; 0x50
   10048:	f7fe fbea 	bl	e820 <__copybits>
   1004c:	4620      	mov	r0, r4
   1004e:	991e      	ldr	r1, [sp, #120]	; 0x78
   10050:	f7fe fc3a 	bl	e8c8 <_Bfree>
   10054:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   10056:	f1b8 0f06 	cmp.w	r8, #6
   1005a:	d80b      	bhi.n	10074 <RAM_SIZE+0x74>
   1005c:	e8df f008 	tbb	[pc, r8]
   10060:	141c212d 	.word	0x141c212d
   10064:	2104      	.short	0x2104
   10066:	2d          	.byte	0x2d
   10067:	00          	.byte	0x00
   10068:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   1006c:	9319      	str	r3, [sp, #100]	; 0x64
   1006e:	f04f 33ff 	mov.w	r3, #4294967295
   10072:	9318      	str	r3, [sp, #96]	; 0x60
   10074:	f017 0f08 	tst.w	r7, #8
   10078:	f43f ac9f 	beq.w	f9ba <_strtod_r+0x3aa>
   1007c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1007e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10080:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   10084:	f7ff bb8b 	b.w	f79e <_strtod_r+0x18e>
   10088:	f240 0300 	movw	r3, #0
   1008c:	2200      	movs	r2, #0
   1008e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10092:	9218      	str	r2, [sp, #96]	; 0x60
   10094:	9319      	str	r3, [sp, #100]	; 0x64
   10096:	e7ed      	b.n	10074 <RAM_SIZE+0x74>
   10098:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1009a:	9318      	str	r3, [sp, #96]	; 0x60
   1009c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1009e:	9319      	str	r3, [sp, #100]	; 0x64
   100a0:	e7e8      	b.n	10074 <RAM_SIZE+0x74>
   100a2:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   100a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   100a8:	9914      	ldr	r1, [sp, #80]	; 0x50
   100aa:	3303      	adds	r3, #3
   100ac:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   100b0:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
   100b4:	9319      	str	r3, [sp, #100]	; 0x64
   100b6:	9118      	str	r1, [sp, #96]	; 0x60
   100b8:	e7dc      	b.n	10074 <RAM_SIZE+0x74>
   100ba:	2300      	movs	r3, #0
   100bc:	9318      	str	r3, [sp, #96]	; 0x60
   100be:	9319      	str	r3, [sp, #100]	; 0x64
   100c0:	e7d8      	b.n	10074 <RAM_SIZE+0x74>
   100c2:	bf00      	nop
   100c4:	f3af 8000 	nop.w
   100c8:	94a03595 	.word	0x94a03595
   100cc:	3fdfffff 	.word	0x3fdfffff
   100d0:	35afe535 	.word	0x35afe535
   100d4:	3fe00000 	.word	0x3fe00000
   100d8:	00012bc5 	.word	0x00012bc5
   100dc:	00012bb9 	.word	0x00012bb9
   100e0:	94a03595 	.word	0x94a03595
   100e4:	3fcfffff 	.word	0x3fcfffff
   100e8:	ffc00000 	.word	0xffc00000
   100ec:	41dfffff 	.word	0x41dfffff
   100f0:	f240 0300 	movw	r3, #0
   100f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   100f8:	2200      	movs	r2, #0
   100fa:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   100fe:	f8cd c00c 	str.w	ip, [sp, #12]
   10102:	f7f7 faed 	bl	76e0 <__aeabi_dmul>
   10106:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1010a:	9006      	str	r0, [sp, #24]
   1010c:	4689      	mov	r9, r1
   1010e:	4602      	mov	r2, r0
   10110:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   10114:	e706      	b.n	ff24 <_strtod_r+0x914>
   10116:	2300      	movs	r3, #0
   10118:	9308      	str	r3, [sp, #32]
   1011a:	e698      	b.n	fe4e <_strtod_r+0x83e>
   1011c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1011e:	2b00      	cmp	r3, #0
   10120:	d17c      	bne.n	1021c <RAM_SIZE+0x21c>
   10122:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10124:	2b00      	cmp	r3, #0
   10126:	d179      	bne.n	1021c <RAM_SIZE+0x21c>
   10128:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1012a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   1012e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   10132:	2b00      	cmp	r3, #0
   10134:	d172      	bne.n	1021c <RAM_SIZE+0x21c>
   10136:	f240 0500 	movw	r5, #0
   1013a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   1013e:	ea02 0505 	and.w	r5, r2, r5
   10142:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10146:	d969      	bls.n	1021c <RAM_SIZE+0x21c>
   10148:	f8d8 3014 	ldr.w	r3, [r8, #20]
   1014c:	b91b      	cbnz	r3, 10156 <RAM_SIZE+0x156>
   1014e:	f8d8 3010 	ldr.w	r3, [r8, #16]
   10152:	2b01      	cmp	r3, #1
   10154:	dd62      	ble.n	1021c <RAM_SIZE+0x21c>
   10156:	4641      	mov	r1, r8
   10158:	2201      	movs	r2, #1
   1015a:	4620      	mov	r0, r4
   1015c:	f7fe fcea 	bl	eb34 <__lshift>
   10160:	4631      	mov	r1, r6
   10162:	4680      	mov	r8, r0
   10164:	f7fe fa76 	bl	e654 <__mcmp>
   10168:	2800      	cmp	r0, #0
   1016a:	dd57      	ble.n	1021c <RAM_SIZE+0x21c>
   1016c:	f1ba 0f00 	cmp.w	sl, #0
   10170:	f000 816b 	beq.w	1044a <RAM_SIZE+0x44a>
   10174:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10178:	f200 8167 	bhi.w	1044a <RAM_SIZE+0x44a>
   1017c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
   10180:	f67f af28 	bls.w	ffd4 <_strtod_r+0x9c4>
   10184:	f240 0300 	movw	r3, #0
   10188:	2200      	movs	r2, #0
   1018a:	f6c3 1350 	movt	r3, #14672	; 0x3950
   1018e:	9216      	str	r2, [sp, #88]	; 0x58
   10190:	9317      	str	r3, [sp, #92]	; 0x5c
   10192:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   10196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1019a:	f7f7 faa1 	bl	76e0 <__aeabi_dmul>
   1019e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   101a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
   101a4:	2b00      	cmp	r3, #0
   101a6:	f47f abf4 	bne.w	f992 <_strtod_r+0x382>
   101aa:	9b18      	ldr	r3, [sp, #96]	; 0x60
   101ac:	2b00      	cmp	r3, #0
   101ae:	f47f abf0 	bne.w	f992 <_strtod_r+0x382>
   101b2:	2322      	movs	r3, #34	; 0x22
   101b4:	6023      	str	r3, [r4, #0]
   101b6:	f7ff bbec 	b.w	f992 <_strtod_r+0x382>
   101ba:	9809      	ldr	r0, [sp, #36]	; 0x24
   101bc:	2800      	cmp	r0, #0
   101be:	f000 80cc 	beq.w	1035a <RAM_SIZE+0x35a>
   101c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   101c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   101c8:	f2c0 030f 	movt	r3, #15
   101cc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
   101d0:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
   101d4:	4299      	cmp	r1, r3
   101d6:	d12a      	bne.n	1022e <RAM_SIZE+0x22e>
   101d8:	9b18      	ldr	r3, [sp, #96]	; 0x60
   101da:	f1ba 0f00 	cmp.w	sl, #0
   101de:	f000 81ab 	beq.w	10538 <RAM_SIZE+0x538>
   101e2:	f240 0100 	movw	r1, #0
   101e6:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   101ea:	ea02 0101 	and.w	r1, r2, r1
   101ee:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
   101f2:	f200 81a1 	bhi.w	10538 <RAM_SIZE+0x538>
   101f6:	0d09      	lsrs	r1, r1, #20
   101f8:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
   101fc:	f04f 31ff 	mov.w	r1, #4294967295
   10200:	4081      	lsls	r1, r0
   10202:	428b      	cmp	r3, r1
   10204:	d114      	bne.n	10230 <RAM_SIZE+0x230>
   10206:	f240 0300 	movw	r3, #0
   1020a:	2100      	movs	r1, #0
   1020c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10210:	9118      	str	r1, [sp, #96]	; 0x60
   10212:	ea02 0303 	and.w	r3, r2, r3
   10216:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   1021a:	9319      	str	r3, [sp, #100]	; 0x64
   1021c:	f1ba 0f00 	cmp.w	sl, #0
   10220:	f43f abb7 	beq.w	f992 <_strtod_r+0x382>
   10224:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10228:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1022c:	e7aa      	b.n	10184 <RAM_SIZE+0x184>
   1022e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10230:	f013 0f01 	tst.w	r3, #1
   10234:	d0f2      	beq.n	1021c <RAM_SIZE+0x21c>
   10236:	9909      	ldr	r1, [sp, #36]	; 0x24
   10238:	2900      	cmp	r1, #0
   1023a:	f000 80da 	beq.w	103f2 <RAM_SIZE+0x3f2>
   1023e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10242:	f7fe fa27 	bl	e694 <__ulp>
   10246:	4602      	mov	r2, r0
   10248:	460b      	mov	r3, r1
   1024a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1024e:	f7f7 f895 	bl	737c <__adddf3>
   10252:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10256:	e7e1      	b.n	1021c <RAM_SIZE+0x21c>
   10258:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1025a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1025e:	f47f aeab 	bne.w	ffb8 <_strtod_r+0x9a8>
   10262:	2322      	movs	r3, #34	; 0x22
   10264:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
   10268:	6023      	str	r3, [r4, #0]
   1026a:	3b22      	subs	r3, #34	; 0x22
   1026c:	9318      	str	r3, [sp, #96]	; 0x60
   1026e:	f7ff bb90 	b.w	f992 <_strtod_r+0x382>
   10272:	f240 0200 	movw	r2, #0
   10276:	2322      	movs	r3, #34	; 0x22
   10278:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   1027c:	6023      	str	r3, [r4, #0]
   1027e:	2300      	movs	r3, #0
   10280:	f7ff ba8d 	b.w	f79e <_strtod_r+0x18e>
   10284:	f040 8099 	bne.w	103ba <RAM_SIZE+0x3ba>
   10288:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1028c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10290:	f7ff bbc2 	b.w	fa18 <_strtod_r+0x408>
   10294:	2700      	movs	r7, #0
   10296:	4694      	mov	ip, r2
   10298:	463e      	mov	r6, r7
   1029a:	9710      	str	r7, [sp, #64]	; 0x40
   1029c:	f7ff babe 	b.w	f81c <_strtod_r+0x20c>
   102a0:	f1bc 0f01 	cmp.w	ip, #1
   102a4:	44e3      	add	fp, ip
   102a6:	d01d      	beq.n	102e4 <RAM_SIZE+0x2e4>
   102a8:	9804      	ldr	r0, [sp, #16]
   102aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
   102ac:	eb00 090c 	add.w	r9, r0, ip
   102b0:	4602      	mov	r2, r0
   102b2:	f109 39ff 	add.w	r9, r9, #4294967295
   102b6:	e002      	b.n	102be <RAM_SIZE+0x2be>
   102b8:	0046      	lsls	r6, r0, #1
   102ba:	454a      	cmp	r2, r9
   102bc:	d00b      	beq.n	102d6 <RAM_SIZE+0x2d6>
   102be:	3201      	adds	r2, #1
   102c0:	eb06 0086 	add.w	r0, r6, r6, lsl #2
   102c4:	1e53      	subs	r3, r2, #1
   102c6:	2b08      	cmp	r3, #8
   102c8:	ddf6      	ble.n	102b8 <RAM_SIZE+0x2b8>
   102ca:	eb07 0387 	add.w	r3, r7, r7, lsl #2
   102ce:	2a10      	cmp	r2, #16
   102d0:	bfd8      	it	le
   102d2:	005f      	lslle	r7, r3, #1
   102d4:	e7f1      	b.n	102ba <RAM_SIZE+0x2ba>
   102d6:	9a04      	ldr	r2, [sp, #16]
   102d8:	9510      	str	r5, [sp, #64]	; 0x40
   102da:	4494      	add	ip, r2
   102dc:	f10c 3cff 	add.w	ip, ip, #4294967295
   102e0:	f8cd c010 	str.w	ip, [sp, #16]
   102e4:	9b04      	ldr	r3, [sp, #16]
   102e6:	1c5d      	adds	r5, r3, #1
   102e8:	2b08      	cmp	r3, #8
   102ea:	bfde      	ittt	le
   102ec:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
   102f0:	f04f 0c00 	movle.w	ip, #0
   102f4:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
   102f8:	f77f aab1 	ble.w	f85e <_strtod_r+0x24e>
   102fc:	2d10      	cmp	r5, #16
   102fe:	f04f 0c00 	mov.w	ip, #0
   10302:	f73f aaac 	bgt.w	f85e <_strtod_r+0x24e>
   10306:	220a      	movs	r2, #10
   10308:	fb02 a707 	mla	r7, r2, r7, sl
   1030c:	f7ff baa7 	b.w	f85e <_strtod_r+0x24e>
   10310:	2300      	movs	r3, #0
   10312:	951f      	str	r5, [sp, #124]	; 0x7c
   10314:	461a      	mov	r2, r3
   10316:	f7ff ba42 	b.w	f79e <_strtod_r+0x18e>
   1031a:	f1c5 070f 	rsb	r7, r5, #15
   1031e:	9808      	ldr	r0, [sp, #32]
   10320:	f107 0316 	add.w	r3, r7, #22
   10324:	4298      	cmp	r0, r3
   10326:	f73f ab56 	bgt.w	f9d6 <_strtod_r+0x3c6>
   1032a:	f642 2468 	movw	r4, #10856	; 0x2a68
   1032e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10332:	f2c0 0401 	movt	r4, #1
   10336:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
   1033a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1033e:	f7f7 f9cf 	bl	76e0 <__aeabi_dmul>
   10342:	9a08      	ldr	r2, [sp, #32]
   10344:	1bd7      	subs	r7, r2, r7
   10346:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
   1034a:	e9d4 2300 	ldrd	r2, r3, [r4]
   1034e:	f7f7 f9c7 	bl	76e0 <__aeabi_dmul>
   10352:	4603      	mov	r3, r0
   10354:	460a      	mov	r2, r1
   10356:	f7ff ba22 	b.w	f79e <_strtod_r+0x18e>
   1035a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1035c:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   10360:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   10364:	2b00      	cmp	r3, #0
   10366:	f47f af62 	bne.w	1022e <RAM_SIZE+0x22e>
   1036a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1036c:	2b00      	cmp	r3, #0
   1036e:	f47f af5f 	bne.w	10230 <RAM_SIZE+0x230>
   10372:	f240 0500 	movw	r5, #0
   10376:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   1037a:	ea02 0505 	and.w	r5, r2, r5
   1037e:	e6f5      	b.n	1016c <RAM_SIZE+0x16c>
   10380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   10382:	950b      	str	r5, [sp, #44]	; 0x2c
   10384:	464d      	mov	r5, r9
   10386:	9310      	str	r3, [sp, #64]	; 0x40
   10388:	f7ff b9e5 	b.w	f756 <_strtod_r+0x146>
   1038c:	9b08      	ldr	r3, [sp, #32]
   1038e:	f113 0f16 	cmn.w	r3, #22
   10392:	f6ff ab20 	blt.w	f9d6 <_strtod_r+0x3c6>
   10396:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
   1039a:	f642 2368 	movw	r3, #10856	; 0x2a68
   1039e:	f2c0 0301 	movt	r3, #1
   103a2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   103a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   103aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   103ae:	f7f7 fac1 	bl	7934 <__aeabi_ddiv>
   103b2:	4603      	mov	r3, r0
   103b4:	460a      	mov	r2, r1
   103b6:	f7ff b9f2 	b.w	f79e <_strtod_r+0x18e>
   103ba:	f1ca 0700 	rsb	r7, sl, #0
   103be:	f017 020f 	ands.w	r2, r7, #15
   103c2:	d00d      	beq.n	103e0 <RAM_SIZE+0x3e0>
   103c4:	f642 2368 	movw	r3, #10856	; 0x2a68
   103c8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   103cc:	f2c0 0301 	movt	r3, #1
   103d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   103d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   103d8:	f7f7 faac 	bl	7934 <__aeabi_ddiv>
   103dc:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   103e0:	113f      	asrs	r7, r7, #4
   103e2:	d157      	bne.n	10494 <RAM_SIZE+0x494>
   103e4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   103e8:	46ba      	mov	sl, r7
   103ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
   103ee:	f7ff bb13 	b.w	fa18 <_strtod_r+0x408>
   103f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   103f6:	f7fe f94d 	bl	e694 <__ulp>
   103fa:	4602      	mov	r2, r0
   103fc:	460b      	mov	r3, r1
   103fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10402:	f7f6 ffb9 	bl	7378 <__aeabi_dsub>
   10406:	2200      	movs	r2, #0
   10408:	2300      	movs	r3, #0
   1040a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   1040e:	f001 fb17 	bl	11a40 <__aeabi_dcmpeq>
   10412:	2800      	cmp	r0, #0
   10414:	f43f af02 	beq.w	1021c <RAM_SIZE+0x21c>
   10418:	e5dc      	b.n	ffd4 <_strtod_r+0x9c4>
   1041a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   1041e:	9119      	str	r1, [sp, #100]	; 0x64
   10420:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10424:	f04f 0a00 	mov.w	sl, #0
   10428:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1042c:	f7ff baf4 	b.w	fa18 <_strtod_r+0x408>
   10430:	1c53      	adds	r3, r2, #1
   10432:	931f      	str	r3, [sp, #124]	; 0x7c
   10434:	7853      	ldrb	r3, [r2, #1]
   10436:	2b28      	cmp	r3, #40	; 0x28
   10438:	f000 8084 	beq.w	10544 <RAM_SIZE+0x544>
   1043c:	f240 0200 	movw	r2, #0
   10440:	2300      	movs	r3, #0
   10442:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
   10446:	f7ff b9aa 	b.w	f79e <_strtod_r+0x18e>
   1044a:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
   1044e:	f04f 32ff 	mov.w	r2, #4294967295
   10452:	9218      	str	r2, [sp, #96]	; 0x60
   10454:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   10458:	ea6f 5303 	mvn.w	r3, r3, lsl #20
   1045c:	9319      	str	r3, [sp, #100]	; 0x64
   1045e:	e6dd      	b.n	1021c <RAM_SIZE+0x21c>
   10460:	4845      	ldr	r0, [pc, #276]	; (10578 <RAM_SIZE+0x578>)
   10462:	4611      	mov	r1, r2
   10464:	921f      	str	r2, [sp, #124]	; 0x7c
   10466:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   1046a:	3001      	adds	r0, #1
   1046c:	2c00      	cmp	r4, #0
   1046e:	d066      	beq.n	1053e <RAM_SIZE+0x53e>
   10470:	784b      	ldrb	r3, [r1, #1]
   10472:	3101      	adds	r1, #1
   10474:	2b40      	cmp	r3, #64	; 0x40
   10476:	dd02      	ble.n	1047e <RAM_SIZE+0x47e>
   10478:	2b5a      	cmp	r3, #90	; 0x5a
   1047a:	bfd8      	it	le
   1047c:	3320      	addle	r3, #32
   1047e:	42a3      	cmp	r3, r4
   10480:	d0f1      	beq.n	10466 <RAM_SIZE+0x466>
   10482:	3201      	adds	r2, #1
   10484:	921f      	str	r2, [sp, #124]	; 0x7c
   10486:	f240 0200 	movw	r2, #0
   1048a:	2300      	movs	r3, #0
   1048c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10490:	f7ff b985 	b.w	f79e <_strtod_r+0x18e>
   10494:	2f1f      	cmp	r7, #31
   10496:	dc49      	bgt.n	1052c <RAM_SIZE+0x52c>
   10498:	f017 0a10 	ands.w	sl, r7, #16
   1049c:	bf18      	it	ne
   1049e:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
   104a2:	2f00      	cmp	r7, #0
   104a4:	dd16      	ble.n	104d4 <RAM_SIZE+0x4d4>
   104a6:	f642 3890 	movw	r8, #11152	; 0x2b90
   104aa:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   104ae:	f2c0 0801 	movt	r8, #1
   104b2:	f017 0f01 	tst.w	r7, #1
   104b6:	4610      	mov	r0, r2
   104b8:	4619      	mov	r1, r3
   104ba:	d005      	beq.n	104c8 <RAM_SIZE+0x4c8>
   104bc:	e9d8 2300 	ldrd	r2, r3, [r8]
   104c0:	f7f7 f90e 	bl	76e0 <__aeabi_dmul>
   104c4:	4602      	mov	r2, r0
   104c6:	460b      	mov	r3, r1
   104c8:	107f      	asrs	r7, r7, #1
   104ca:	f108 0808 	add.w	r8, r8, #8
   104ce:	d1f0      	bne.n	104b2 <RAM_SIZE+0x4b2>
   104d0:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   104d4:	f1ba 0f00 	cmp.w	sl, #0
   104d8:	d01d      	beq.n	10516 <RAM_SIZE+0x516>
   104da:	9a19      	ldr	r2, [sp, #100]	; 0x64
   104dc:	f240 0300 	movw	r3, #0
   104e0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   104e4:	ea02 0303 	and.w	r3, r2, r3
   104e8:	0d1b      	lsrs	r3, r3, #20
   104ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   104ee:	2b00      	cmp	r3, #0
   104f0:	dd11      	ble.n	10516 <RAM_SIZE+0x516>
   104f2:	2b1f      	cmp	r3, #31
   104f4:	dd36      	ble.n	10564 <RAM_SIZE+0x564>
   104f6:	2100      	movs	r1, #0
   104f8:	2b34      	cmp	r3, #52	; 0x34
   104fa:	bfc8      	it	gt
   104fc:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
   10500:	9118      	str	r1, [sp, #96]	; 0x60
   10502:	bfc8      	it	gt
   10504:	9319      	strgt	r3, [sp, #100]	; 0x64
   10506:	dc06      	bgt.n	10516 <RAM_SIZE+0x516>
   10508:	f04f 31ff 	mov.w	r1, #4294967295
   1050c:	3b20      	subs	r3, #32
   1050e:	fa11 f303 	lsls.w	r3, r1, r3
   10512:	401a      	ands	r2, r3
   10514:	9219      	str	r2, [sp, #100]	; 0x64
   10516:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1051a:	2200      	movs	r2, #0
   1051c:	2300      	movs	r3, #0
   1051e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10522:	f001 fa8d 	bl	11a40 <__aeabi_dcmpeq>
   10526:	2800      	cmp	r0, #0
   10528:	f43f aa76 	beq.w	fa18 <_strtod_r+0x408>
   1052c:	2300      	movs	r3, #0
   1052e:	2222      	movs	r2, #34	; 0x22
   10530:	6022      	str	r2, [r4, #0]
   10532:	461a      	mov	r2, r3
   10534:	f7ff b933 	b.w	f79e <_strtod_r+0x18e>
   10538:	f04f 31ff 	mov.w	r1, #4294967295
   1053c:	e661      	b.n	10202 <RAM_SIZE+0x202>
   1053e:	3101      	adds	r1, #1
   10540:	911f      	str	r1, [sp, #124]	; 0x7c
   10542:	e7a0      	b.n	10486 <RAM_SIZE+0x486>
   10544:	a81f      	add	r0, sp, #124	; 0x7c
   10546:	490d      	ldr	r1, [pc, #52]	; (1057c <RAM_SIZE+0x57c>)
   10548:	aa14      	add	r2, sp, #80	; 0x50
   1054a:	f000 ff3f 	bl	113cc <__hexnan>
   1054e:	2805      	cmp	r0, #5
   10550:	f47f af74 	bne.w	1043c <RAM_SIZE+0x43c>
   10554:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10556:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10558:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
   1055c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   10560:	f7ff b91d 	b.w	f79e <_strtod_r+0x18e>
   10564:	f04f 32ff 	mov.w	r2, #4294967295
   10568:	fa12 f303 	lsls.w	r3, r2, r3
   1056c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1056e:	ea02 0303 	and.w	r3, r2, r3
   10572:	9318      	str	r3, [sp, #96]	; 0x60
   10574:	e7cf      	b.n	10516 <RAM_SIZE+0x516>
   10576:	bf00      	nop
   10578:	00012bbd 	.word	0x00012bbd
   1057c:	2000059c 	.word	0x2000059c

00010580 <strtof>:
   10580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10582:	f240 046c 	movw	r4, #108	; 0x6c
   10586:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1058a:	460a      	mov	r2, r1
   1058c:	4601      	mov	r1, r0
   1058e:	6820      	ldr	r0, [r4, #0]
   10590:	f7ff f83e 	bl	f610 <_strtod_r>
   10594:	460f      	mov	r7, r1
   10596:	4606      	mov	r6, r0
   10598:	f001 faa4 	bl	11ae4 <__aeabi_d2f>
   1059c:	2100      	movs	r1, #0
   1059e:	4605      	mov	r5, r0
   105a0:	f001 fb34 	bl	11c0c <__aeabi_fcmpeq>
   105a4:	b158      	cbz	r0, 105be <strtof+0x3e>
   105a6:	4630      	mov	r0, r6
   105a8:	4639      	mov	r1, r7
   105aa:	2200      	movs	r2, #0
   105ac:	2300      	movs	r3, #0
   105ae:	f001 fa47 	bl	11a40 <__aeabi_dcmpeq>
   105b2:	b920      	cbnz	r0, 105be <strtof+0x3e>
   105b4:	6823      	ldr	r3, [r4, #0]
   105b6:	2222      	movs	r2, #34	; 0x22
   105b8:	601a      	str	r2, [r3, #0]
   105ba:	4628      	mov	r0, r5
   105bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   105be:	f64f 71ff 	movw	r1, #65535	; 0xffff
   105c2:	4628      	mov	r0, r5
   105c4:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
   105c8:	f001 fb48 	bl	11c5c <__aeabi_fcmpgt>
   105cc:	b158      	cbz	r0, 105e6 <strtof+0x66>
   105ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
   105d2:	4630      	mov	r0, r6
   105d4:	4639      	mov	r1, r7
   105d6:	f04f 32ff 	mov.w	r2, #4294967295
   105da:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   105de:	f001 fa57 	bl	11a90 <__aeabi_dcmpgt>
   105e2:	2800      	cmp	r0, #0
   105e4:	d0e6      	beq.n	105b4 <strtof+0x34>
   105e6:	4628      	mov	r0, r5
   105e8:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
   105ec:	f001 fb18 	bl	11c20 <__aeabi_fcmplt>
   105f0:	2800      	cmp	r0, #0
   105f2:	d0e2      	beq.n	105ba <strtof+0x3a>
   105f4:	4630      	mov	r0, r6
   105f6:	4639      	mov	r1, r7
   105f8:	f04f 32ff 	mov.w	r2, #4294967295
   105fc:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
   10600:	f001 fa28 	bl	11a54 <__aeabi_dcmplt>
   10604:	2800      	cmp	r0, #0
   10606:	d0d5      	beq.n	105b4 <strtof+0x34>
   10608:	4628      	mov	r0, r5
   1060a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001060c <strtod>:
   1060c:	f240 036c 	movw	r3, #108	; 0x6c
   10610:	460a      	mov	r2, r1
   10612:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10616:	4601      	mov	r1, r0
   10618:	6818      	ldr	r0, [r3, #0]
   1061a:	f7fe bff9 	b.w	f610 <_strtod_r>
   1061e:	bf00      	nop

00010620 <_strtol_r>:
   10620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10624:	f240 1564 	movw	r5, #356	; 0x164
   10628:	f2c2 0500 	movt	r5, #8192	; 0x2000
   1062c:	b083      	sub	sp, #12
   1062e:	460c      	mov	r4, r1
   10630:	461f      	mov	r7, r3
   10632:	f8d5 8000 	ldr.w	r8, [r5]
   10636:	460e      	mov	r6, r1
   10638:	9001      	str	r0, [sp, #4]
   1063a:	9200      	str	r2, [sp, #0]
   1063c:	f816 5b01 	ldrb.w	r5, [r6], #1
   10640:	eb08 0305 	add.w	r3, r8, r5
   10644:	f893 b001 	ldrb.w	fp, [r3, #1]
   10648:	f01b 0b08 	ands.w	fp, fp, #8
   1064c:	d1f6      	bne.n	1063c <_strtol_r+0x1c>
   1064e:	2d2d      	cmp	r5, #45	; 0x2d
   10650:	d065      	beq.n	1071e <_strtol_r+0xfe>
   10652:	2d2b      	cmp	r5, #43	; 0x2b
   10654:	bf08      	it	eq
   10656:	f816 5b01 	ldrbeq.w	r5, [r6], #1
   1065a:	f1d7 0301 	rsbs	r3, r7, #1
   1065e:	bf38      	it	cc
   10660:	2300      	movcc	r3, #0
   10662:	2f10      	cmp	r7, #16
   10664:	bf14      	ite	ne
   10666:	461a      	movne	r2, r3
   10668:	f043 0201 	orreq.w	r2, r3, #1
   1066c:	b132      	cbz	r2, 1067c <_strtol_r+0x5c>
   1066e:	2d30      	cmp	r5, #48	; 0x30
   10670:	d066      	beq.n	10740 <_strtol_r+0x120>
   10672:	b11b      	cbz	r3, 1067c <_strtol_r+0x5c>
   10674:	2d30      	cmp	r5, #48	; 0x30
   10676:	bf0c      	ite	eq
   10678:	2708      	moveq	r7, #8
   1067a:	270a      	movne	r7, #10
   1067c:	f1bb 0f00 	cmp.w	fp, #0
   10680:	4639      	mov	r1, r7
   10682:	bf14      	ite	ne
   10684:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
   10688:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
   1068c:	4648      	mov	r0, r9
   1068e:	f001 f971 	bl	11974 <__aeabi_uidivmod>
   10692:	4648      	mov	r0, r9
   10694:	468a      	mov	sl, r1
   10696:	4639      	mov	r1, r7
   10698:	f001 f83e 	bl	11718 <__aeabi_uidiv>
   1069c:	2100      	movs	r1, #0
   1069e:	468c      	mov	ip, r1
   106a0:	eb08 0205 	add.w	r2, r8, r5
   106a4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   106a8:	7852      	ldrb	r2, [r2, #1]
   106aa:	f012 0f04 	tst.w	r2, #4
   106ae:	d108      	bne.n	106c2 <_strtol_r+0xa2>
   106b0:	f012 0f03 	tst.w	r2, #3
   106b4:	d020      	beq.n	106f8 <_strtol_r+0xd8>
   106b6:	f012 0f01 	tst.w	r2, #1
   106ba:	bf14      	ite	ne
   106bc:	2337      	movne	r3, #55	; 0x37
   106be:	2357      	moveq	r3, #87	; 0x57
   106c0:	1aeb      	subs	r3, r5, r3
   106c2:	429f      	cmp	r7, r3
   106c4:	dd18      	ble.n	106f8 <_strtol_r+0xd8>
   106c6:	4584      	cmp	ip, r0
   106c8:	bf94      	ite	ls
   106ca:	2200      	movls	r2, #0
   106cc:	2201      	movhi	r2, #1
   106ce:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   106d2:	f04f 31ff 	mov.w	r1, #4294967295
   106d6:	d10c      	bne.n	106f2 <_strtol_r+0xd2>
   106d8:	4584      	cmp	ip, r0
   106da:	bf14      	ite	ne
   106dc:	2200      	movne	r2, #0
   106de:	2201      	moveq	r2, #1
   106e0:	4553      	cmp	r3, sl
   106e2:	bfd4      	ite	le
   106e4:	2200      	movle	r2, #0
   106e6:	f002 0201 	andgt.w	r2, r2, #1
   106ea:	b912      	cbnz	r2, 106f2 <_strtol_r+0xd2>
   106ec:	fb07 3c0c 	mla	ip, r7, ip, r3
   106f0:	2101      	movs	r1, #1
   106f2:	f816 5b01 	ldrb.w	r5, [r6], #1
   106f6:	e7d3      	b.n	106a0 <_strtol_r+0x80>
   106f8:	f1b1 3fff 	cmp.w	r1, #4294967295
   106fc:	d014      	beq.n	10728 <_strtol_r+0x108>
   106fe:	f1bb 0f00 	cmp.w	fp, #0
   10702:	d109      	bne.n	10718 <_strtol_r+0xf8>
   10704:	4660      	mov	r0, ip
   10706:	9b00      	ldr	r3, [sp, #0]
   10708:	b11b      	cbz	r3, 10712 <_strtol_r+0xf2>
   1070a:	b101      	cbz	r1, 1070e <_strtol_r+0xee>
   1070c:	1e74      	subs	r4, r6, #1
   1070e:	9a00      	ldr	r2, [sp, #0]
   10710:	6014      	str	r4, [r2, #0]
   10712:	b003      	add	sp, #12
   10714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10718:	f1cc 0000 	rsb	r0, ip, #0
   1071c:	e7f3      	b.n	10706 <_strtol_r+0xe6>
   1071e:	f816 5b01 	ldrb.w	r5, [r6], #1
   10722:	f04f 0b01 	mov.w	fp, #1
   10726:	e798      	b.n	1065a <_strtol_r+0x3a>
   10728:	9a01      	ldr	r2, [sp, #4]
   1072a:	f1bb 0f00 	cmp.w	fp, #0
   1072e:	f04f 0322 	mov.w	r3, #34	; 0x22
   10732:	bf14      	ite	ne
   10734:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   10738:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1073c:	6013      	str	r3, [r2, #0]
   1073e:	e7e2      	b.n	10706 <_strtol_r+0xe6>
   10740:	7832      	ldrb	r2, [r6, #0]
   10742:	2a78      	cmp	r2, #120	; 0x78
   10744:	bf14      	ite	ne
   10746:	2100      	movne	r1, #0
   10748:	2101      	moveq	r1, #1
   1074a:	2a58      	cmp	r2, #88	; 0x58
   1074c:	bf14      	ite	ne
   1074e:	460a      	movne	r2, r1
   10750:	f041 0201 	orreq.w	r2, r1, #1
   10754:	2a00      	cmp	r2, #0
   10756:	d08c      	beq.n	10672 <_strtol_r+0x52>
   10758:	7875      	ldrb	r5, [r6, #1]
   1075a:	2710      	movs	r7, #16
   1075c:	3602      	adds	r6, #2
   1075e:	e78d      	b.n	1067c <_strtol_r+0x5c>

00010760 <strtol>:
   10760:	b410      	push	{r4}
   10762:	f240 046c 	movw	r4, #108	; 0x6c
   10766:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1076a:	468c      	mov	ip, r1
   1076c:	4613      	mov	r3, r2
   1076e:	4601      	mov	r1, r0
   10770:	4662      	mov	r2, ip
   10772:	6820      	ldr	r0, [r4, #0]
   10774:	bc10      	pop	{r4}
   10776:	e753      	b.n	10620 <_strtol_r>

00010778 <_strtoll_r>:
   10778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1077c:	f240 1464 	movw	r4, #356	; 0x164
   10780:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10784:	b08b      	sub	sp, #44	; 0x2c
   10786:	469a      	mov	sl, r3
   10788:	460d      	mov	r5, r1
   1078a:	6826      	ldr	r6, [r4, #0]
   1078c:	9106      	str	r1, [sp, #24]
   1078e:	9009      	str	r0, [sp, #36]	; 0x24
   10790:	9208      	str	r2, [sp, #32]
   10792:	f815 4b01 	ldrb.w	r4, [r5], #1
   10796:	1933      	adds	r3, r6, r4
   10798:	785b      	ldrb	r3, [r3, #1]
   1079a:	f013 0308 	ands.w	r3, r3, #8
   1079e:	d1f8      	bne.n	10792 <_strtoll_r+0x1a>
   107a0:	2c2d      	cmp	r4, #45	; 0x2d
   107a2:	f000 80aa 	beq.w	108fa <_strtoll_r+0x182>
   107a6:	2c2b      	cmp	r4, #43	; 0x2b
   107a8:	bf08      	it	eq
   107aa:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   107ae:	9307      	str	r3, [sp, #28]
   107b0:	f1da 0301 	rsbs	r3, sl, #1
   107b4:	bf38      	it	cc
   107b6:	2300      	movcc	r3, #0
   107b8:	f1ba 0f10 	cmp.w	sl, #16
   107bc:	bf14      	ite	ne
   107be:	461a      	movne	r2, r3
   107c0:	f043 0201 	orreq.w	r2, r3, #1
   107c4:	b1aa      	cbz	r2, 107f2 <_strtoll_r+0x7a>
   107c6:	2c30      	cmp	r4, #48	; 0x30
   107c8:	f000 80a5 	beq.w	10916 <_strtoll_r+0x19e>
   107cc:	2b00      	cmp	r3, #0
   107ce:	f000 80c5 	beq.w	1095c <_strtoll_r+0x1e4>
   107d2:	2c30      	cmp	r4, #48	; 0x30
   107d4:	f000 80b9 	beq.w	1094a <_strtoll_r+0x1d2>
   107d8:	9807      	ldr	r0, [sp, #28]
   107da:	220a      	movs	r2, #10
   107dc:	2300      	movs	r3, #0
   107de:	f04f 0a0a 	mov.w	sl, #10
   107e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
   107e6:	b160      	cbz	r0, 10802 <_strtoll_r+0x8a>
   107e8:	f04f 0800 	mov.w	r8, #0
   107ec:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
   107f0:	e00b      	b.n	1080a <_strtoll_r+0x92>
   107f2:	4652      	mov	r2, sl
   107f4:	ea4f 73e2 	mov.w	r3, r2, asr #31
   107f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   107fc:	9807      	ldr	r0, [sp, #28]
   107fe:	2800      	cmp	r0, #0
   10800:	d1f2      	bne.n	107e8 <_strtoll_r+0x70>
   10802:	f04f 38ff 	mov.w	r8, #4294967295
   10806:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
   1080a:	4640      	mov	r0, r8
   1080c:	4649      	mov	r1, r9
   1080e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10812:	2700      	movs	r7, #0
   10814:	f001 fa2c 	bl	11c70 <__aeabi_uldivmod>
   10818:	4640      	mov	r0, r8
   1081a:	4649      	mov	r1, r9
   1081c:	4693      	mov	fp, r2
   1081e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10822:	f001 fa25 	bl	11c70 <__aeabi_uldivmod>
   10826:	2200      	movs	r2, #0
   10828:	2300      	movs	r3, #0
   1082a:	f8cd b004 	str.w	fp, [sp, #4]
   1082e:	f8cd a000 	str.w	sl, [sp]
   10832:	4680      	mov	r8, r0
   10834:	4689      	mov	r9, r1
   10836:	1930      	adds	r0, r6, r4
   10838:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   1083c:	7840      	ldrb	r0, [r0, #1]
   1083e:	f010 0f04 	tst.w	r0, #4
   10842:	d108      	bne.n	10856 <_strtoll_r+0xde>
   10844:	f010 0f03 	tst.w	r0, #3
   10848:	d040      	beq.n	108cc <_strtoll_r+0x154>
   1084a:	f010 0f01 	tst.w	r0, #1
   1084e:	bf14      	ite	ne
   10850:	2137      	movne	r1, #55	; 0x37
   10852:	2157      	moveq	r1, #87	; 0x57
   10854:	1a61      	subs	r1, r4, r1
   10856:	ea83 0b09 	eor.w	fp, r3, r9
   1085a:	ea82 0a08 	eor.w	sl, r2, r8
   1085e:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10862:	f8dd b000 	ldr.w	fp, [sp]
   10866:	458b      	cmp	fp, r1
   10868:	dd30      	ble.n	108cc <_strtoll_r+0x154>
   1086a:	4590      	cmp	r8, r2
   1086c:	eb79 0003 	sbcs.w	r0, r9, r3
   10870:	bf2c      	ite	cs
   10872:	2000      	movcs	r0, #0
   10874:	2001      	movcc	r0, #1
   10876:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   1087a:	f04f 37ff 	mov.w	r7, #4294967295
   1087e:	d122      	bne.n	108c6 <_strtoll_r+0x14e>
   10880:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10884:	9805      	ldr	r0, [sp, #20]
   10886:	9c04      	ldr	r4, [sp, #16]
   10888:	ea5a 0b0b 	orrs.w	fp, sl, fp
   1088c:	f8dd a004 	ldr.w	sl, [sp, #4]
   10890:	fb02 fc00 	mul.w	ip, r2, r0
   10894:	bf14      	ite	ne
   10896:	2000      	movne	r0, #0
   10898:	2001      	moveq	r0, #1
   1089a:	4551      	cmp	r1, sl
   1089c:	bfd4      	ite	le
   1089e:	2000      	movle	r0, #0
   108a0:	f000 0001 	andgt.w	r0, r0, #1
   108a4:	fba2 ab04 	umull	sl, fp, r2, r4
   108a8:	fb04 cc03 	mla	ip, r4, r3, ip
   108ac:	e9cd ab02 	strd	sl, fp, [sp, #8]
   108b0:	b948      	cbnz	r0, 108c6 <_strtoll_r+0x14e>
   108b2:	44e3      	add	fp, ip
   108b4:	f8cd b00c 	str.w	fp, [sp, #12]
   108b8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   108bc:	2701      	movs	r7, #1
   108be:	eb1a 0201 	adds.w	r2, sl, r1
   108c2:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   108c6:	f815 4b01 	ldrb.w	r4, [r5], #1
   108ca:	e7b4      	b.n	10836 <_strtoll_r+0xbe>
   108cc:	f1b7 3fff 	cmp.w	r7, #4294967295
   108d0:	9807      	ldr	r0, [sp, #28]
   108d2:	d017      	beq.n	10904 <_strtoll_r+0x18c>
   108d4:	b968      	cbnz	r0, 108f2 <_strtoll_r+0x17a>
   108d6:	9908      	ldr	r1, [sp, #32]
   108d8:	b119      	cbz	r1, 108e2 <_strtoll_r+0x16a>
   108da:	b93f      	cbnz	r7, 108ec <_strtoll_r+0x174>
   108dc:	9806      	ldr	r0, [sp, #24]
   108de:	9c08      	ldr	r4, [sp, #32]
   108e0:	6020      	str	r0, [r4, #0]
   108e2:	4619      	mov	r1, r3
   108e4:	4610      	mov	r0, r2
   108e6:	b00b      	add	sp, #44	; 0x2c
   108e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   108ec:	3d01      	subs	r5, #1
   108ee:	9506      	str	r5, [sp, #24]
   108f0:	e7f4      	b.n	108dc <_strtoll_r+0x164>
   108f2:	4252      	negs	r2, r2
   108f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   108f8:	e7ed      	b.n	108d6 <_strtoll_r+0x15e>
   108fa:	f815 4b01 	ldrb.w	r4, [r5], #1
   108fe:	2001      	movs	r0, #1
   10900:	9007      	str	r0, [sp, #28]
   10902:	e755      	b.n	107b0 <_strtoll_r+0x38>
   10904:	b9e8      	cbnz	r0, 10942 <_strtoll_r+0x1ca>
   10906:	f04f 32ff 	mov.w	r2, #4294967295
   1090a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   1090e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10910:	2122      	movs	r1, #34	; 0x22
   10912:	6021      	str	r1, [r4, #0]
   10914:	e7df      	b.n	108d6 <_strtoll_r+0x15e>
   10916:	782a      	ldrb	r2, [r5, #0]
   10918:	2a78      	cmp	r2, #120	; 0x78
   1091a:	bf14      	ite	ne
   1091c:	2100      	movne	r1, #0
   1091e:	2101      	moveq	r1, #1
   10920:	2a58      	cmp	r2, #88	; 0x58
   10922:	bf14      	ite	ne
   10924:	460a      	movne	r2, r1
   10926:	f041 0201 	orreq.w	r2, r1, #1
   1092a:	2a00      	cmp	r2, #0
   1092c:	f43f af4e 	beq.w	107cc <_strtoll_r+0x54>
   10930:	786c      	ldrb	r4, [r5, #1]
   10932:	2210      	movs	r2, #16
   10934:	2300      	movs	r3, #0
   10936:	3502      	adds	r5, #2
   10938:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1093c:	f04f 0a10 	mov.w	sl, #16
   10940:	e75c      	b.n	107fc <_strtoll_r+0x84>
   10942:	2200      	movs	r2, #0
   10944:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   10948:	e7e1      	b.n	1090e <_strtoll_r+0x196>
   1094a:	f04f 0a08 	mov.w	sl, #8
   1094e:	f04f 0b00 	mov.w	fp, #0
   10952:	e9cd ab04 	strd	sl, fp, [sp, #16]
   10956:	f04f 0a08 	mov.w	sl, #8
   1095a:	e74f      	b.n	107fc <_strtoll_r+0x84>
   1095c:	4650      	mov	r0, sl
   1095e:	ea4f 71e0 	mov.w	r1, r0, asr #31
   10962:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10966:	e749      	b.n	107fc <_strtoll_r+0x84>

00010968 <_strtoul_r>:
   10968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1096c:	f240 1664 	movw	r6, #356	; 0x164
   10970:	f2c2 0600 	movt	r6, #8192	; 0x2000
   10974:	b083      	sub	sp, #12
   10976:	460c      	mov	r4, r1
   10978:	4615      	mov	r5, r2
   1097a:	f8d6 a000 	ldr.w	sl, [r6]
   1097e:	4698      	mov	r8, r3
   10980:	460f      	mov	r7, r1
   10982:	9001      	str	r0, [sp, #4]
   10984:	f817 6b01 	ldrb.w	r6, [r7], #1
   10988:	eb0a 0306 	add.w	r3, sl, r6
   1098c:	f893 b001 	ldrb.w	fp, [r3, #1]
   10990:	f01b 0b08 	ands.w	fp, fp, #8
   10994:	d1f6      	bne.n	10984 <_strtoul_r+0x1c>
   10996:	2e2d      	cmp	r6, #45	; 0x2d
   10998:	d06c      	beq.n	10a74 <_strtoul_r+0x10c>
   1099a:	2e2b      	cmp	r6, #43	; 0x2b
   1099c:	bf08      	it	eq
   1099e:	f817 6b01 	ldrbeq.w	r6, [r7], #1
   109a2:	f1d8 0301 	rsbs	r3, r8, #1
   109a6:	bf38      	it	cc
   109a8:	2300      	movcc	r3, #0
   109aa:	f1b8 0f10 	cmp.w	r8, #16
   109ae:	bf14      	ite	ne
   109b0:	461a      	movne	r2, r3
   109b2:	f043 0201 	orreq.w	r2, r3, #1
   109b6:	b172      	cbz	r2, 109d6 <_strtoul_r+0x6e>
   109b8:	2e30      	cmp	r6, #48	; 0x30
   109ba:	d060      	beq.n	10a7e <_strtoul_r+0x116>
   109bc:	b15b      	cbz	r3, 109d6 <_strtoul_r+0x6e>
   109be:	2e30      	cmp	r6, #48	; 0x30
   109c0:	bf0c      	ite	eq
   109c2:	f04f 0808 	moveq.w	r8, #8
   109c6:	f04f 080a 	movne.w	r8, #10
   109ca:	bf0c      	ite	eq
   109cc:	f04f 0907 	moveq.w	r9, #7
   109d0:	f04f 0905 	movne.w	r9, #5
   109d4:	e005      	b.n	109e2 <_strtoul_r+0x7a>
   109d6:	f04f 30ff 	mov.w	r0, #4294967295
   109da:	4641      	mov	r1, r8
   109dc:	f000 ffca 	bl	11974 <__aeabi_uidivmod>
   109e0:	4689      	mov	r9, r1
   109e2:	4641      	mov	r1, r8
   109e4:	f04f 30ff 	mov.w	r0, #4294967295
   109e8:	f000 fe96 	bl	11718 <__aeabi_uidiv>
   109ec:	2100      	movs	r1, #0
   109ee:	4684      	mov	ip, r0
   109f0:	4608      	mov	r0, r1
   109f2:	eb0a 0206 	add.w	r2, sl, r6
   109f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   109fa:	7852      	ldrb	r2, [r2, #1]
   109fc:	f012 0f04 	tst.w	r2, #4
   10a00:	d108      	bne.n	10a14 <_strtoul_r+0xac>
   10a02:	f012 0f03 	tst.w	r2, #3
   10a06:	d020      	beq.n	10a4a <_strtoul_r+0xe2>
   10a08:	f012 0f01 	tst.w	r2, #1
   10a0c:	bf14      	ite	ne
   10a0e:	2337      	movne	r3, #55	; 0x37
   10a10:	2357      	moveq	r3, #87	; 0x57
   10a12:	1af3      	subs	r3, r6, r3
   10a14:	4598      	cmp	r8, r3
   10a16:	dd18      	ble.n	10a4a <_strtoul_r+0xe2>
   10a18:	4560      	cmp	r0, ip
   10a1a:	bf94      	ite	ls
   10a1c:	2200      	movls	r2, #0
   10a1e:	2201      	movhi	r2, #1
   10a20:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10a24:	f04f 31ff 	mov.w	r1, #4294967295
   10a28:	d10c      	bne.n	10a44 <_strtoul_r+0xdc>
   10a2a:	4560      	cmp	r0, ip
   10a2c:	bf14      	ite	ne
   10a2e:	2200      	movne	r2, #0
   10a30:	2201      	moveq	r2, #1
   10a32:	454b      	cmp	r3, r9
   10a34:	bfd4      	ite	le
   10a36:	2200      	movle	r2, #0
   10a38:	f002 0201 	andgt.w	r2, r2, #1
   10a3c:	b912      	cbnz	r2, 10a44 <_strtoul_r+0xdc>
   10a3e:	fb08 3000 	mla	r0, r8, r0, r3
   10a42:	2101      	movs	r1, #1
   10a44:	f817 6b01 	ldrb.w	r6, [r7], #1
   10a48:	e7d3      	b.n	109f2 <_strtoul_r+0x8a>
   10a4a:	f1b1 3fff 	cmp.w	r1, #4294967295
   10a4e:	d00c      	beq.n	10a6a <_strtoul_r+0x102>
   10a50:	f1bb 0f00 	cmp.w	fp, #0
   10a54:	d107      	bne.n	10a66 <_strtoul_r+0xfe>
   10a56:	b10d      	cbz	r5, 10a5c <_strtoul_r+0xf4>
   10a58:	b919      	cbnz	r1, 10a62 <_strtoul_r+0xfa>
   10a5a:	602c      	str	r4, [r5, #0]
   10a5c:	b003      	add	sp, #12
   10a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a62:	1e7c      	subs	r4, r7, #1
   10a64:	e7f9      	b.n	10a5a <_strtoul_r+0xf2>
   10a66:	4240      	negs	r0, r0
   10a68:	e7f5      	b.n	10a56 <_strtoul_r+0xee>
   10a6a:	9a01      	ldr	r2, [sp, #4]
   10a6c:	2322      	movs	r3, #34	; 0x22
   10a6e:	4608      	mov	r0, r1
   10a70:	6013      	str	r3, [r2, #0]
   10a72:	e7f0      	b.n	10a56 <_strtoul_r+0xee>
   10a74:	f817 6b01 	ldrb.w	r6, [r7], #1
   10a78:	f04f 0b01 	mov.w	fp, #1
   10a7c:	e791      	b.n	109a2 <_strtoul_r+0x3a>
   10a7e:	783a      	ldrb	r2, [r7, #0]
   10a80:	2a78      	cmp	r2, #120	; 0x78
   10a82:	bf14      	ite	ne
   10a84:	2100      	movne	r1, #0
   10a86:	2101      	moveq	r1, #1
   10a88:	2a58      	cmp	r2, #88	; 0x58
   10a8a:	bf14      	ite	ne
   10a8c:	460a      	movne	r2, r1
   10a8e:	f041 0201 	orreq.w	r2, r1, #1
   10a92:	2a00      	cmp	r2, #0
   10a94:	d092      	beq.n	109bc <_strtoul_r+0x54>
   10a96:	787e      	ldrb	r6, [r7, #1]
   10a98:	f04f 090f 	mov.w	r9, #15
   10a9c:	3702      	adds	r7, #2
   10a9e:	f04f 0810 	mov.w	r8, #16
   10aa2:	e79e      	b.n	109e2 <_strtoul_r+0x7a>

00010aa4 <strtoul>:
   10aa4:	b410      	push	{r4}
   10aa6:	f240 046c 	movw	r4, #108	; 0x6c
   10aaa:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10aae:	468c      	mov	ip, r1
   10ab0:	4613      	mov	r3, r2
   10ab2:	4601      	mov	r1, r0
   10ab4:	4662      	mov	r2, ip
   10ab6:	6820      	ldr	r0, [r4, #0]
   10ab8:	bc10      	pop	{r4}
   10aba:	e755      	b.n	10968 <_strtoul_r>

00010abc <_strtoull_r>:
   10abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ac0:	f240 1464 	movw	r4, #356	; 0x164
   10ac4:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10ac8:	b08b      	sub	sp, #44	; 0x2c
   10aca:	469a      	mov	sl, r3
   10acc:	460d      	mov	r5, r1
   10ace:	6826      	ldr	r6, [r4, #0]
   10ad0:	9106      	str	r1, [sp, #24]
   10ad2:	9009      	str	r0, [sp, #36]	; 0x24
   10ad4:	9207      	str	r2, [sp, #28]
   10ad6:	f815 4b01 	ldrb.w	r4, [r5], #1
   10ada:	1933      	adds	r3, r6, r4
   10adc:	785b      	ldrb	r3, [r3, #1]
   10ade:	f013 0308 	ands.w	r3, r3, #8
   10ae2:	d1f8      	bne.n	10ad6 <_strtoull_r+0x1a>
   10ae4:	2c2d      	cmp	r4, #45	; 0x2d
   10ae6:	f000 80a9 	beq.w	10c3c <_strtoull_r+0x180>
   10aea:	2c2b      	cmp	r4, #43	; 0x2b
   10aec:	bf08      	it	eq
   10aee:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   10af2:	9308      	str	r3, [sp, #32]
   10af4:	f1da 0301 	rsbs	r3, sl, #1
   10af8:	bf38      	it	cc
   10afa:	2300      	movcc	r3, #0
   10afc:	f1ba 0f10 	cmp.w	sl, #16
   10b00:	bf14      	ite	ne
   10b02:	461a      	movne	r2, r3
   10b04:	f043 0201 	orreq.w	r2, r3, #1
   10b08:	b18a      	cbz	r2, 10b2e <_strtoull_r+0x72>
   10b0a:	2c30      	cmp	r4, #48	; 0x30
   10b0c:	f000 809b 	beq.w	10c46 <_strtoull_r+0x18a>
   10b10:	2b00      	cmp	r3, #0
   10b12:	f000 80b9 	beq.w	10c88 <_strtoull_r+0x1cc>
   10b16:	2c30      	cmp	r4, #48	; 0x30
   10b18:	f000 80ad 	beq.w	10c76 <_strtoull_r+0x1ba>
   10b1c:	220a      	movs	r2, #10
   10b1e:	2300      	movs	r3, #0
   10b20:	f04f 0b05 	mov.w	fp, #5
   10b24:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10b28:	f04f 0a0a 	mov.w	sl, #10
   10b2c:	e00b      	b.n	10b46 <_strtoull_r+0x8a>
   10b2e:	4652      	mov	r2, sl
   10b30:	ea4f 73e2 	mov.w	r3, r2, asr #31
   10b34:	f04f 30ff 	mov.w	r0, #4294967295
   10b38:	f04f 31ff 	mov.w	r1, #4294967295
   10b3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10b40:	f001 f896 	bl	11c70 <__aeabi_uldivmod>
   10b44:	4693      	mov	fp, r2
   10b46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10b4a:	f04f 30ff 	mov.w	r0, #4294967295
   10b4e:	f04f 31ff 	mov.w	r1, #4294967295
   10b52:	2700      	movs	r7, #0
   10b54:	f001 f88c 	bl	11c70 <__aeabi_uldivmod>
   10b58:	2200      	movs	r2, #0
   10b5a:	2300      	movs	r3, #0
   10b5c:	f8cd b004 	str.w	fp, [sp, #4]
   10b60:	f8cd a000 	str.w	sl, [sp]
   10b64:	4680      	mov	r8, r0
   10b66:	4689      	mov	r9, r1
   10b68:	1930      	adds	r0, r6, r4
   10b6a:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   10b6e:	7840      	ldrb	r0, [r0, #1]
   10b70:	f010 0f04 	tst.w	r0, #4
   10b74:	d108      	bne.n	10b88 <_strtoull_r+0xcc>
   10b76:	f010 0f03 	tst.w	r0, #3
   10b7a:	d040      	beq.n	10bfe <_strtoull_r+0x142>
   10b7c:	f010 0f01 	tst.w	r0, #1
   10b80:	bf14      	ite	ne
   10b82:	2137      	movne	r1, #55	; 0x37
   10b84:	2157      	moveq	r1, #87	; 0x57
   10b86:	1a61      	subs	r1, r4, r1
   10b88:	ea83 0b09 	eor.w	fp, r3, r9
   10b8c:	ea82 0a08 	eor.w	sl, r2, r8
   10b90:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10b94:	f8dd b000 	ldr.w	fp, [sp]
   10b98:	458b      	cmp	fp, r1
   10b9a:	dd30      	ble.n	10bfe <_strtoull_r+0x142>
   10b9c:	4590      	cmp	r8, r2
   10b9e:	eb79 0003 	sbcs.w	r0, r9, r3
   10ba2:	bf2c      	ite	cs
   10ba4:	2000      	movcs	r0, #0
   10ba6:	2001      	movcc	r0, #1
   10ba8:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   10bac:	f04f 37ff 	mov.w	r7, #4294967295
   10bb0:	d122      	bne.n	10bf8 <_strtoull_r+0x13c>
   10bb2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10bb6:	9805      	ldr	r0, [sp, #20]
   10bb8:	9c04      	ldr	r4, [sp, #16]
   10bba:	ea5a 0b0b 	orrs.w	fp, sl, fp
   10bbe:	f8dd a004 	ldr.w	sl, [sp, #4]
   10bc2:	fb02 fc00 	mul.w	ip, r2, r0
   10bc6:	bf14      	ite	ne
   10bc8:	2000      	movne	r0, #0
   10bca:	2001      	moveq	r0, #1
   10bcc:	4551      	cmp	r1, sl
   10bce:	bfd4      	ite	le
   10bd0:	2000      	movle	r0, #0
   10bd2:	f000 0001 	andgt.w	r0, r0, #1
   10bd6:	fba2 ab04 	umull	sl, fp, r2, r4
   10bda:	fb04 cc03 	mla	ip, r4, r3, ip
   10bde:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10be2:	b948      	cbnz	r0, 10bf8 <_strtoull_r+0x13c>
   10be4:	44e3      	add	fp, ip
   10be6:	f8cd b00c 	str.w	fp, [sp, #12]
   10bea:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10bee:	2701      	movs	r7, #1
   10bf0:	eb1a 0201 	adds.w	r2, sl, r1
   10bf4:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10bf8:	f815 4b01 	ldrb.w	r4, [r5], #1
   10bfc:	e7b4      	b.n	10b68 <_strtoull_r+0xac>
   10bfe:	f1b7 3fff 	cmp.w	r7, #4294967295
   10c02:	d013      	beq.n	10c2c <_strtoull_r+0x170>
   10c04:	9908      	ldr	r1, [sp, #32]
   10c06:	b969      	cbnz	r1, 10c24 <_strtoull_r+0x168>
   10c08:	9c07      	ldr	r4, [sp, #28]
   10c0a:	b11c      	cbz	r4, 10c14 <_strtoull_r+0x158>
   10c0c:	b93f      	cbnz	r7, 10c1e <_strtoull_r+0x162>
   10c0e:	9906      	ldr	r1, [sp, #24]
   10c10:	9807      	ldr	r0, [sp, #28]
   10c12:	6001      	str	r1, [r0, #0]
   10c14:	4619      	mov	r1, r3
   10c16:	4610      	mov	r0, r2
   10c18:	b00b      	add	sp, #44	; 0x2c
   10c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c1e:	3d01      	subs	r5, #1
   10c20:	9506      	str	r5, [sp, #24]
   10c22:	e7f4      	b.n	10c0e <_strtoull_r+0x152>
   10c24:	4252      	negs	r2, r2
   10c26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   10c2a:	e7ed      	b.n	10c08 <_strtoull_r+0x14c>
   10c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
   10c2e:	2322      	movs	r3, #34	; 0x22
   10c30:	f04f 32ff 	mov.w	r2, #4294967295
   10c34:	6003      	str	r3, [r0, #0]
   10c36:	f04f 33ff 	mov.w	r3, #4294967295
   10c3a:	e7e5      	b.n	10c08 <_strtoull_r+0x14c>
   10c3c:	f815 4b01 	ldrb.w	r4, [r5], #1
   10c40:	2001      	movs	r0, #1
   10c42:	9008      	str	r0, [sp, #32]
   10c44:	e756      	b.n	10af4 <_strtoull_r+0x38>
   10c46:	782a      	ldrb	r2, [r5, #0]
   10c48:	2a78      	cmp	r2, #120	; 0x78
   10c4a:	bf14      	ite	ne
   10c4c:	2100      	movne	r1, #0
   10c4e:	2101      	moveq	r1, #1
   10c50:	2a58      	cmp	r2, #88	; 0x58
   10c52:	bf14      	ite	ne
   10c54:	460a      	movne	r2, r1
   10c56:	f041 0201 	orreq.w	r2, r1, #1
   10c5a:	2a00      	cmp	r2, #0
   10c5c:	f43f af58 	beq.w	10b10 <_strtoull_r+0x54>
   10c60:	786c      	ldrb	r4, [r5, #1]
   10c62:	2210      	movs	r2, #16
   10c64:	2300      	movs	r3, #0
   10c66:	3502      	adds	r5, #2
   10c68:	f04f 0b0f 	mov.w	fp, #15
   10c6c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10c70:	f04f 0a10 	mov.w	sl, #16
   10c74:	e767      	b.n	10b46 <_strtoull_r+0x8a>
   10c76:	2008      	movs	r0, #8
   10c78:	2100      	movs	r1, #0
   10c7a:	f04f 0b07 	mov.w	fp, #7
   10c7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10c82:	f04f 0a08 	mov.w	sl, #8
   10c86:	e75e      	b.n	10b46 <_strtoull_r+0x8a>
   10c88:	4650      	mov	r0, sl
   10c8a:	ea4f 71e0 	mov.w	r1, r0, asr #31
   10c8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10c92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10c96:	f04f 30ff 	mov.w	r0, #4294967295
   10c9a:	f04f 31ff 	mov.w	r1, #4294967295
   10c9e:	f000 ffe7 	bl	11c70 <__aeabi_uldivmod>
   10ca2:	4693      	mov	fp, r2
   10ca4:	e74f      	b.n	10b46 <_strtoull_r+0x8a>
   10ca6:	bf00      	nop

00010ca8 <_calloc_r>:
   10ca8:	b538      	push	{r3, r4, r5, lr}
   10caa:	fb01 f102 	mul.w	r1, r1, r2
   10cae:	f7fc ff97 	bl	dbe0 <_malloc_r>
   10cb2:	4604      	mov	r4, r0
   10cb4:	b1f8      	cbz	r0, 10cf6 <_calloc_r+0x4e>
   10cb6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   10cba:	f022 0203 	bic.w	r2, r2, #3
   10cbe:	3a04      	subs	r2, #4
   10cc0:	2a24      	cmp	r2, #36	; 0x24
   10cc2:	d81a      	bhi.n	10cfa <_calloc_r+0x52>
   10cc4:	2a13      	cmp	r2, #19
   10cc6:	4603      	mov	r3, r0
   10cc8:	d90f      	bls.n	10cea <_calloc_r+0x42>
   10cca:	2100      	movs	r1, #0
   10ccc:	f840 1b04 	str.w	r1, [r0], #4
   10cd0:	1d03      	adds	r3, r0, #4
   10cd2:	2a1b      	cmp	r2, #27
   10cd4:	6061      	str	r1, [r4, #4]
   10cd6:	d908      	bls.n	10cea <_calloc_r+0x42>
   10cd8:	1d1d      	adds	r5, r3, #4
   10cda:	6041      	str	r1, [r0, #4]
   10cdc:	6059      	str	r1, [r3, #4]
   10cde:	1d2b      	adds	r3, r5, #4
   10ce0:	2a24      	cmp	r2, #36	; 0x24
   10ce2:	bf02      	ittt	eq
   10ce4:	6069      	streq	r1, [r5, #4]
   10ce6:	6059      	streq	r1, [r3, #4]
   10ce8:	3308      	addeq	r3, #8
   10cea:	461a      	mov	r2, r3
   10cec:	2100      	movs	r1, #0
   10cee:	f842 1b04 	str.w	r1, [r2], #4
   10cf2:	6059      	str	r1, [r3, #4]
   10cf4:	6051      	str	r1, [r2, #4]
   10cf6:	4620      	mov	r0, r4
   10cf8:	bd38      	pop	{r3, r4, r5, pc}
   10cfa:	2100      	movs	r1, #0
   10cfc:	f7fd fbea 	bl	e4d4 <memset>
   10d00:	4620      	mov	r0, r4
   10d02:	bd38      	pop	{r3, r4, r5, pc}

00010d04 <_close_r>:
   10d04:	b538      	push	{r3, r4, r5, lr}
   10d06:	f240 7480 	movw	r4, #1920	; 0x780
   10d0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10d0e:	4605      	mov	r5, r0
   10d10:	4608      	mov	r0, r1
   10d12:	2300      	movs	r3, #0
   10d14:	6023      	str	r3, [r4, #0]
   10d16:	f7f6 f9cb 	bl	70b0 <_close>
   10d1a:	f1b0 3fff 	cmp.w	r0, #4294967295
   10d1e:	d000      	beq.n	10d22 <_close_r+0x1e>
   10d20:	bd38      	pop	{r3, r4, r5, pc}
   10d22:	6823      	ldr	r3, [r4, #0]
   10d24:	2b00      	cmp	r3, #0
   10d26:	d0fb      	beq.n	10d20 <_close_r+0x1c>
   10d28:	602b      	str	r3, [r5, #0]
   10d2a:	bd38      	pop	{r3, r4, r5, pc}

00010d2c <_fclose_r>:
   10d2c:	b570      	push	{r4, r5, r6, lr}
   10d2e:	4605      	mov	r5, r0
   10d30:	460c      	mov	r4, r1
   10d32:	2900      	cmp	r1, #0
   10d34:	d04b      	beq.n	10dce <_fclose_r+0xa2>
   10d36:	f7fc fa8b 	bl	d250 <__sfp_lock_acquire>
   10d3a:	b115      	cbz	r5, 10d42 <_fclose_r+0x16>
   10d3c:	69ab      	ldr	r3, [r5, #24]
   10d3e:	2b00      	cmp	r3, #0
   10d40:	d048      	beq.n	10dd4 <_fclose_r+0xa8>
   10d42:	f642 13c4 	movw	r3, #10692	; 0x29c4
   10d46:	f2c0 0301 	movt	r3, #1
   10d4a:	429c      	cmp	r4, r3
   10d4c:	bf08      	it	eq
   10d4e:	686c      	ldreq	r4, [r5, #4]
   10d50:	d00e      	beq.n	10d70 <_fclose_r+0x44>
   10d52:	f642 13e4 	movw	r3, #10724	; 0x29e4
   10d56:	f2c0 0301 	movt	r3, #1
   10d5a:	429c      	cmp	r4, r3
   10d5c:	bf08      	it	eq
   10d5e:	68ac      	ldreq	r4, [r5, #8]
   10d60:	d006      	beq.n	10d70 <_fclose_r+0x44>
   10d62:	f642 2304 	movw	r3, #10756	; 0x2a04
   10d66:	f2c0 0301 	movt	r3, #1
   10d6a:	429c      	cmp	r4, r3
   10d6c:	bf08      	it	eq
   10d6e:	68ec      	ldreq	r4, [r5, #12]
   10d70:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   10d74:	b33e      	cbz	r6, 10dc6 <_fclose_r+0x9a>
   10d76:	4628      	mov	r0, r5
   10d78:	4621      	mov	r1, r4
   10d7a:	f7fc f9ad 	bl	d0d8 <_fflush_r>
   10d7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10d80:	4606      	mov	r6, r0
   10d82:	b13b      	cbz	r3, 10d94 <_fclose_r+0x68>
   10d84:	4628      	mov	r0, r5
   10d86:	6a21      	ldr	r1, [r4, #32]
   10d88:	4798      	blx	r3
   10d8a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   10d8e:	bf28      	it	cs
   10d90:	f04f 36ff 	movcs.w	r6, #4294967295
   10d94:	89a3      	ldrh	r3, [r4, #12]
   10d96:	f013 0f80 	tst.w	r3, #128	; 0x80
   10d9a:	d11f      	bne.n	10ddc <_fclose_r+0xb0>
   10d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   10d9e:	b141      	cbz	r1, 10db2 <_fclose_r+0x86>
   10da0:	f104 0344 	add.w	r3, r4, #68	; 0x44
   10da4:	4299      	cmp	r1, r3
   10da6:	d002      	beq.n	10dae <_fclose_r+0x82>
   10da8:	4628      	mov	r0, r5
   10daa:	f7fc fb89 	bl	d4c0 <_free_r>
   10dae:	2300      	movs	r3, #0
   10db0:	6363      	str	r3, [r4, #52]	; 0x34
   10db2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10db4:	b121      	cbz	r1, 10dc0 <_fclose_r+0x94>
   10db6:	4628      	mov	r0, r5
   10db8:	f7fc fb82 	bl	d4c0 <_free_r>
   10dbc:	2300      	movs	r3, #0
   10dbe:	64a3      	str	r3, [r4, #72]	; 0x48
   10dc0:	f04f 0300 	mov.w	r3, #0
   10dc4:	81a3      	strh	r3, [r4, #12]
   10dc6:	f7fc fa45 	bl	d254 <__sfp_lock_release>
   10dca:	4630      	mov	r0, r6
   10dcc:	bd70      	pop	{r4, r5, r6, pc}
   10dce:	460e      	mov	r6, r1
   10dd0:	4630      	mov	r0, r6
   10dd2:	bd70      	pop	{r4, r5, r6, pc}
   10dd4:	4628      	mov	r0, r5
   10dd6:	f7fc faef 	bl	d3b8 <__sinit>
   10dda:	e7b2      	b.n	10d42 <_fclose_r+0x16>
   10ddc:	4628      	mov	r0, r5
   10dde:	6921      	ldr	r1, [r4, #16]
   10de0:	f7fc fb6e 	bl	d4c0 <_free_r>
   10de4:	e7da      	b.n	10d9c <_fclose_r+0x70>
   10de6:	bf00      	nop

00010de8 <fclose>:
   10de8:	f240 036c 	movw	r3, #108	; 0x6c
   10dec:	4601      	mov	r1, r0
   10dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10df2:	6818      	ldr	r0, [r3, #0]
   10df4:	e79a      	b.n	10d2c <_fclose_r>
   10df6:	bf00      	nop

00010df8 <_fstat_r>:
   10df8:	b538      	push	{r3, r4, r5, lr}
   10dfa:	f240 7480 	movw	r4, #1920	; 0x780
   10dfe:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10e02:	4605      	mov	r5, r0
   10e04:	4608      	mov	r0, r1
   10e06:	4611      	mov	r1, r2
   10e08:	2300      	movs	r3, #0
   10e0a:	6023      	str	r3, [r4, #0]
   10e0c:	f7f6 f982 	bl	7114 <_fstat>
   10e10:	f1b0 3fff 	cmp.w	r0, #4294967295
   10e14:	d000      	beq.n	10e18 <_fstat_r+0x20>
   10e16:	bd38      	pop	{r3, r4, r5, pc}
   10e18:	6823      	ldr	r3, [r4, #0]
   10e1a:	2b00      	cmp	r3, #0
   10e1c:	d0fb      	beq.n	10e16 <_fstat_r+0x1e>
   10e1e:	602b      	str	r3, [r5, #0]
   10e20:	bd38      	pop	{r3, r4, r5, pc}
   10e22:	bf00      	nop

00010e24 <__hexdig_init>:
   10e24:	f642 30d8 	movw	r0, #11224	; 0x2bd8
   10e28:	f240 6380 	movw	r3, #1664	; 0x680
   10e2c:	f2c0 0001 	movt	r0, #1
   10e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e34:	2110      	movs	r1, #16
   10e36:	2230      	movs	r2, #48	; 0x30
   10e38:	54d1      	strb	r1, [r2, r3]
   10e3a:	3101      	adds	r1, #1
   10e3c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10e40:	b2c9      	uxtb	r1, r1
   10e42:	2a00      	cmp	r2, #0
   10e44:	d1f8      	bne.n	10e38 <__hexdig_init+0x14>
   10e46:	f642 30d0 	movw	r0, #11216	; 0x2bd0
   10e4a:	211a      	movs	r1, #26
   10e4c:	f2c0 0001 	movt	r0, #1
   10e50:	2261      	movs	r2, #97	; 0x61
   10e52:	54d1      	strb	r1, [r2, r3]
   10e54:	3101      	adds	r1, #1
   10e56:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10e5a:	b2c9      	uxtb	r1, r1
   10e5c:	2a00      	cmp	r2, #0
   10e5e:	d1f8      	bne.n	10e52 <__hexdig_init+0x2e>
   10e60:	f642 30c8 	movw	r0, #11208	; 0x2bc8
   10e64:	211a      	movs	r1, #26
   10e66:	f2c0 0001 	movt	r0, #1
   10e6a:	2241      	movs	r2, #65	; 0x41
   10e6c:	54d1      	strb	r1, [r2, r3]
   10e6e:	3101      	adds	r1, #1
   10e70:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10e74:	b2c9      	uxtb	r1, r1
   10e76:	2a00      	cmp	r2, #0
   10e78:	d1f8      	bne.n	10e6c <__hexdig_init+0x48>
   10e7a:	4770      	bx	lr

00010e7c <rshift>:
   10e7c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   10e80:	6904      	ldr	r4, [r0, #16]
   10e82:	114b      	asrs	r3, r1, #5
   10e84:	f100 0214 	add.w	r2, r0, #20
   10e88:	42a3      	cmp	r3, r4
   10e8a:	4617      	mov	r7, r2
   10e8c:	da27      	bge.n	10ede <rshift+0x62>
   10e8e:	3304      	adds	r3, #4
   10e90:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   10e94:	3414      	adds	r4, #20
   10e96:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   10e9a:	1d1d      	adds	r5, r3, #4
   10e9c:	f011 011f 	ands.w	r1, r1, #31
   10ea0:	d025      	beq.n	10eee <rshift+0x72>
   10ea2:	685e      	ldr	r6, [r3, #4]
   10ea4:	1d2b      	adds	r3, r5, #4
   10ea6:	f1c1 0820 	rsb	r8, r1, #32
   10eaa:	40ce      	lsrs	r6, r1
   10eac:	429c      	cmp	r4, r3
   10eae:	d914      	bls.n	10eda <rshift+0x5e>
   10eb0:	f04f 0c00 	mov.w	ip, #0
   10eb4:	681f      	ldr	r7, [r3, #0]
   10eb6:	fa07 f708 	lsl.w	r7, r7, r8
   10eba:	433e      	orrs	r6, r7
   10ebc:	f842 600c 	str.w	r6, [r2, ip]
   10ec0:	f853 6b04 	ldr.w	r6, [r3], #4
   10ec4:	f10c 0c04 	add.w	ip, ip, #4
   10ec8:	40ce      	lsrs	r6, r1
   10eca:	429c      	cmp	r4, r3
   10ecc:	d8f2      	bhi.n	10eb4 <rshift+0x38>
   10ece:	1b67      	subs	r7, r4, r5
   10ed0:	3f05      	subs	r7, #5
   10ed2:	f027 0703 	bic.w	r7, r7, #3
   10ed6:	19c7      	adds	r7, r0, r7
   10ed8:	3718      	adds	r7, #24
   10eda:	603e      	str	r6, [r7, #0]
   10edc:	b9b6      	cbnz	r6, 10f0c <rshift+0x90>
   10ede:	1aba      	subs	r2, r7, r2
   10ee0:	1092      	asrs	r2, r2, #2
   10ee2:	6102      	str	r2, [r0, #16]
   10ee4:	b902      	cbnz	r2, 10ee8 <rshift+0x6c>
   10ee6:	6142      	str	r2, [r0, #20]
   10ee8:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   10eec:	4770      	bx	lr
   10eee:	42ac      	cmp	r4, r5
   10ef0:	d9f5      	bls.n	10ede <rshift+0x62>
   10ef2:	586b      	ldr	r3, [r5, r1]
   10ef4:	5053      	str	r3, [r2, r1]
   10ef6:	3104      	adds	r1, #4
   10ef8:	194b      	adds	r3, r1, r5
   10efa:	429c      	cmp	r4, r3
   10efc:	d8f9      	bhi.n	10ef2 <rshift+0x76>
   10efe:	43ef      	mvns	r7, r5
   10f00:	193f      	adds	r7, r7, r4
   10f02:	f027 0703 	bic.w	r7, r7, #3
   10f06:	19c7      	adds	r7, r0, r7
   10f08:	3718      	adds	r7, #24
   10f0a:	e7e8      	b.n	10ede <rshift+0x62>
   10f0c:	3704      	adds	r7, #4
   10f0e:	e7e6      	b.n	10ede <rshift+0x62>

00010f10 <__gethex>:
   10f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f14:	f240 6480 	movw	r4, #1664	; 0x680
   10f18:	b085      	sub	sp, #20
   10f1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10f1e:	4693      	mov	fp, r2
   10f20:	9302      	str	r3, [sp, #8]
   10f22:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10f26:	9001      	str	r0, [sp, #4]
   10f28:	2b00      	cmp	r3, #0
   10f2a:	f000 8105 	beq.w	11138 <__gethex+0x228>
   10f2e:	680b      	ldr	r3, [r1, #0]
   10f30:	1c9e      	adds	r6, r3, #2
   10f32:	f893 c002 	ldrb.w	ip, [r3, #2]
   10f36:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10f3a:	f040 81cc 	bne.w	112d6 <__gethex+0x3c6>
   10f3e:	3303      	adds	r3, #3
   10f40:	2000      	movs	r0, #0
   10f42:	461e      	mov	r6, r3
   10f44:	f813 cb01 	ldrb.w	ip, [r3], #1
   10f48:	3001      	adds	r0, #1
   10f4a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   10f4e:	d0f8      	beq.n	10f42 <__gethex+0x32>
   10f50:	f814 500c 	ldrb.w	r5, [r4, ip]
   10f54:	f240 6280 	movw	r2, #1664	; 0x680
   10f58:	f2c2 0200 	movt	r2, #8192	; 0x2000
   10f5c:	2d00      	cmp	r5, #0
   10f5e:	d03a      	beq.n	10fd6 <__gethex+0xc6>
   10f60:	f04f 0800 	mov.w	r8, #0
   10f64:	4633      	mov	r3, r6
   10f66:	4645      	mov	r5, r8
   10f68:	7832      	ldrb	r2, [r6, #0]
   10f6a:	e001      	b.n	10f70 <__gethex+0x60>
   10f6c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10f70:	5ca7      	ldrb	r7, [r4, r2]
   10f72:	2f00      	cmp	r7, #0
   10f74:	d1fa      	bne.n	10f6c <__gethex+0x5c>
   10f76:	f1d5 0c01 	rsbs	ip, r5, #1
   10f7a:	bf38      	it	cc
   10f7c:	f04f 0c00 	movcc.w	ip, #0
   10f80:	2a2e      	cmp	r2, #46	; 0x2e
   10f82:	bf14      	ite	ne
   10f84:	2200      	movne	r2, #0
   10f86:	f00c 0201 	andeq.w	r2, ip, #1
   10f8a:	b162      	cbz	r2, 10fa6 <__gethex+0x96>
   10f8c:	785a      	ldrb	r2, [r3, #1]
   10f8e:	1c5f      	adds	r7, r3, #1
   10f90:	5ca3      	ldrb	r3, [r4, r2]
   10f92:	2b00      	cmp	r3, #0
   10f94:	f000 81e0 	beq.w	11358 <__gethex+0x448>
   10f98:	463b      	mov	r3, r7
   10f9a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10f9e:	5ca2      	ldrb	r2, [r4, r2]
   10fa0:	2a00      	cmp	r2, #0
   10fa2:	d1fa      	bne.n	10f9a <__gethex+0x8a>
   10fa4:	463d      	mov	r5, r7
   10fa6:	461f      	mov	r7, r3
   10fa8:	2d00      	cmp	r5, #0
   10faa:	f000 8159 	beq.w	11260 <__gethex+0x350>
   10fae:	1bed      	subs	r5, r5, r7
   10fb0:	783b      	ldrb	r3, [r7, #0]
   10fb2:	00ad      	lsls	r5, r5, #2
   10fb4:	2b50      	cmp	r3, #80	; 0x50
   10fb6:	d018      	beq.n	10fea <__gethex+0xda>
   10fb8:	2b70      	cmp	r3, #112	; 0x70
   10fba:	d016      	beq.n	10fea <__gethex+0xda>
   10fbc:	463a      	mov	r2, r7
   10fbe:	600a      	str	r2, [r1, #0]
   10fc0:	f1b8 0f00 	cmp.w	r8, #0
   10fc4:	d04d      	beq.n	11062 <__gethex+0x152>
   10fc6:	2800      	cmp	r0, #0
   10fc8:	bf0c      	ite	eq
   10fca:	2406      	moveq	r4, #6
   10fcc:	2400      	movne	r4, #0
   10fce:	4620      	mov	r0, r4
   10fd0:	b005      	add	sp, #20
   10fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10fd6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   10fda:	f000 812c 	beq.w	11236 <__gethex+0x326>
   10fde:	7833      	ldrb	r3, [r6, #0]
   10fe0:	4637      	mov	r7, r6
   10fe2:	f04f 0801 	mov.w	r8, #1
   10fe6:	2b50      	cmp	r3, #80	; 0x50
   10fe8:	d1e6      	bne.n	10fb8 <__gethex+0xa8>
   10fea:	787b      	ldrb	r3, [r7, #1]
   10fec:	f107 0901 	add.w	r9, r7, #1
   10ff0:	2b2b      	cmp	r3, #43	; 0x2b
   10ff2:	f000 8149 	beq.w	11288 <__gethex+0x378>
   10ff6:	2b2d      	cmp	r3, #45	; 0x2d
   10ff8:	f000 8141 	beq.w	1127e <__gethex+0x36e>
   10ffc:	2200      	movs	r2, #0
   10ffe:	9203      	str	r2, [sp, #12]
   11000:	f814 c003 	ldrb.w	ip, [r4, r3]
   11004:	f240 6380 	movw	r3, #1664	; 0x680
   11008:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1100c:	f1bc 0f00 	cmp.w	ip, #0
   11010:	d0d4      	beq.n	10fbc <__gethex+0xac>
   11012:	f1bc 0f19 	cmp.w	ip, #25
   11016:	dcd1      	bgt.n	10fbc <__gethex+0xac>
   11018:	f899 a001 	ldrb.w	sl, [r9, #1]
   1101c:	f1ac 0c10 	sub.w	ip, ip, #16
   11020:	f109 0201 	add.w	r2, r9, #1
   11024:	f813 300a 	ldrb.w	r3, [r3, sl]
   11028:	b193      	cbz	r3, 11050 <__gethex+0x140>
   1102a:	2b19      	cmp	r3, #25
   1102c:	dc10      	bgt.n	11050 <__gethex+0x140>
   1102e:	46a9      	mov	r9, r5
   11030:	e001      	b.n	11036 <__gethex+0x126>
   11032:	2b19      	cmp	r3, #25
   11034:	dc0b      	bgt.n	1104e <__gethex+0x13e>
   11036:	f812 af01 	ldrb.w	sl, [r2, #1]!
   1103a:	f1a3 0510 	sub.w	r5, r3, #16
   1103e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   11042:	f814 300a 	ldrb.w	r3, [r4, sl]
   11046:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   1104a:	2b00      	cmp	r3, #0
   1104c:	d1f1      	bne.n	11032 <__gethex+0x122>
   1104e:	464d      	mov	r5, r9
   11050:	9b03      	ldr	r3, [sp, #12]
   11052:	b10b      	cbz	r3, 11058 <__gethex+0x148>
   11054:	f1cc 0c00 	rsb	ip, ip, #0
   11058:	4465      	add	r5, ip
   1105a:	600a      	str	r2, [r1, #0]
   1105c:	f1b8 0f00 	cmp.w	r8, #0
   11060:	d1b1      	bne.n	10fc6 <__gethex+0xb6>
   11062:	1e7b      	subs	r3, r7, #1
   11064:	4641      	mov	r1, r8
   11066:	1b9b      	subs	r3, r3, r6
   11068:	2b07      	cmp	r3, #7
   1106a:	dd03      	ble.n	11074 <__gethex+0x164>
   1106c:	105b      	asrs	r3, r3, #1
   1106e:	3101      	adds	r1, #1
   11070:	2b07      	cmp	r3, #7
   11072:	dcfb      	bgt.n	1106c <__gethex+0x15c>
   11074:	9801      	ldr	r0, [sp, #4]
   11076:	f7fd fc43 	bl	e900 <_Balloc>
   1107a:	42be      	cmp	r6, r7
   1107c:	4680      	mov	r8, r0
   1107e:	f100 0a14 	add.w	sl, r0, #20
   11082:	f080 8164 	bcs.w	1134e <__gethex+0x43e>
   11086:	2300      	movs	r3, #0
   11088:	46ac      	mov	ip, r5
   1108a:	461a      	mov	r2, r3
   1108c:	4655      	mov	r5, sl
   1108e:	e009      	b.n	110a4 <__gethex+0x194>
   11090:	5c61      	ldrb	r1, [r4, r1]
   11092:	f001 010f 	and.w	r1, r1, #15
   11096:	fa11 f202 	lsls.w	r2, r1, r2
   1109a:	4313      	orrs	r3, r2
   1109c:	3f01      	subs	r7, #1
   1109e:	4602      	mov	r2, r0
   110a0:	42be      	cmp	r6, r7
   110a2:	d210      	bcs.n	110c6 <__gethex+0x1b6>
   110a4:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   110a8:	1d10      	adds	r0, r2, #4
   110aa:	292e      	cmp	r1, #46	; 0x2e
   110ac:	bf08      	it	eq
   110ae:	4610      	moveq	r0, r2
   110b0:	d0f4      	beq.n	1109c <__gethex+0x18c>
   110b2:	2a20      	cmp	r2, #32
   110b4:	d1ec      	bne.n	11090 <__gethex+0x180>
   110b6:	f845 3b04 	str.w	r3, [r5], #4
   110ba:	2300      	movs	r3, #0
   110bc:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   110c0:	461a      	mov	r2, r3
   110c2:	2004      	movs	r0, #4
   110c4:	e7e4      	b.n	11090 <__gethex+0x180>
   110c6:	462a      	mov	r2, r5
   110c8:	4665      	mov	r5, ip
   110ca:	4694      	mov	ip, r2
   110cc:	4662      	mov	r2, ip
   110ce:	4618      	mov	r0, r3
   110d0:	f842 3b04 	str.w	r3, [r2], #4
   110d4:	ebca 0402 	rsb	r4, sl, r2
   110d8:	10a4      	asrs	r4, r4, #2
   110da:	f8c8 4010 	str.w	r4, [r8, #16]
   110de:	f7fd fa67 	bl	e5b0 <__hi0bits>
   110e2:	f8db 6000 	ldr.w	r6, [fp]
   110e6:	0164      	lsls	r4, r4, #5
   110e8:	1a24      	subs	r4, r4, r0
   110ea:	42b4      	cmp	r4, r6
   110ec:	f300 80d1 	bgt.w	11292 <__gethex+0x382>
   110f0:	f2c0 80ab 	blt.w	1124a <__gethex+0x33a>
   110f4:	2700      	movs	r7, #0
   110f6:	f8db 3008 	ldr.w	r3, [fp, #8]
   110fa:	429d      	cmp	r5, r3
   110fc:	f300 8092 	bgt.w	11224 <__gethex+0x314>
   11100:	f8db 3004 	ldr.w	r3, [fp, #4]
   11104:	429d      	cmp	r5, r3
   11106:	f280 809e 	bge.w	11246 <__gethex+0x336>
   1110a:	1b5c      	subs	r4, r3, r5
   1110c:	42a6      	cmp	r6, r4
   1110e:	dc18      	bgt.n	11142 <__gethex+0x232>
   11110:	f8db 200c 	ldr.w	r2, [fp, #12]
   11114:	2a02      	cmp	r2, #2
   11116:	f000 80f9 	beq.w	1130c <__gethex+0x3fc>
   1111a:	2a03      	cmp	r2, #3
   1111c:	f000 8135 	beq.w	1138a <__gethex+0x47a>
   11120:	2a01      	cmp	r2, #1
   11122:	f000 8123 	beq.w	1136c <__gethex+0x45c>
   11126:	9801      	ldr	r0, [sp, #4]
   11128:	4641      	mov	r1, r8
   1112a:	f7fd fbcd 	bl	e8c8 <_Bfree>
   1112e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11130:	2300      	movs	r3, #0
   11132:	2450      	movs	r4, #80	; 0x50
   11134:	6013      	str	r3, [r2, #0]
   11136:	e74a      	b.n	10fce <__gethex+0xbe>
   11138:	9100      	str	r1, [sp, #0]
   1113a:	f7ff fe73 	bl	10e24 <__hexdig_init>
   1113e:	9900      	ldr	r1, [sp, #0]
   11140:	e6f5      	b.n	10f2e <__gethex+0x1e>
   11142:	1e65      	subs	r5, r4, #1
   11144:	2f00      	cmp	r7, #0
   11146:	f040 80d9 	bne.w	112fc <__gethex+0x3ec>
   1114a:	2d00      	cmp	r5, #0
   1114c:	dd04      	ble.n	11158 <__gethex+0x248>
   1114e:	4640      	mov	r0, r8
   11150:	4629      	mov	r1, r5
   11152:	f7fd fb8d 	bl	e870 <__any_on>
   11156:	4607      	mov	r7, r0
   11158:	116b      	asrs	r3, r5, #5
   1115a:	2201      	movs	r2, #1
   1115c:	f005 051f 	and.w	r5, r5, #31
   11160:	4621      	mov	r1, r4
   11162:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   11166:	40aa      	lsls	r2, r5
   11168:	4640      	mov	r0, r8
   1116a:	421a      	tst	r2, r3
   1116c:	bf18      	it	ne
   1116e:	f047 0702 	orrne.w	r7, r7, #2
   11172:	f7ff fe83 	bl	10e7c <rshift>
   11176:	f8db 5004 	ldr.w	r5, [fp, #4]
   1117a:	1b36      	subs	r6, r6, r4
   1117c:	2402      	movs	r4, #2
   1117e:	2f00      	cmp	r7, #0
   11180:	d077      	beq.n	11272 <__gethex+0x362>
   11182:	f8db 300c 	ldr.w	r3, [fp, #12]
   11186:	2b02      	cmp	r3, #2
   11188:	d06c      	beq.n	11264 <__gethex+0x354>
   1118a:	2b03      	cmp	r3, #3
   1118c:	f000 80e9 	beq.w	11362 <__gethex+0x452>
   11190:	2b01      	cmp	r3, #1
   11192:	d16c      	bne.n	1126e <__gethex+0x35e>
   11194:	f017 0f02 	tst.w	r7, #2
   11198:	d069      	beq.n	1126e <__gethex+0x35e>
   1119a:	f8da 3000 	ldr.w	r3, [sl]
   1119e:	431f      	orrs	r7, r3
   111a0:	f017 0f01 	tst.w	r7, #1
   111a4:	d063      	beq.n	1126e <__gethex+0x35e>
   111a6:	f8d8 7010 	ldr.w	r7, [r8, #16]
   111aa:	4653      	mov	r3, sl
   111ac:	2000      	movs	r0, #0
   111ae:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   111b2:	3114      	adds	r1, #20
   111b4:	681a      	ldr	r2, [r3, #0]
   111b6:	f1b2 3fff 	cmp.w	r2, #4294967295
   111ba:	f040 80ed 	bne.w	11398 <__gethex+0x488>
   111be:	f843 0b04 	str.w	r0, [r3], #4
   111c2:	4299      	cmp	r1, r3
   111c4:	d8f6      	bhi.n	111b4 <__gethex+0x2a4>
   111c6:	f8d8 2008 	ldr.w	r2, [r8, #8]
   111ca:	463b      	mov	r3, r7
   111cc:	4297      	cmp	r7, r2
   111ce:	bfb8      	it	lt
   111d0:	46c2      	movlt	sl, r8
   111d2:	f280 80e4 	bge.w	1139e <__gethex+0x48e>
   111d6:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   111da:	46d0      	mov	r8, sl
   111dc:	3301      	adds	r3, #1
   111de:	f8ca 3010 	str.w	r3, [sl, #16]
   111e2:	2301      	movs	r3, #1
   111e4:	6153      	str	r3, [r2, #20]
   111e6:	2c02      	cmp	r4, #2
   111e8:	f000 80a0 	beq.w	1132c <__gethex+0x41c>
   111ec:	f8d8 3010 	ldr.w	r3, [r8, #16]
   111f0:	429f      	cmp	r7, r3
   111f2:	db0d      	blt.n	11210 <__gethex+0x300>
   111f4:	f016 061f 	ands.w	r6, r6, #31
   111f8:	f000 80a7 	beq.w	1134a <__gethex+0x43a>
   111fc:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   11200:	f1c6 0620 	rsb	r6, r6, #32
   11204:	6938      	ldr	r0, [r7, #16]
   11206:	f7fd f9d3 	bl	e5b0 <__hi0bits>
   1120a:	42b0      	cmp	r0, r6
   1120c:	f280 809d 	bge.w	1134a <__gethex+0x43a>
   11210:	2101      	movs	r1, #1
   11212:	4640      	mov	r0, r8
   11214:	f7ff fe32 	bl	10e7c <rshift>
   11218:	f8db 3008 	ldr.w	r3, [fp, #8]
   1121c:	3501      	adds	r5, #1
   1121e:	429d      	cmp	r5, r3
   11220:	f340 8093 	ble.w	1134a <__gethex+0x43a>
   11224:	9801      	ldr	r0, [sp, #4]
   11226:	4641      	mov	r1, r8
   11228:	f7fd fb4e 	bl	e8c8 <_Bfree>
   1122c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1122e:	2300      	movs	r3, #0
   11230:	24a3      	movs	r4, #163	; 0xa3
   11232:	6013      	str	r3, [r2, #0]
   11234:	e6cb      	b.n	10fce <__gethex+0xbe>
   11236:	7873      	ldrb	r3, [r6, #1]
   11238:	1c77      	adds	r7, r6, #1
   1123a:	5cd5      	ldrb	r5, [r2, r3]
   1123c:	2d00      	cmp	r5, #0
   1123e:	d14c      	bne.n	112da <__gethex+0x3ca>
   11240:	f04f 0801 	mov.w	r8, #1
   11244:	e6b6      	b.n	10fb4 <__gethex+0xa4>
   11246:	2401      	movs	r4, #1
   11248:	e799      	b.n	1117e <__gethex+0x26e>
   1124a:	1b34      	subs	r4, r6, r4
   1124c:	4641      	mov	r1, r8
   1124e:	9801      	ldr	r0, [sp, #4]
   11250:	4622      	mov	r2, r4
   11252:	f7fd fc6f 	bl	eb34 <__lshift>
   11256:	1b2d      	subs	r5, r5, r4
   11258:	4680      	mov	r8, r0
   1125a:	f100 0a14 	add.w	sl, r0, #20
   1125e:	e749      	b.n	110f4 <__gethex+0x1e4>
   11260:	783b      	ldrb	r3, [r7, #0]
   11262:	e6a7      	b.n	10fb4 <__gethex+0xa4>
   11264:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11266:	f1c2 0301 	rsb	r3, r2, #1
   1126a:	2b00      	cmp	r3, #0
   1126c:	d19b      	bne.n	111a6 <__gethex+0x296>
   1126e:	f044 0410 	orr.w	r4, r4, #16
   11272:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11274:	9a02      	ldr	r2, [sp, #8]
   11276:	f8c3 8000 	str.w	r8, [r3]
   1127a:	6015      	str	r5, [r2, #0]
   1127c:	e6a7      	b.n	10fce <__gethex+0xbe>
   1127e:	2201      	movs	r2, #1
   11280:	9203      	str	r2, [sp, #12]
   11282:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11286:	e6bb      	b.n	11000 <__gethex+0xf0>
   11288:	2300      	movs	r3, #0
   1128a:	9303      	str	r3, [sp, #12]
   1128c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11290:	e6b6      	b.n	11000 <__gethex+0xf0>
   11292:	1ba4      	subs	r4, r4, r6
   11294:	4640      	mov	r0, r8
   11296:	4621      	mov	r1, r4
   11298:	f7fd faea 	bl	e870 <__any_on>
   1129c:	4607      	mov	r7, r0
   1129e:	b1a0      	cbz	r0, 112ca <__gethex+0x3ba>
   112a0:	1e61      	subs	r1, r4, #1
   112a2:	2701      	movs	r7, #1
   112a4:	f001 021f 	and.w	r2, r1, #31
   112a8:	114b      	asrs	r3, r1, #5
   112aa:	fa17 f202 	lsls.w	r2, r7, r2
   112ae:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   112b2:	695b      	ldr	r3, [r3, #20]
   112b4:	421a      	tst	r2, r3
   112b6:	d008      	beq.n	112ca <__gethex+0x3ba>
   112b8:	42b9      	cmp	r1, r7
   112ba:	dd4b      	ble.n	11354 <__gethex+0x444>
   112bc:	3901      	subs	r1, #1
   112be:	4640      	mov	r0, r8
   112c0:	f7fd fad6 	bl	e870 <__any_on>
   112c4:	2800      	cmp	r0, #0
   112c6:	d045      	beq.n	11354 <__gethex+0x444>
   112c8:	3702      	adds	r7, #2
   112ca:	4640      	mov	r0, r8
   112cc:	4621      	mov	r1, r4
   112ce:	f7ff fdd5 	bl	10e7c <rshift>
   112d2:	192d      	adds	r5, r5, r4
   112d4:	e70f      	b.n	110f6 <__gethex+0x1e6>
   112d6:	2000      	movs	r0, #0
   112d8:	e63a      	b.n	10f50 <__gethex+0x40>
   112da:	2b30      	cmp	r3, #48	; 0x30
   112dc:	463b      	mov	r3, r7
   112de:	bf18      	it	ne
   112e0:	783a      	ldrbne	r2, [r7, #0]
   112e2:	d10d      	bne.n	11300 <__gethex+0x3f0>
   112e4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   112e8:	2a30      	cmp	r2, #48	; 0x30
   112ea:	d0fb      	beq.n	112e4 <__gethex+0x3d4>
   112ec:	5ca0      	ldrb	r0, [r4, r2]
   112ee:	b938      	cbnz	r0, 11300 <__gethex+0x3f0>
   112f0:	f04f 0801 	mov.w	r8, #1
   112f4:	463d      	mov	r5, r7
   112f6:	461e      	mov	r6, r3
   112f8:	4640      	mov	r0, r8
   112fa:	e639      	b.n	10f70 <__gethex+0x60>
   112fc:	2701      	movs	r7, #1
   112fe:	e72b      	b.n	11158 <__gethex+0x248>
   11300:	463d      	mov	r5, r7
   11302:	461e      	mov	r6, r3
   11304:	f04f 0800 	mov.w	r8, #0
   11308:	2001      	movs	r0, #1
   1130a:	e631      	b.n	10f70 <__gethex+0x60>
   1130c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1130e:	2a00      	cmp	r2, #0
   11310:	f47f af09 	bne.w	11126 <__gethex+0x216>
   11314:	9a02      	ldr	r2, [sp, #8]
   11316:	2462      	movs	r4, #98	; 0x62
   11318:	6013      	str	r3, [r2, #0]
   1131a:	2301      	movs	r3, #1
   1131c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1131e:	f8ca 3000 	str.w	r3, [sl]
   11322:	f8c8 3010 	str.w	r3, [r8, #16]
   11326:	f8c2 8000 	str.w	r8, [r2]
   1132a:	e650      	b.n	10fce <__gethex+0xbe>
   1132c:	f8db 3000 	ldr.w	r3, [fp]
   11330:	3b01      	subs	r3, #1
   11332:	42b3      	cmp	r3, r6
   11334:	d12e      	bne.n	11394 <__gethex+0x484>
   11336:	1173      	asrs	r3, r6, #5
   11338:	2201      	movs	r2, #1
   1133a:	f006 061f 	and.w	r6, r6, #31
   1133e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   11342:	40b2      	lsls	r2, r6
   11344:	695b      	ldr	r3, [r3, #20]
   11346:	421a      	tst	r2, r3
   11348:	d024      	beq.n	11394 <__gethex+0x484>
   1134a:	2421      	movs	r4, #33	; 0x21
   1134c:	e791      	b.n	11272 <__gethex+0x362>
   1134e:	46d4      	mov	ip, sl
   11350:	2300      	movs	r3, #0
   11352:	e6bb      	b.n	110cc <__gethex+0x1bc>
   11354:	2702      	movs	r7, #2
   11356:	e7b8      	b.n	112ca <__gethex+0x3ba>
   11358:	463d      	mov	r5, r7
   1135a:	2d00      	cmp	r5, #0
   1135c:	f47f ae27 	bne.w	10fae <__gethex+0x9e>
   11360:	e77e      	b.n	11260 <__gethex+0x350>
   11362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   11364:	2b00      	cmp	r3, #0
   11366:	f47f af1e 	bne.w	111a6 <__gethex+0x296>
   1136a:	e780      	b.n	1126e <__gethex+0x35e>
   1136c:	42b4      	cmp	r4, r6
   1136e:	f47f aeda 	bne.w	11126 <__gethex+0x216>
   11372:	2e01      	cmp	r6, #1
   11374:	ddce      	ble.n	11314 <__gethex+0x404>
   11376:	1e71      	subs	r1, r6, #1
   11378:	4640      	mov	r0, r8
   1137a:	f7fd fa79 	bl	e870 <__any_on>
   1137e:	2800      	cmp	r0, #0
   11380:	f43f aed1 	beq.w	11126 <__gethex+0x216>
   11384:	f8db 3004 	ldr.w	r3, [fp, #4]
   11388:	e7c4      	b.n	11314 <__gethex+0x404>
   1138a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1138c:	2a00      	cmp	r2, #0
   1138e:	f43f aeca 	beq.w	11126 <__gethex+0x216>
   11392:	e7bf      	b.n	11314 <__gethex+0x404>
   11394:	2422      	movs	r4, #34	; 0x22
   11396:	e76c      	b.n	11272 <__gethex+0x362>
   11398:	3201      	adds	r2, #1
   1139a:	601a      	str	r2, [r3, #0]
   1139c:	e723      	b.n	111e6 <__gethex+0x2d6>
   1139e:	f8d8 1004 	ldr.w	r1, [r8, #4]
   113a2:	9801      	ldr	r0, [sp, #4]
   113a4:	3101      	adds	r1, #1
   113a6:	f7fd faab 	bl	e900 <_Balloc>
   113aa:	f8d8 2010 	ldr.w	r2, [r8, #16]
   113ae:	f108 010c 	add.w	r1, r8, #12
   113b2:	3202      	adds	r2, #2
   113b4:	0092      	lsls	r2, r2, #2
   113b6:	4682      	mov	sl, r0
   113b8:	300c      	adds	r0, #12
   113ba:	f7fc ff67 	bl	e28c <memcpy>
   113be:	9801      	ldr	r0, [sp, #4]
   113c0:	4641      	mov	r1, r8
   113c2:	f7fd fa81 	bl	e8c8 <_Bfree>
   113c6:	f8da 3010 	ldr.w	r3, [sl, #16]
   113ca:	e704      	b.n	111d6 <__gethex+0x2c6>

000113cc <__hexnan>:
   113cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   113d0:	f240 6480 	movw	r4, #1664	; 0x680
   113d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
   113d8:	b085      	sub	sp, #20
   113da:	460d      	mov	r5, r1
   113dc:	4691      	mov	r9, r2
   113de:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   113e2:	9002      	str	r0, [sp, #8]
   113e4:	2b00      	cmp	r3, #0
   113e6:	f000 80af 	beq.w	11548 <__hexnan+0x17c>
   113ea:	682a      	ldr	r2, [r5, #0]
   113ec:	9902      	ldr	r1, [sp, #8]
   113ee:	1153      	asrs	r3, r2, #5
   113f0:	f012 021f 	ands.w	r2, r2, #31
   113f4:	9203      	str	r2, [sp, #12]
   113f6:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   113fa:	680e      	ldr	r6, [r1, #0]
   113fc:	bf18      	it	ne
   113fe:	3304      	addne	r3, #4
   11400:	2200      	movs	r2, #0
   11402:	1f18      	subs	r0, r3, #4
   11404:	4692      	mov	sl, r2
   11406:	4680      	mov	r8, r0
   11408:	4601      	mov	r1, r0
   1140a:	4693      	mov	fp, r2
   1140c:	4617      	mov	r7, r2
   1140e:	9001      	str	r0, [sp, #4]
   11410:	f843 2c04 	str.w	r2, [r3, #-4]
   11414:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11418:	2b00      	cmp	r3, #0
   1141a:	d035      	beq.n	11488 <__hexnan+0xbc>
   1141c:	5ce2      	ldrb	r2, [r4, r3]
   1141e:	2a00      	cmp	r2, #0
   11420:	d175      	bne.n	1150e <__hexnan+0x142>
   11422:	2b20      	cmp	r3, #32
   11424:	f200 808a 	bhi.w	1153c <__hexnan+0x170>
   11428:	455f      	cmp	r7, fp
   1142a:	ddf3      	ble.n	11414 <__hexnan+0x48>
   1142c:	4541      	cmp	r1, r8
   1142e:	bf2c      	ite	cs
   11430:	2300      	movcs	r3, #0
   11432:	2301      	movcc	r3, #1
   11434:	f1ba 0f07 	cmp.w	sl, #7
   11438:	bfcc      	ite	gt
   1143a:	2300      	movgt	r3, #0
   1143c:	f003 0301 	andle.w	r3, r3, #1
   11440:	b19b      	cbz	r3, 1146a <__hexnan+0x9e>
   11442:	f1ca 0508 	rsb	r5, sl, #8
   11446:	680a      	ldr	r2, [r1, #0]
   11448:	460b      	mov	r3, r1
   1144a:	468c      	mov	ip, r1
   1144c:	00ad      	lsls	r5, r5, #2
   1144e:	f1c5 0a20 	rsb	sl, r5, #32
   11452:	6859      	ldr	r1, [r3, #4]
   11454:	fa01 f00a 	lsl.w	r0, r1, sl
   11458:	4302      	orrs	r2, r0
   1145a:	601a      	str	r2, [r3, #0]
   1145c:	fa31 f205 	lsrs.w	r2, r1, r5
   11460:	f843 2f04 	str.w	r2, [r3, #4]!
   11464:	4598      	cmp	r8, r3
   11466:	d8f4      	bhi.n	11452 <__hexnan+0x86>
   11468:	4661      	mov	r1, ip
   1146a:	4549      	cmp	r1, r9
   1146c:	bf98      	it	ls
   1146e:	f04f 0a08 	movls.w	sl, #8
   11472:	d9cf      	bls.n	11414 <__hexnan+0x48>
   11474:	2200      	movs	r2, #0
   11476:	f841 2d04 	str.w	r2, [r1, #-4]!
   1147a:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   1147e:	46bb      	mov	fp, r7
   11480:	4688      	mov	r8, r1
   11482:	4692      	mov	sl, r2
   11484:	2b00      	cmp	r3, #0
   11486:	d1c9      	bne.n	1141c <__hexnan+0x50>
   11488:	2f00      	cmp	r7, #0
   1148a:	d059      	beq.n	11540 <__hexnan+0x174>
   1148c:	4541      	cmp	r1, r8
   1148e:	bf2c      	ite	cs
   11490:	2300      	movcs	r3, #0
   11492:	2301      	movcc	r3, #1
   11494:	f1ba 0f07 	cmp.w	sl, #7
   11498:	bfcc      	ite	gt
   1149a:	2300      	movgt	r3, #0
   1149c:	f003 0301 	andle.w	r3, r3, #1
   114a0:	b19b      	cbz	r3, 114ca <__hexnan+0xfe>
   114a2:	f1ca 0a08 	rsb	sl, sl, #8
   114a6:	680a      	ldr	r2, [r1, #0]
   114a8:	460b      	mov	r3, r1
   114aa:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   114ae:	f1ca 0420 	rsb	r4, sl, #32
   114b2:	6858      	ldr	r0, [r3, #4]
   114b4:	fa00 fc04 	lsl.w	ip, r0, r4
   114b8:	ea42 020c 	orr.w	r2, r2, ip
   114bc:	601a      	str	r2, [r3, #0]
   114be:	fa20 f20a 	lsr.w	r2, r0, sl
   114c2:	f843 2f04 	str.w	r2, [r3, #4]!
   114c6:	4598      	cmp	r8, r3
   114c8:	d8f3      	bhi.n	114b2 <__hexnan+0xe6>
   114ca:	4589      	cmp	r9, r1
   114cc:	d23f      	bcs.n	1154e <__hexnan+0x182>
   114ce:	9801      	ldr	r0, [sp, #4]
   114d0:	464b      	mov	r3, r9
   114d2:	f851 2b04 	ldr.w	r2, [r1], #4
   114d6:	4288      	cmp	r0, r1
   114d8:	f843 2b04 	str.w	r2, [r3], #4
   114dc:	d2f9      	bcs.n	114d2 <__hexnan+0x106>
   114de:	9901      	ldr	r1, [sp, #4]
   114e0:	2200      	movs	r2, #0
   114e2:	f843 2b04 	str.w	r2, [r3], #4
   114e6:	4299      	cmp	r1, r3
   114e8:	d2fb      	bcs.n	114e2 <__hexnan+0x116>
   114ea:	9801      	ldr	r0, [sp, #4]
   114ec:	6803      	ldr	r3, [r0, #0]
   114ee:	b963      	cbnz	r3, 1150a <__hexnan+0x13e>
   114f0:	9901      	ldr	r1, [sp, #4]
   114f2:	4589      	cmp	r9, r1
   114f4:	bf18      	it	ne
   114f6:	9b01      	ldrne	r3, [sp, #4]
   114f8:	d102      	bne.n	11500 <__hexnan+0x134>
   114fa:	e037      	b.n	1156c <__hexnan+0x1a0>
   114fc:	4599      	cmp	r9, r3
   114fe:	d035      	beq.n	1156c <__hexnan+0x1a0>
   11500:	f853 2c04 	ldr.w	r2, [r3, #-4]
   11504:	3b04      	subs	r3, #4
   11506:	2a00      	cmp	r2, #0
   11508:	d0f8      	beq.n	114fc <__hexnan+0x130>
   1150a:	2005      	movs	r0, #5
   1150c:	e019      	b.n	11542 <__hexnan+0x176>
   1150e:	f10a 0a01 	add.w	sl, sl, #1
   11512:	3701      	adds	r7, #1
   11514:	f1ba 0f08 	cmp.w	sl, #8
   11518:	dc07      	bgt.n	1152a <__hexnan+0x15e>
   1151a:	680b      	ldr	r3, [r1, #0]
   1151c:	011b      	lsls	r3, r3, #4
   1151e:	f002 020f 	and.w	r2, r2, #15
   11522:	ea43 0202 	orr.w	r2, r3, r2
   11526:	600a      	str	r2, [r1, #0]
   11528:	e774      	b.n	11414 <__hexnan+0x48>
   1152a:	4549      	cmp	r1, r9
   1152c:	f67f af72 	bls.w	11414 <__hexnan+0x48>
   11530:	2300      	movs	r3, #0
   11532:	f04f 0a01 	mov.w	sl, #1
   11536:	f841 3d04 	str.w	r3, [r1, #-4]!
   1153a:	e7f0      	b.n	1151e <__hexnan+0x152>
   1153c:	2b29      	cmp	r3, #41	; 0x29
   1153e:	d01d      	beq.n	1157c <__hexnan+0x1b0>
   11540:	2004      	movs	r0, #4
   11542:	b005      	add	sp, #20
   11544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11548:	f7ff fc6c 	bl	10e24 <__hexdig_init>
   1154c:	e74d      	b.n	113ea <__hexnan+0x1e>
   1154e:	9903      	ldr	r1, [sp, #12]
   11550:	b189      	cbz	r1, 11576 <__hexnan+0x1aa>
   11552:	9801      	ldr	r0, [sp, #4]
   11554:	f04f 31ff 	mov.w	r1, #4294967295
   11558:	9b03      	ldr	r3, [sp, #12]
   1155a:	f1c3 0220 	rsb	r2, r3, #32
   1155e:	6803      	ldr	r3, [r0, #0]
   11560:	fa31 f202 	lsrs.w	r2, r1, r2
   11564:	ea02 0303 	and.w	r3, r2, r3
   11568:	6003      	str	r3, [r0, #0]
   1156a:	e7c0      	b.n	114ee <__hexnan+0x122>
   1156c:	2301      	movs	r3, #1
   1156e:	2005      	movs	r0, #5
   11570:	f8c9 3000 	str.w	r3, [r9]
   11574:	e7e5      	b.n	11542 <__hexnan+0x176>
   11576:	9a01      	ldr	r2, [sp, #4]
   11578:	6813      	ldr	r3, [r2, #0]
   1157a:	e7b8      	b.n	114ee <__hexnan+0x122>
   1157c:	9b02      	ldr	r3, [sp, #8]
   1157e:	3601      	adds	r6, #1
   11580:	601e      	str	r6, [r3, #0]
   11582:	2f00      	cmp	r7, #0
   11584:	d182      	bne.n	1148c <__hexnan+0xc0>
   11586:	e7db      	b.n	11540 <__hexnan+0x174>

00011588 <_isatty_r>:
   11588:	b538      	push	{r3, r4, r5, lr}
   1158a:	f240 7480 	movw	r4, #1920	; 0x780
   1158e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11592:	4605      	mov	r5, r0
   11594:	4608      	mov	r0, r1
   11596:	2300      	movs	r3, #0
   11598:	6023      	str	r3, [r4, #0]
   1159a:	f7f5 fdd5 	bl	7148 <_isatty>
   1159e:	f1b0 3fff 	cmp.w	r0, #4294967295
   115a2:	d000      	beq.n	115a6 <_isatty_r+0x1e>
   115a4:	bd38      	pop	{r3, r4, r5, pc}
   115a6:	6823      	ldr	r3, [r4, #0]
   115a8:	2b00      	cmp	r3, #0
   115aa:	d0fb      	beq.n	115a4 <_isatty_r+0x1c>
   115ac:	602b      	str	r3, [r5, #0]
   115ae:	bd38      	pop	{r3, r4, r5, pc}

000115b0 <_lseek_r>:
   115b0:	b538      	push	{r3, r4, r5, lr}
   115b2:	f240 7480 	movw	r4, #1920	; 0x780
   115b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   115ba:	4605      	mov	r5, r0
   115bc:	4608      	mov	r0, r1
   115be:	4611      	mov	r1, r2
   115c0:	461a      	mov	r2, r3
   115c2:	2300      	movs	r3, #0
   115c4:	6023      	str	r3, [r4, #0]
   115c6:	f7f5 fdef 	bl	71a8 <_lseek>
   115ca:	f1b0 3fff 	cmp.w	r0, #4294967295
   115ce:	d000      	beq.n	115d2 <_lseek_r+0x22>
   115d0:	bd38      	pop	{r3, r4, r5, pc}
   115d2:	6823      	ldr	r3, [r4, #0]
   115d4:	2b00      	cmp	r3, #0
   115d6:	d0fb      	beq.n	115d0 <_lseek_r+0x20>
   115d8:	602b      	str	r3, [r5, #0]
   115da:	bd38      	pop	{r3, r4, r5, pc}

000115dc <_read_r>:
   115dc:	b538      	push	{r3, r4, r5, lr}
   115de:	f240 7480 	movw	r4, #1920	; 0x780
   115e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
   115e6:	4605      	mov	r5, r0
   115e8:	4608      	mov	r0, r1
   115ea:	4611      	mov	r1, r2
   115ec:	461a      	mov	r2, r3
   115ee:	2300      	movs	r3, #0
   115f0:	6023      	str	r3, [r4, #0]
   115f2:	f7f5 fdf5 	bl	71e0 <_read>
   115f6:	f1b0 3fff 	cmp.w	r0, #4294967295
   115fa:	d000      	beq.n	115fe <_read_r+0x22>
   115fc:	bd38      	pop	{r3, r4, r5, pc}
   115fe:	6823      	ldr	r3, [r4, #0]
   11600:	2b00      	cmp	r3, #0
   11602:	d0fb      	beq.n	115fc <_read_r+0x20>
   11604:	602b      	str	r3, [r5, #0]
   11606:	bd38      	pop	{r3, r4, r5, pc}

00011608 <_wrapup_reent>:
   11608:	b570      	push	{r4, r5, r6, lr}
   1160a:	4604      	mov	r4, r0
   1160c:	b188      	cbz	r0, 11632 <_wrapup_reent+0x2a>
   1160e:	f104 0248 	add.w	r2, r4, #72	; 0x48
   11612:	6853      	ldr	r3, [r2, #4]
   11614:	1e5d      	subs	r5, r3, #1
   11616:	d407      	bmi.n	11628 <_wrapup_reent+0x20>
   11618:	3302      	adds	r3, #2
   1161a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1161e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   11622:	4798      	blx	r3
   11624:	3d01      	subs	r5, #1
   11626:	d5fa      	bpl.n	1161e <_wrapup_reent+0x16>
   11628:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1162a:	b10b      	cbz	r3, 11630 <_wrapup_reent+0x28>
   1162c:	4620      	mov	r0, r4
   1162e:	4798      	blx	r3
   11630:	bd70      	pop	{r4, r5, r6, pc}
   11632:	f240 036c 	movw	r3, #108	; 0x6c
   11636:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1163a:	681c      	ldr	r4, [r3, #0]
   1163c:	e7e7      	b.n	1160e <_wrapup_reent+0x6>
   1163e:	bf00      	nop

00011640 <cleanup_glue>:
   11640:	b570      	push	{r4, r5, r6, lr}
   11642:	460c      	mov	r4, r1
   11644:	6809      	ldr	r1, [r1, #0]
   11646:	4605      	mov	r5, r0
   11648:	b109      	cbz	r1, 1164e <cleanup_glue+0xe>
   1164a:	f7ff fff9 	bl	11640 <cleanup_glue>
   1164e:	4628      	mov	r0, r5
   11650:	4621      	mov	r1, r4
   11652:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11656:	f7fb bf33 	b.w	d4c0 <_free_r>
   1165a:	bf00      	nop

0001165c <_reclaim_reent>:
   1165c:	f240 036c 	movw	r3, #108	; 0x6c
   11660:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11664:	b570      	push	{r4, r5, r6, lr}
   11666:	681b      	ldr	r3, [r3, #0]
   11668:	4605      	mov	r5, r0
   1166a:	4298      	cmp	r0, r3
   1166c:	d046      	beq.n	116fc <_reclaim_reent+0xa0>
   1166e:	6a43      	ldr	r3, [r0, #36]	; 0x24
   11670:	4619      	mov	r1, r3
   11672:	b1bb      	cbz	r3, 116a4 <_reclaim_reent+0x48>
   11674:	68da      	ldr	r2, [r3, #12]
   11676:	b1aa      	cbz	r2, 116a4 <_reclaim_reent+0x48>
   11678:	2600      	movs	r6, #0
   1167a:	5991      	ldr	r1, [r2, r6]
   1167c:	b141      	cbz	r1, 11690 <_reclaim_reent+0x34>
   1167e:	680c      	ldr	r4, [r1, #0]
   11680:	4628      	mov	r0, r5
   11682:	f7fb ff1d 	bl	d4c0 <_free_r>
   11686:	4621      	mov	r1, r4
   11688:	2c00      	cmp	r4, #0
   1168a:	d1f8      	bne.n	1167e <_reclaim_reent+0x22>
   1168c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1168e:	68da      	ldr	r2, [r3, #12]
   11690:	3604      	adds	r6, #4
   11692:	2e3c      	cmp	r6, #60	; 0x3c
   11694:	d001      	beq.n	1169a <_reclaim_reent+0x3e>
   11696:	68da      	ldr	r2, [r3, #12]
   11698:	e7ef      	b.n	1167a <_reclaim_reent+0x1e>
   1169a:	4611      	mov	r1, r2
   1169c:	4628      	mov	r0, r5
   1169e:	f7fb ff0f 	bl	d4c0 <_free_r>
   116a2:	6a69      	ldr	r1, [r5, #36]	; 0x24
   116a4:	6809      	ldr	r1, [r1, #0]
   116a6:	b111      	cbz	r1, 116ae <_reclaim_reent+0x52>
   116a8:	4628      	mov	r0, r5
   116aa:	f7fb ff09 	bl	d4c0 <_free_r>
   116ae:	6969      	ldr	r1, [r5, #20]
   116b0:	b111      	cbz	r1, 116b8 <_reclaim_reent+0x5c>
   116b2:	4628      	mov	r0, r5
   116b4:	f7fb ff04 	bl	d4c0 <_free_r>
   116b8:	6a69      	ldr	r1, [r5, #36]	; 0x24
   116ba:	b111      	cbz	r1, 116c2 <_reclaim_reent+0x66>
   116bc:	4628      	mov	r0, r5
   116be:	f7fb feff 	bl	d4c0 <_free_r>
   116c2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   116c4:	b111      	cbz	r1, 116cc <_reclaim_reent+0x70>
   116c6:	4628      	mov	r0, r5
   116c8:	f7fb fefa 	bl	d4c0 <_free_r>
   116cc:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   116ce:	b111      	cbz	r1, 116d6 <_reclaim_reent+0x7a>
   116d0:	4628      	mov	r0, r5
   116d2:	f7fb fef5 	bl	d4c0 <_free_r>
   116d6:	6c29      	ldr	r1, [r5, #64]	; 0x40
   116d8:	b111      	cbz	r1, 116e0 <_reclaim_reent+0x84>
   116da:	4628      	mov	r0, r5
   116dc:	f7fb fef0 	bl	d4c0 <_free_r>
   116e0:	6cab      	ldr	r3, [r5, #72]	; 0x48
   116e2:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   116e6:	b111      	cbz	r1, 116ee <_reclaim_reent+0x92>
   116e8:	4628      	mov	r0, r5
   116ea:	f7fb fee9 	bl	d4c0 <_free_r>
   116ee:	6b69      	ldr	r1, [r5, #52]	; 0x34
   116f0:	b111      	cbz	r1, 116f8 <_reclaim_reent+0x9c>
   116f2:	4628      	mov	r0, r5
   116f4:	f7fb fee4 	bl	d4c0 <_free_r>
   116f8:	69ab      	ldr	r3, [r5, #24]
   116fa:	b903      	cbnz	r3, 116fe <_reclaim_reent+0xa2>
   116fc:	bd70      	pop	{r4, r5, r6, pc}
   116fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11700:	4628      	mov	r0, r5
   11702:	4798      	blx	r3
   11704:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11708:	2900      	cmp	r1, #0
   1170a:	d0f7      	beq.n	116fc <_reclaim_reent+0xa0>
   1170c:	4628      	mov	r0, r5
   1170e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11712:	e795      	b.n	11640 <cleanup_glue>
   11714:	0000      	lsls	r0, r0, #0
	...

00011718 <__aeabi_uidiv>:
   11718:	1e4a      	subs	r2, r1, #1
   1171a:	bf08      	it	eq
   1171c:	4770      	bxeq	lr
   1171e:	f0c0 8124 	bcc.w	1196a <__aeabi_uidiv+0x252>
   11722:	4288      	cmp	r0, r1
   11724:	f240 8116 	bls.w	11954 <__aeabi_uidiv+0x23c>
   11728:	4211      	tst	r1, r2
   1172a:	f000 8117 	beq.w	1195c <__aeabi_uidiv+0x244>
   1172e:	fab0 f380 	clz	r3, r0
   11732:	fab1 f281 	clz	r2, r1
   11736:	eba2 0303 	sub.w	r3, r2, r3
   1173a:	f1c3 031f 	rsb	r3, r3, #31
   1173e:	a204      	add	r2, pc, #16	; (adr r2, 11750 <__aeabi_uidiv+0x38>)
   11740:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   11744:	f04f 0200 	mov.w	r2, #0
   11748:	469f      	mov	pc, r3
   1174a:	bf00      	nop
   1174c:	f3af 8000 	nop.w
   11750:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   11754:	bf00      	nop
   11756:	eb42 0202 	adc.w	r2, r2, r2
   1175a:	bf28      	it	cs
   1175c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   11760:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   11764:	bf00      	nop
   11766:	eb42 0202 	adc.w	r2, r2, r2
   1176a:	bf28      	it	cs
   1176c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   11770:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   11774:	bf00      	nop
   11776:	eb42 0202 	adc.w	r2, r2, r2
   1177a:	bf28      	it	cs
   1177c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   11780:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   11784:	bf00      	nop
   11786:	eb42 0202 	adc.w	r2, r2, r2
   1178a:	bf28      	it	cs
   1178c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11790:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   11794:	bf00      	nop
   11796:	eb42 0202 	adc.w	r2, r2, r2
   1179a:	bf28      	it	cs
   1179c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   117a0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   117a4:	bf00      	nop
   117a6:	eb42 0202 	adc.w	r2, r2, r2
   117aa:	bf28      	it	cs
   117ac:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   117b0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   117b4:	bf00      	nop
   117b6:	eb42 0202 	adc.w	r2, r2, r2
   117ba:	bf28      	it	cs
   117bc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   117c0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   117c4:	bf00      	nop
   117c6:	eb42 0202 	adc.w	r2, r2, r2
   117ca:	bf28      	it	cs
   117cc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   117d0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   117d4:	bf00      	nop
   117d6:	eb42 0202 	adc.w	r2, r2, r2
   117da:	bf28      	it	cs
   117dc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   117e0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   117e4:	bf00      	nop
   117e6:	eb42 0202 	adc.w	r2, r2, r2
   117ea:	bf28      	it	cs
   117ec:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   117f0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   117f4:	bf00      	nop
   117f6:	eb42 0202 	adc.w	r2, r2, r2
   117fa:	bf28      	it	cs
   117fc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11800:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   11804:	bf00      	nop
   11806:	eb42 0202 	adc.w	r2, r2, r2
   1180a:	bf28      	it	cs
   1180c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11810:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   11814:	bf00      	nop
   11816:	eb42 0202 	adc.w	r2, r2, r2
   1181a:	bf28      	it	cs
   1181c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11820:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   11824:	bf00      	nop
   11826:	eb42 0202 	adc.w	r2, r2, r2
   1182a:	bf28      	it	cs
   1182c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   11830:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   11834:	bf00      	nop
   11836:	eb42 0202 	adc.w	r2, r2, r2
   1183a:	bf28      	it	cs
   1183c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   11840:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   11844:	bf00      	nop
   11846:	eb42 0202 	adc.w	r2, r2, r2
   1184a:	bf28      	it	cs
   1184c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   11850:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   11854:	bf00      	nop
   11856:	eb42 0202 	adc.w	r2, r2, r2
   1185a:	bf28      	it	cs
   1185c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   11860:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   11864:	bf00      	nop
   11866:	eb42 0202 	adc.w	r2, r2, r2
   1186a:	bf28      	it	cs
   1186c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   11870:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   11874:	bf00      	nop
   11876:	eb42 0202 	adc.w	r2, r2, r2
   1187a:	bf28      	it	cs
   1187c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   11880:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   11884:	bf00      	nop
   11886:	eb42 0202 	adc.w	r2, r2, r2
   1188a:	bf28      	it	cs
   1188c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11890:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   11894:	bf00      	nop
   11896:	eb42 0202 	adc.w	r2, r2, r2
   1189a:	bf28      	it	cs
   1189c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   118a0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   118a4:	bf00      	nop
   118a6:	eb42 0202 	adc.w	r2, r2, r2
   118aa:	bf28      	it	cs
   118ac:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   118b0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   118b4:	bf00      	nop
   118b6:	eb42 0202 	adc.w	r2, r2, r2
   118ba:	bf28      	it	cs
   118bc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   118c0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   118c4:	bf00      	nop
   118c6:	eb42 0202 	adc.w	r2, r2, r2
   118ca:	bf28      	it	cs
   118cc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   118d0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   118d4:	bf00      	nop
   118d6:	eb42 0202 	adc.w	r2, r2, r2
   118da:	bf28      	it	cs
   118dc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   118e0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   118e4:	bf00      	nop
   118e6:	eb42 0202 	adc.w	r2, r2, r2
   118ea:	bf28      	it	cs
   118ec:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   118f0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   118f4:	bf00      	nop
   118f6:	eb42 0202 	adc.w	r2, r2, r2
   118fa:	bf28      	it	cs
   118fc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   11900:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   11904:	bf00      	nop
   11906:	eb42 0202 	adc.w	r2, r2, r2
   1190a:	bf28      	it	cs
   1190c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   11910:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   11914:	bf00      	nop
   11916:	eb42 0202 	adc.w	r2, r2, r2
   1191a:	bf28      	it	cs
   1191c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   11920:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   11924:	bf00      	nop
   11926:	eb42 0202 	adc.w	r2, r2, r2
   1192a:	bf28      	it	cs
   1192c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   11930:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   11934:	bf00      	nop
   11936:	eb42 0202 	adc.w	r2, r2, r2
   1193a:	bf28      	it	cs
   1193c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   11940:	ebb0 0f01 	cmp.w	r0, r1
   11944:	bf00      	nop
   11946:	eb42 0202 	adc.w	r2, r2, r2
   1194a:	bf28      	it	cs
   1194c:	eba0 0001 	subcs.w	r0, r0, r1
   11950:	4610      	mov	r0, r2
   11952:	4770      	bx	lr
   11954:	bf0c      	ite	eq
   11956:	2001      	moveq	r0, #1
   11958:	2000      	movne	r0, #0
   1195a:	4770      	bx	lr
   1195c:	fab1 f281 	clz	r2, r1
   11960:	f1c2 021f 	rsb	r2, r2, #31
   11964:	fa20 f002 	lsr.w	r0, r0, r2
   11968:	4770      	bx	lr
   1196a:	b108      	cbz	r0, 11970 <__aeabi_uidiv+0x258>
   1196c:	f04f 30ff 	mov.w	r0, #4294967295
   11970:	f000 b80e 	b.w	11990 <__aeabi_idiv0>

00011974 <__aeabi_uidivmod>:
   11974:	2900      	cmp	r1, #0
   11976:	d0f8      	beq.n	1196a <__aeabi_uidiv+0x252>
   11978:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1197c:	f7ff fecc 	bl	11718 <__aeabi_uidiv>
   11980:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   11984:	fb02 f300 	mul.w	r3, r2, r0
   11988:	eba1 0103 	sub.w	r1, r1, r3
   1198c:	4770      	bx	lr
   1198e:	bf00      	nop

00011990 <__aeabi_idiv0>:
   11990:	4770      	bx	lr
   11992:	bf00      	nop

00011994 <__gedf2>:
   11994:	f04f 3cff 	mov.w	ip, #4294967295
   11998:	e006      	b.n	119a8 <__cmpdf2+0x4>
   1199a:	bf00      	nop

0001199c <__ledf2>:
   1199c:	f04f 0c01 	mov.w	ip, #1
   119a0:	e002      	b.n	119a8 <__cmpdf2+0x4>
   119a2:	bf00      	nop

000119a4 <__cmpdf2>:
   119a4:	f04f 0c01 	mov.w	ip, #1
   119a8:	f84d cd04 	str.w	ip, [sp, #-4]!
   119ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   119b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   119b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   119b8:	bf18      	it	ne
   119ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   119be:	d01b      	beq.n	119f8 <__cmpdf2+0x54>
   119c0:	b001      	add	sp, #4
   119c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   119c6:	bf0c      	ite	eq
   119c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   119cc:	ea91 0f03 	teqne	r1, r3
   119d0:	bf02      	ittt	eq
   119d2:	ea90 0f02 	teqeq	r0, r2
   119d6:	2000      	moveq	r0, #0
   119d8:	4770      	bxeq	lr
   119da:	f110 0f00 	cmn.w	r0, #0
   119de:	ea91 0f03 	teq	r1, r3
   119e2:	bf58      	it	pl
   119e4:	4299      	cmppl	r1, r3
   119e6:	bf08      	it	eq
   119e8:	4290      	cmpeq	r0, r2
   119ea:	bf2c      	ite	cs
   119ec:	17d8      	asrcs	r0, r3, #31
   119ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   119f2:	f040 0001 	orr.w	r0, r0, #1
   119f6:	4770      	bx	lr
   119f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   119fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11a00:	d102      	bne.n	11a08 <__cmpdf2+0x64>
   11a02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   11a06:	d107      	bne.n	11a18 <__cmpdf2+0x74>
   11a08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   11a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   11a10:	d1d6      	bne.n	119c0 <__cmpdf2+0x1c>
   11a12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   11a16:	d0d3      	beq.n	119c0 <__cmpdf2+0x1c>
   11a18:	f85d 0b04 	ldr.w	r0, [sp], #4
   11a1c:	4770      	bx	lr
   11a1e:	bf00      	nop

00011a20 <__aeabi_cdrcmple>:
   11a20:	4684      	mov	ip, r0
   11a22:	4610      	mov	r0, r2
   11a24:	4662      	mov	r2, ip
   11a26:	468c      	mov	ip, r1
   11a28:	4619      	mov	r1, r3
   11a2a:	4663      	mov	r3, ip
   11a2c:	e000      	b.n	11a30 <__aeabi_cdcmpeq>
   11a2e:	bf00      	nop

00011a30 <__aeabi_cdcmpeq>:
   11a30:	b501      	push	{r0, lr}
   11a32:	f7ff ffb7 	bl	119a4 <__cmpdf2>
   11a36:	2800      	cmp	r0, #0
   11a38:	bf48      	it	mi
   11a3a:	f110 0f00 	cmnmi.w	r0, #0
   11a3e:	bd01      	pop	{r0, pc}

00011a40 <__aeabi_dcmpeq>:
   11a40:	f84d ed08 	str.w	lr, [sp, #-8]!
   11a44:	f7ff fff4 	bl	11a30 <__aeabi_cdcmpeq>
   11a48:	bf0c      	ite	eq
   11a4a:	2001      	moveq	r0, #1
   11a4c:	2000      	movne	r0, #0
   11a4e:	f85d fb08 	ldr.w	pc, [sp], #8
   11a52:	bf00      	nop

00011a54 <__aeabi_dcmplt>:
   11a54:	f84d ed08 	str.w	lr, [sp, #-8]!
   11a58:	f7ff ffea 	bl	11a30 <__aeabi_cdcmpeq>
   11a5c:	bf34      	ite	cc
   11a5e:	2001      	movcc	r0, #1
   11a60:	2000      	movcs	r0, #0
   11a62:	f85d fb08 	ldr.w	pc, [sp], #8
   11a66:	bf00      	nop

00011a68 <__aeabi_dcmple>:
   11a68:	f84d ed08 	str.w	lr, [sp, #-8]!
   11a6c:	f7ff ffe0 	bl	11a30 <__aeabi_cdcmpeq>
   11a70:	bf94      	ite	ls
   11a72:	2001      	movls	r0, #1
   11a74:	2000      	movhi	r0, #0
   11a76:	f85d fb08 	ldr.w	pc, [sp], #8
   11a7a:	bf00      	nop

00011a7c <__aeabi_dcmpge>:
   11a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11a80:	f7ff ffce 	bl	11a20 <__aeabi_cdrcmple>
   11a84:	bf94      	ite	ls
   11a86:	2001      	movls	r0, #1
   11a88:	2000      	movhi	r0, #0
   11a8a:	f85d fb08 	ldr.w	pc, [sp], #8
   11a8e:	bf00      	nop

00011a90 <__aeabi_dcmpgt>:
   11a90:	f84d ed08 	str.w	lr, [sp, #-8]!
   11a94:	f7ff ffc4 	bl	11a20 <__aeabi_cdrcmple>
   11a98:	bf34      	ite	cc
   11a9a:	2001      	movcc	r0, #1
   11a9c:	2000      	movcs	r0, #0
   11a9e:	f85d fb08 	ldr.w	pc, [sp], #8
   11aa2:	bf00      	nop

00011aa4 <__aeabi_d2uiz>:
   11aa4:	004a      	lsls	r2, r1, #1
   11aa6:	d211      	bcs.n	11acc <__aeabi_d2uiz+0x28>
   11aa8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   11aac:	d211      	bcs.n	11ad2 <__aeabi_d2uiz+0x2e>
   11aae:	d50d      	bpl.n	11acc <__aeabi_d2uiz+0x28>
   11ab0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   11ab4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   11ab8:	d40e      	bmi.n	11ad8 <__aeabi_d2uiz+0x34>
   11aba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   11abe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   11ac2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   11ac6:	fa23 f002 	lsr.w	r0, r3, r2
   11aca:	4770      	bx	lr
   11acc:	f04f 0000 	mov.w	r0, #0
   11ad0:	4770      	bx	lr
   11ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   11ad6:	d102      	bne.n	11ade <__aeabi_d2uiz+0x3a>
   11ad8:	f04f 30ff 	mov.w	r0, #4294967295
   11adc:	4770      	bx	lr
   11ade:	f04f 0000 	mov.w	r0, #0
   11ae2:	4770      	bx	lr

00011ae4 <__aeabi_d2f>:
   11ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   11ae8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   11aec:	bf24      	itt	cs
   11aee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   11af2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   11af6:	d90d      	bls.n	11b14 <__aeabi_d2f+0x30>
   11af8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   11afc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   11b00:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   11b04:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   11b08:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   11b0c:	bf08      	it	eq
   11b0e:	f020 0001 	biceq.w	r0, r0, #1
   11b12:	4770      	bx	lr
   11b14:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   11b18:	d121      	bne.n	11b5e <__aeabi_d2f+0x7a>
   11b1a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   11b1e:	bfbc      	itt	lt
   11b20:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   11b24:	4770      	bxlt	lr
   11b26:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   11b2a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   11b2e:	f1c2 0218 	rsb	r2, r2, #24
   11b32:	f1c2 0c20 	rsb	ip, r2, #32
   11b36:	fa10 f30c 	lsls.w	r3, r0, ip
   11b3a:	fa20 f002 	lsr.w	r0, r0, r2
   11b3e:	bf18      	it	ne
   11b40:	f040 0001 	orrne.w	r0, r0, #1
   11b44:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   11b48:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   11b4c:	fa03 fc0c 	lsl.w	ip, r3, ip
   11b50:	ea40 000c 	orr.w	r0, r0, ip
   11b54:	fa23 f302 	lsr.w	r3, r3, r2
   11b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11b5c:	e7cc      	b.n	11af8 <__aeabi_d2f+0x14>
   11b5e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   11b62:	d107      	bne.n	11b74 <__aeabi_d2f+0x90>
   11b64:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   11b68:	bf1e      	ittt	ne
   11b6a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   11b6e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   11b72:	4770      	bxne	lr
   11b74:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   11b78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   11b7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   11b80:	4770      	bx	lr
   11b82:	bf00      	nop

00011b84 <__gesf2>:
   11b84:	f04f 3cff 	mov.w	ip, #4294967295
   11b88:	e006      	b.n	11b98 <__cmpsf2+0x4>
   11b8a:	bf00      	nop

00011b8c <__lesf2>:
   11b8c:	f04f 0c01 	mov.w	ip, #1
   11b90:	e002      	b.n	11b98 <__cmpsf2+0x4>
   11b92:	bf00      	nop

00011b94 <__cmpsf2>:
   11b94:	f04f 0c01 	mov.w	ip, #1
   11b98:	f84d cd04 	str.w	ip, [sp, #-4]!
   11b9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   11ba0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   11ba4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   11ba8:	bf18      	it	ne
   11baa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   11bae:	d011      	beq.n	11bd4 <__cmpsf2+0x40>
   11bb0:	b001      	add	sp, #4
   11bb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   11bb6:	bf18      	it	ne
   11bb8:	ea90 0f01 	teqne	r0, r1
   11bbc:	bf58      	it	pl
   11bbe:	ebb2 0003 	subspl.w	r0, r2, r3
   11bc2:	bf88      	it	hi
   11bc4:	17c8      	asrhi	r0, r1, #31
   11bc6:	bf38      	it	cc
   11bc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   11bcc:	bf18      	it	ne
   11bce:	f040 0001 	orrne.w	r0, r0, #1
   11bd2:	4770      	bx	lr
   11bd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   11bd8:	d102      	bne.n	11be0 <__cmpsf2+0x4c>
   11bda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   11bde:	d105      	bne.n	11bec <__cmpsf2+0x58>
   11be0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   11be4:	d1e4      	bne.n	11bb0 <__cmpsf2+0x1c>
   11be6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   11bea:	d0e1      	beq.n	11bb0 <__cmpsf2+0x1c>
   11bec:	f85d 0b04 	ldr.w	r0, [sp], #4
   11bf0:	4770      	bx	lr
   11bf2:	bf00      	nop

00011bf4 <__aeabi_cfrcmple>:
   11bf4:	4684      	mov	ip, r0
   11bf6:	4608      	mov	r0, r1
   11bf8:	4661      	mov	r1, ip
   11bfa:	e7ff      	b.n	11bfc <__aeabi_cfcmpeq>

00011bfc <__aeabi_cfcmpeq>:
   11bfc:	b50f      	push	{r0, r1, r2, r3, lr}
   11bfe:	f7ff ffc9 	bl	11b94 <__cmpsf2>
   11c02:	2800      	cmp	r0, #0
   11c04:	bf48      	it	mi
   11c06:	f110 0f00 	cmnmi.w	r0, #0
   11c0a:	bd0f      	pop	{r0, r1, r2, r3, pc}

00011c0c <__aeabi_fcmpeq>:
   11c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11c10:	f7ff fff4 	bl	11bfc <__aeabi_cfcmpeq>
   11c14:	bf0c      	ite	eq
   11c16:	2001      	moveq	r0, #1
   11c18:	2000      	movne	r0, #0
   11c1a:	f85d fb08 	ldr.w	pc, [sp], #8
   11c1e:	bf00      	nop

00011c20 <__aeabi_fcmplt>:
   11c20:	f84d ed08 	str.w	lr, [sp, #-8]!
   11c24:	f7ff ffea 	bl	11bfc <__aeabi_cfcmpeq>
   11c28:	bf34      	ite	cc
   11c2a:	2001      	movcc	r0, #1
   11c2c:	2000      	movcs	r0, #0
   11c2e:	f85d fb08 	ldr.w	pc, [sp], #8
   11c32:	bf00      	nop

00011c34 <__aeabi_fcmple>:
   11c34:	f84d ed08 	str.w	lr, [sp, #-8]!
   11c38:	f7ff ffe0 	bl	11bfc <__aeabi_cfcmpeq>
   11c3c:	bf94      	ite	ls
   11c3e:	2001      	movls	r0, #1
   11c40:	2000      	movhi	r0, #0
   11c42:	f85d fb08 	ldr.w	pc, [sp], #8
   11c46:	bf00      	nop

00011c48 <__aeabi_fcmpge>:
   11c48:	f84d ed08 	str.w	lr, [sp, #-8]!
   11c4c:	f7ff ffd2 	bl	11bf4 <__aeabi_cfrcmple>
   11c50:	bf94      	ite	ls
   11c52:	2001      	movls	r0, #1
   11c54:	2000      	movhi	r0, #0
   11c56:	f85d fb08 	ldr.w	pc, [sp], #8
   11c5a:	bf00      	nop

00011c5c <__aeabi_fcmpgt>:
   11c5c:	f84d ed08 	str.w	lr, [sp, #-8]!
   11c60:	f7ff ffc8 	bl	11bf4 <__aeabi_cfrcmple>
   11c64:	bf34      	ite	cc
   11c66:	2001      	movcc	r0, #1
   11c68:	2000      	movcs	r0, #0
   11c6a:	f85d fb08 	ldr.w	pc, [sp], #8
   11c6e:	bf00      	nop

00011c70 <__aeabi_uldivmod>:
   11c70:	b94b      	cbnz	r3, 11c86 <__aeabi_uldivmod+0x16>
   11c72:	b942      	cbnz	r2, 11c86 <__aeabi_uldivmod+0x16>
   11c74:	2900      	cmp	r1, #0
   11c76:	bf08      	it	eq
   11c78:	2800      	cmpeq	r0, #0
   11c7a:	d002      	beq.n	11c82 <__aeabi_uldivmod+0x12>
   11c7c:	f04f 31ff 	mov.w	r1, #4294967295
   11c80:	4608      	mov	r0, r1
   11c82:	f7ff be85 	b.w	11990 <__aeabi_idiv0>
   11c86:	b082      	sub	sp, #8
   11c88:	46ec      	mov	ip, sp
   11c8a:	e92d 5000 	stmdb	sp!, {ip, lr}
   11c8e:	f000 f805 	bl	11c9c <__gnu_uldivmod_helper>
   11c92:	f8dd e004 	ldr.w	lr, [sp, #4]
   11c96:	b002      	add	sp, #8
   11c98:	bc0c      	pop	{r2, r3}
   11c9a:	4770      	bx	lr

00011c9c <__gnu_uldivmod_helper>:
   11c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11c9e:	4614      	mov	r4, r2
   11ca0:	461d      	mov	r5, r3
   11ca2:	4606      	mov	r6, r0
   11ca4:	460f      	mov	r7, r1
   11ca6:	f000 f9d7 	bl	12058 <__udivdi3>
   11caa:	fb00 f505 	mul.w	r5, r0, r5
   11cae:	fba0 2304 	umull	r2, r3, r0, r4
   11cb2:	fb04 5401 	mla	r4, r4, r1, r5
   11cb6:	18e3      	adds	r3, r4, r3
   11cb8:	1ab6      	subs	r6, r6, r2
   11cba:	eb67 0703 	sbc.w	r7, r7, r3
   11cbe:	9b06      	ldr	r3, [sp, #24]
   11cc0:	e9c3 6700 	strd	r6, r7, [r3]
   11cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11cc6:	bf00      	nop

00011cc8 <__gnu_ldivmod_helper>:
   11cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11cca:	4614      	mov	r4, r2
   11ccc:	461d      	mov	r5, r3
   11cce:	4606      	mov	r6, r0
   11cd0:	460f      	mov	r7, r1
   11cd2:	f000 f80f 	bl	11cf4 <__divdi3>
   11cd6:	fb00 f505 	mul.w	r5, r0, r5
   11cda:	fba0 2304 	umull	r2, r3, r0, r4
   11cde:	fb04 5401 	mla	r4, r4, r1, r5
   11ce2:	18e3      	adds	r3, r4, r3
   11ce4:	1ab6      	subs	r6, r6, r2
   11ce6:	eb67 0703 	sbc.w	r7, r7, r3
   11cea:	9b06      	ldr	r3, [sp, #24]
   11cec:	e9c3 6700 	strd	r6, r7, [r3]
   11cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11cf2:	bf00      	nop

00011cf4 <__divdi3>:
   11cf4:	2900      	cmp	r1, #0
   11cf6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11cfa:	b085      	sub	sp, #20
   11cfc:	f2c0 80c8 	blt.w	11e90 <__divdi3+0x19c>
   11d00:	2600      	movs	r6, #0
   11d02:	2b00      	cmp	r3, #0
   11d04:	f2c0 80bf 	blt.w	11e86 <__divdi3+0x192>
   11d08:	4689      	mov	r9, r1
   11d0a:	4614      	mov	r4, r2
   11d0c:	4605      	mov	r5, r0
   11d0e:	469b      	mov	fp, r3
   11d10:	2b00      	cmp	r3, #0
   11d12:	d14a      	bne.n	11daa <__divdi3+0xb6>
   11d14:	428a      	cmp	r2, r1
   11d16:	d957      	bls.n	11dc8 <__divdi3+0xd4>
   11d18:	fab2 f382 	clz	r3, r2
   11d1c:	b153      	cbz	r3, 11d34 <__divdi3+0x40>
   11d1e:	f1c3 0020 	rsb	r0, r3, #32
   11d22:	fa01 f903 	lsl.w	r9, r1, r3
   11d26:	fa25 f800 	lsr.w	r8, r5, r0
   11d2a:	fa12 f403 	lsls.w	r4, r2, r3
   11d2e:	409d      	lsls	r5, r3
   11d30:	ea48 0909 	orr.w	r9, r8, r9
   11d34:	0c27      	lsrs	r7, r4, #16
   11d36:	4648      	mov	r0, r9
   11d38:	4639      	mov	r1, r7
   11d3a:	fa1f fb84 	uxth.w	fp, r4
   11d3e:	f7ff fceb 	bl	11718 <__aeabi_uidiv>
   11d42:	4639      	mov	r1, r7
   11d44:	4682      	mov	sl, r0
   11d46:	4648      	mov	r0, r9
   11d48:	f7ff fe14 	bl	11974 <__aeabi_uidivmod>
   11d4c:	0c2a      	lsrs	r2, r5, #16
   11d4e:	fb0b f30a 	mul.w	r3, fp, sl
   11d52:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   11d56:	454b      	cmp	r3, r9
   11d58:	d909      	bls.n	11d6e <__divdi3+0x7a>
   11d5a:	eb19 0904 	adds.w	r9, r9, r4
   11d5e:	f10a 3aff 	add.w	sl, sl, #4294967295
   11d62:	d204      	bcs.n	11d6e <__divdi3+0x7a>
   11d64:	454b      	cmp	r3, r9
   11d66:	bf84      	itt	hi
   11d68:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11d6c:	44a1      	addhi	r9, r4
   11d6e:	ebc3 0909 	rsb	r9, r3, r9
   11d72:	4639      	mov	r1, r7
   11d74:	4648      	mov	r0, r9
   11d76:	b2ad      	uxth	r5, r5
   11d78:	f7ff fcce 	bl	11718 <__aeabi_uidiv>
   11d7c:	4639      	mov	r1, r7
   11d7e:	4680      	mov	r8, r0
   11d80:	4648      	mov	r0, r9
   11d82:	f7ff fdf7 	bl	11974 <__aeabi_uidivmod>
   11d86:	fb0b fb08 	mul.w	fp, fp, r8
   11d8a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11d8e:	45ab      	cmp	fp, r5
   11d90:	d907      	bls.n	11da2 <__divdi3+0xae>
   11d92:	192d      	adds	r5, r5, r4
   11d94:	f108 38ff 	add.w	r8, r8, #4294967295
   11d98:	d203      	bcs.n	11da2 <__divdi3+0xae>
   11d9a:	45ab      	cmp	fp, r5
   11d9c:	bf88      	it	hi
   11d9e:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11da2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11da6:	2700      	movs	r7, #0
   11da8:	e003      	b.n	11db2 <__divdi3+0xbe>
   11daa:	428b      	cmp	r3, r1
   11dac:	d957      	bls.n	11e5e <__divdi3+0x16a>
   11dae:	2700      	movs	r7, #0
   11db0:	46b8      	mov	r8, r7
   11db2:	4642      	mov	r2, r8
   11db4:	463b      	mov	r3, r7
   11db6:	b116      	cbz	r6, 11dbe <__divdi3+0xca>
   11db8:	4252      	negs	r2, r2
   11dba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11dbe:	4619      	mov	r1, r3
   11dc0:	4610      	mov	r0, r2
   11dc2:	b005      	add	sp, #20
   11dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11dc8:	b922      	cbnz	r2, 11dd4 <__divdi3+0xe0>
   11dca:	4611      	mov	r1, r2
   11dcc:	2001      	movs	r0, #1
   11dce:	f7ff fca3 	bl	11718 <__aeabi_uidiv>
   11dd2:	4604      	mov	r4, r0
   11dd4:	fab4 f884 	clz	r8, r4
   11dd8:	f1b8 0f00 	cmp.w	r8, #0
   11ddc:	d15e      	bne.n	11e9c <__divdi3+0x1a8>
   11dde:	ebc4 0809 	rsb	r8, r4, r9
   11de2:	0c27      	lsrs	r7, r4, #16
   11de4:	fa1f f984 	uxth.w	r9, r4
   11de8:	2101      	movs	r1, #1
   11dea:	9102      	str	r1, [sp, #8]
   11dec:	4639      	mov	r1, r7
   11dee:	4640      	mov	r0, r8
   11df0:	f7ff fc92 	bl	11718 <__aeabi_uidiv>
   11df4:	4639      	mov	r1, r7
   11df6:	4682      	mov	sl, r0
   11df8:	4640      	mov	r0, r8
   11dfa:	f7ff fdbb 	bl	11974 <__aeabi_uidivmod>
   11dfe:	ea4f 4815 	mov.w	r8, r5, lsr #16
   11e02:	fb09 f30a 	mul.w	r3, r9, sl
   11e06:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   11e0a:	455b      	cmp	r3, fp
   11e0c:	d909      	bls.n	11e22 <__divdi3+0x12e>
   11e0e:	eb1b 0b04 	adds.w	fp, fp, r4
   11e12:	f10a 3aff 	add.w	sl, sl, #4294967295
   11e16:	d204      	bcs.n	11e22 <__divdi3+0x12e>
   11e18:	455b      	cmp	r3, fp
   11e1a:	bf84      	itt	hi
   11e1c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11e20:	44a3      	addhi	fp, r4
   11e22:	ebc3 0b0b 	rsb	fp, r3, fp
   11e26:	4639      	mov	r1, r7
   11e28:	4658      	mov	r0, fp
   11e2a:	b2ad      	uxth	r5, r5
   11e2c:	f7ff fc74 	bl	11718 <__aeabi_uidiv>
   11e30:	4639      	mov	r1, r7
   11e32:	4680      	mov	r8, r0
   11e34:	4658      	mov	r0, fp
   11e36:	f7ff fd9d 	bl	11974 <__aeabi_uidivmod>
   11e3a:	fb09 f908 	mul.w	r9, r9, r8
   11e3e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11e42:	45a9      	cmp	r9, r5
   11e44:	d907      	bls.n	11e56 <__divdi3+0x162>
   11e46:	192d      	adds	r5, r5, r4
   11e48:	f108 38ff 	add.w	r8, r8, #4294967295
   11e4c:	d203      	bcs.n	11e56 <__divdi3+0x162>
   11e4e:	45a9      	cmp	r9, r5
   11e50:	bf88      	it	hi
   11e52:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11e56:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   11e5a:	9f02      	ldr	r7, [sp, #8]
   11e5c:	e7a9      	b.n	11db2 <__divdi3+0xbe>
   11e5e:	fab3 f783 	clz	r7, r3
   11e62:	2f00      	cmp	r7, #0
   11e64:	d168      	bne.n	11f38 <__divdi3+0x244>
   11e66:	428b      	cmp	r3, r1
   11e68:	bf2c      	ite	cs
   11e6a:	f04f 0900 	movcs.w	r9, #0
   11e6e:	f04f 0901 	movcc.w	r9, #1
   11e72:	4282      	cmp	r2, r0
   11e74:	bf8c      	ite	hi
   11e76:	464c      	movhi	r4, r9
   11e78:	f049 0401 	orrls.w	r4, r9, #1
   11e7c:	2c00      	cmp	r4, #0
   11e7e:	d096      	beq.n	11dae <__divdi3+0xba>
   11e80:	f04f 0801 	mov.w	r8, #1
   11e84:	e795      	b.n	11db2 <__divdi3+0xbe>
   11e86:	4252      	negs	r2, r2
   11e88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11e8c:	43f6      	mvns	r6, r6
   11e8e:	e73b      	b.n	11d08 <__divdi3+0x14>
   11e90:	4240      	negs	r0, r0
   11e92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   11e96:	f04f 36ff 	mov.w	r6, #4294967295
   11e9a:	e732      	b.n	11d02 <__divdi3+0xe>
   11e9c:	fa04 f408 	lsl.w	r4, r4, r8
   11ea0:	f1c8 0720 	rsb	r7, r8, #32
   11ea4:	fa35 f307 	lsrs.w	r3, r5, r7
   11ea8:	fa29 fa07 	lsr.w	sl, r9, r7
   11eac:	0c27      	lsrs	r7, r4, #16
   11eae:	fa09 fb08 	lsl.w	fp, r9, r8
   11eb2:	4639      	mov	r1, r7
   11eb4:	4650      	mov	r0, sl
   11eb6:	ea43 020b 	orr.w	r2, r3, fp
   11eba:	9202      	str	r2, [sp, #8]
   11ebc:	f7ff fc2c 	bl	11718 <__aeabi_uidiv>
   11ec0:	4639      	mov	r1, r7
   11ec2:	fa1f f984 	uxth.w	r9, r4
   11ec6:	4683      	mov	fp, r0
   11ec8:	4650      	mov	r0, sl
   11eca:	f7ff fd53 	bl	11974 <__aeabi_uidivmod>
   11ece:	9802      	ldr	r0, [sp, #8]
   11ed0:	fb09 f20b 	mul.w	r2, r9, fp
   11ed4:	0c03      	lsrs	r3, r0, #16
   11ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   11eda:	429a      	cmp	r2, r3
   11edc:	d904      	bls.n	11ee8 <__divdi3+0x1f4>
   11ede:	191b      	adds	r3, r3, r4
   11ee0:	f10b 3bff 	add.w	fp, fp, #4294967295
   11ee4:	f0c0 80b1 	bcc.w	1204a <__divdi3+0x356>
   11ee8:	1a9b      	subs	r3, r3, r2
   11eea:	4639      	mov	r1, r7
   11eec:	4618      	mov	r0, r3
   11eee:	9301      	str	r3, [sp, #4]
   11ef0:	f7ff fc12 	bl	11718 <__aeabi_uidiv>
   11ef4:	9901      	ldr	r1, [sp, #4]
   11ef6:	4682      	mov	sl, r0
   11ef8:	4608      	mov	r0, r1
   11efa:	4639      	mov	r1, r7
   11efc:	f7ff fd3a 	bl	11974 <__aeabi_uidivmod>
   11f00:	f8dd c008 	ldr.w	ip, [sp, #8]
   11f04:	fb09 f30a 	mul.w	r3, r9, sl
   11f08:	fa1f f08c 	uxth.w	r0, ip
   11f0c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   11f10:	4293      	cmp	r3, r2
   11f12:	d908      	bls.n	11f26 <__divdi3+0x232>
   11f14:	1912      	adds	r2, r2, r4
   11f16:	f10a 3aff 	add.w	sl, sl, #4294967295
   11f1a:	d204      	bcs.n	11f26 <__divdi3+0x232>
   11f1c:	4293      	cmp	r3, r2
   11f1e:	bf84      	itt	hi
   11f20:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11f24:	1912      	addhi	r2, r2, r4
   11f26:	fa05 f508 	lsl.w	r5, r5, r8
   11f2a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   11f2e:	ebc3 0802 	rsb	r8, r3, r2
   11f32:	f8cd e008 	str.w	lr, [sp, #8]
   11f36:	e759      	b.n	11dec <__divdi3+0xf8>
   11f38:	f1c7 0020 	rsb	r0, r7, #32
   11f3c:	fa03 fa07 	lsl.w	sl, r3, r7
   11f40:	40c2      	lsrs	r2, r0
   11f42:	fa35 f300 	lsrs.w	r3, r5, r0
   11f46:	ea42 0b0a 	orr.w	fp, r2, sl
   11f4a:	fa21 f800 	lsr.w	r8, r1, r0
   11f4e:	fa01 f907 	lsl.w	r9, r1, r7
   11f52:	4640      	mov	r0, r8
   11f54:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   11f58:	ea43 0109 	orr.w	r1, r3, r9
   11f5c:	9102      	str	r1, [sp, #8]
   11f5e:	4651      	mov	r1, sl
   11f60:	fa1f f28b 	uxth.w	r2, fp
   11f64:	9203      	str	r2, [sp, #12]
   11f66:	f7ff fbd7 	bl	11718 <__aeabi_uidiv>
   11f6a:	4651      	mov	r1, sl
   11f6c:	4681      	mov	r9, r0
   11f6e:	4640      	mov	r0, r8
   11f70:	f7ff fd00 	bl	11974 <__aeabi_uidivmod>
   11f74:	9b03      	ldr	r3, [sp, #12]
   11f76:	f8dd c008 	ldr.w	ip, [sp, #8]
   11f7a:	fb03 f209 	mul.w	r2, r3, r9
   11f7e:	ea4f 401c 	mov.w	r0, ip, lsr #16
   11f82:	fa14 f307 	lsls.w	r3, r4, r7
   11f86:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   11f8a:	42a2      	cmp	r2, r4
   11f8c:	d904      	bls.n	11f98 <__divdi3+0x2a4>
   11f8e:	eb14 040b 	adds.w	r4, r4, fp
   11f92:	f109 39ff 	add.w	r9, r9, #4294967295
   11f96:	d352      	bcc.n	1203e <__divdi3+0x34a>
   11f98:	1aa4      	subs	r4, r4, r2
   11f9a:	4651      	mov	r1, sl
   11f9c:	4620      	mov	r0, r4
   11f9e:	9301      	str	r3, [sp, #4]
   11fa0:	f7ff fbba 	bl	11718 <__aeabi_uidiv>
   11fa4:	4651      	mov	r1, sl
   11fa6:	4680      	mov	r8, r0
   11fa8:	4620      	mov	r0, r4
   11faa:	f7ff fce3 	bl	11974 <__aeabi_uidivmod>
   11fae:	9803      	ldr	r0, [sp, #12]
   11fb0:	f8dd c008 	ldr.w	ip, [sp, #8]
   11fb4:	fb00 f208 	mul.w	r2, r0, r8
   11fb8:	fa1f f38c 	uxth.w	r3, ip
   11fbc:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   11fc0:	9b01      	ldr	r3, [sp, #4]
   11fc2:	4282      	cmp	r2, r0
   11fc4:	d904      	bls.n	11fd0 <__divdi3+0x2dc>
   11fc6:	eb10 000b 	adds.w	r0, r0, fp
   11fca:	f108 38ff 	add.w	r8, r8, #4294967295
   11fce:	d330      	bcc.n	12032 <__divdi3+0x33e>
   11fd0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   11fd4:	fa1f fc83 	uxth.w	ip, r3
   11fd8:	0c1b      	lsrs	r3, r3, #16
   11fda:	1a80      	subs	r0, r0, r2
   11fdc:	fa1f fe88 	uxth.w	lr, r8
   11fe0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   11fe4:	fb0c f90e 	mul.w	r9, ip, lr
   11fe8:	fb0c fc0a 	mul.w	ip, ip, sl
   11fec:	fb03 c10e 	mla	r1, r3, lr, ip
   11ff0:	fb03 f20a 	mul.w	r2, r3, sl
   11ff4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   11ff8:	458c      	cmp	ip, r1
   11ffa:	bf88      	it	hi
   11ffc:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   12000:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   12004:	4570      	cmp	r0, lr
   12006:	d310      	bcc.n	1202a <__divdi3+0x336>
   12008:	fa1f f989 	uxth.w	r9, r9
   1200c:	fa05 f707 	lsl.w	r7, r5, r7
   12010:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   12014:	bf14      	ite	ne
   12016:	2200      	movne	r2, #0
   12018:	2201      	moveq	r2, #1
   1201a:	4287      	cmp	r7, r0
   1201c:	bf2c      	ite	cs
   1201e:	2700      	movcs	r7, #0
   12020:	f002 0701 	andcc.w	r7, r2, #1
   12024:	2f00      	cmp	r7, #0
   12026:	f43f aec4 	beq.w	11db2 <__divdi3+0xbe>
   1202a:	f108 38ff 	add.w	r8, r8, #4294967295
   1202e:	2700      	movs	r7, #0
   12030:	e6bf      	b.n	11db2 <__divdi3+0xbe>
   12032:	4282      	cmp	r2, r0
   12034:	bf84      	itt	hi
   12036:	4458      	addhi	r0, fp
   12038:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1203c:	e7c8      	b.n	11fd0 <__divdi3+0x2dc>
   1203e:	42a2      	cmp	r2, r4
   12040:	bf84      	itt	hi
   12042:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12046:	445c      	addhi	r4, fp
   12048:	e7a6      	b.n	11f98 <__divdi3+0x2a4>
   1204a:	429a      	cmp	r2, r3
   1204c:	bf84      	itt	hi
   1204e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   12052:	191b      	addhi	r3, r3, r4
   12054:	e748      	b.n	11ee8 <__divdi3+0x1f4>
   12056:	bf00      	nop

00012058 <__udivdi3>:
   12058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1205c:	460c      	mov	r4, r1
   1205e:	b083      	sub	sp, #12
   12060:	4680      	mov	r8, r0
   12062:	4616      	mov	r6, r2
   12064:	4689      	mov	r9, r1
   12066:	461f      	mov	r7, r3
   12068:	4615      	mov	r5, r2
   1206a:	468a      	mov	sl, r1
   1206c:	2b00      	cmp	r3, #0
   1206e:	d14b      	bne.n	12108 <__udivdi3+0xb0>
   12070:	428a      	cmp	r2, r1
   12072:	d95c      	bls.n	1212e <__udivdi3+0xd6>
   12074:	fab2 f382 	clz	r3, r2
   12078:	b15b      	cbz	r3, 12092 <__udivdi3+0x3a>
   1207a:	f1c3 0020 	rsb	r0, r3, #32
   1207e:	fa01 fa03 	lsl.w	sl, r1, r3
   12082:	fa28 f200 	lsr.w	r2, r8, r0
   12086:	fa16 f503 	lsls.w	r5, r6, r3
   1208a:	fa08 f803 	lsl.w	r8, r8, r3
   1208e:	ea42 0a0a 	orr.w	sl, r2, sl
   12092:	0c2e      	lsrs	r6, r5, #16
   12094:	4650      	mov	r0, sl
   12096:	4631      	mov	r1, r6
   12098:	b2af      	uxth	r7, r5
   1209a:	f7ff fb3d 	bl	11718 <__aeabi_uidiv>
   1209e:	4631      	mov	r1, r6
   120a0:	ea4f 4418 	mov.w	r4, r8, lsr #16
   120a4:	4681      	mov	r9, r0
   120a6:	4650      	mov	r0, sl
   120a8:	f7ff fc64 	bl	11974 <__aeabi_uidivmod>
   120ac:	fb07 f309 	mul.w	r3, r7, r9
   120b0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   120b4:	4553      	cmp	r3, sl
   120b6:	d909      	bls.n	120cc <__udivdi3+0x74>
   120b8:	eb1a 0a05 	adds.w	sl, sl, r5
   120bc:	f109 39ff 	add.w	r9, r9, #4294967295
   120c0:	d204      	bcs.n	120cc <__udivdi3+0x74>
   120c2:	4553      	cmp	r3, sl
   120c4:	bf84      	itt	hi
   120c6:	f109 39ff 	addhi.w	r9, r9, #4294967295
   120ca:	44aa      	addhi	sl, r5
   120cc:	ebc3 0a0a 	rsb	sl, r3, sl
   120d0:	4631      	mov	r1, r6
   120d2:	4650      	mov	r0, sl
   120d4:	fa1f f888 	uxth.w	r8, r8
   120d8:	f7ff fb1e 	bl	11718 <__aeabi_uidiv>
   120dc:	4631      	mov	r1, r6
   120de:	4604      	mov	r4, r0
   120e0:	4650      	mov	r0, sl
   120e2:	f7ff fc47 	bl	11974 <__aeabi_uidivmod>
   120e6:	fb07 f704 	mul.w	r7, r7, r4
   120ea:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   120ee:	4547      	cmp	r7, r8
   120f0:	d906      	bls.n	12100 <__udivdi3+0xa8>
   120f2:	3c01      	subs	r4, #1
   120f4:	eb18 0805 	adds.w	r8, r8, r5
   120f8:	d202      	bcs.n	12100 <__udivdi3+0xa8>
   120fa:	4547      	cmp	r7, r8
   120fc:	bf88      	it	hi
   120fe:	3c01      	subhi	r4, #1
   12100:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12104:	2600      	movs	r6, #0
   12106:	e05c      	b.n	121c2 <__udivdi3+0x16a>
   12108:	428b      	cmp	r3, r1
   1210a:	d858      	bhi.n	121be <__udivdi3+0x166>
   1210c:	fab3 f683 	clz	r6, r3
   12110:	2e00      	cmp	r6, #0
   12112:	d15b      	bne.n	121cc <__udivdi3+0x174>
   12114:	428b      	cmp	r3, r1
   12116:	bf2c      	ite	cs
   12118:	2200      	movcs	r2, #0
   1211a:	2201      	movcc	r2, #1
   1211c:	4285      	cmp	r5, r0
   1211e:	bf8c      	ite	hi
   12120:	4615      	movhi	r5, r2
   12122:	f042 0501 	orrls.w	r5, r2, #1
   12126:	2d00      	cmp	r5, #0
   12128:	d049      	beq.n	121be <__udivdi3+0x166>
   1212a:	2401      	movs	r4, #1
   1212c:	e049      	b.n	121c2 <__udivdi3+0x16a>
   1212e:	b922      	cbnz	r2, 1213a <__udivdi3+0xe2>
   12130:	4611      	mov	r1, r2
   12132:	2001      	movs	r0, #1
   12134:	f7ff faf0 	bl	11718 <__aeabi_uidiv>
   12138:	4605      	mov	r5, r0
   1213a:	fab5 f685 	clz	r6, r5
   1213e:	2e00      	cmp	r6, #0
   12140:	f040 80ba 	bne.w	122b8 <__udivdi3+0x260>
   12144:	1b64      	subs	r4, r4, r5
   12146:	0c2f      	lsrs	r7, r5, #16
   12148:	fa1f fa85 	uxth.w	sl, r5
   1214c:	2601      	movs	r6, #1
   1214e:	4639      	mov	r1, r7
   12150:	4620      	mov	r0, r4
   12152:	f7ff fae1 	bl	11718 <__aeabi_uidiv>
   12156:	4639      	mov	r1, r7
   12158:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1215c:	4681      	mov	r9, r0
   1215e:	4620      	mov	r0, r4
   12160:	f7ff fc08 	bl	11974 <__aeabi_uidivmod>
   12164:	fb0a f309 	mul.w	r3, sl, r9
   12168:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1216c:	455b      	cmp	r3, fp
   1216e:	d909      	bls.n	12184 <__udivdi3+0x12c>
   12170:	eb1b 0b05 	adds.w	fp, fp, r5
   12174:	f109 39ff 	add.w	r9, r9, #4294967295
   12178:	d204      	bcs.n	12184 <__udivdi3+0x12c>
   1217a:	455b      	cmp	r3, fp
   1217c:	bf84      	itt	hi
   1217e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12182:	44ab      	addhi	fp, r5
   12184:	ebc3 0b0b 	rsb	fp, r3, fp
   12188:	4639      	mov	r1, r7
   1218a:	4658      	mov	r0, fp
   1218c:	fa1f f888 	uxth.w	r8, r8
   12190:	f7ff fac2 	bl	11718 <__aeabi_uidiv>
   12194:	4639      	mov	r1, r7
   12196:	4604      	mov	r4, r0
   12198:	4658      	mov	r0, fp
   1219a:	f7ff fbeb 	bl	11974 <__aeabi_uidivmod>
   1219e:	fb0a fa04 	mul.w	sl, sl, r4
   121a2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   121a6:	45c2      	cmp	sl, r8
   121a8:	d906      	bls.n	121b8 <__udivdi3+0x160>
   121aa:	3c01      	subs	r4, #1
   121ac:	eb18 0805 	adds.w	r8, r8, r5
   121b0:	d202      	bcs.n	121b8 <__udivdi3+0x160>
   121b2:	45c2      	cmp	sl, r8
   121b4:	bf88      	it	hi
   121b6:	3c01      	subhi	r4, #1
   121b8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   121bc:	e001      	b.n	121c2 <__udivdi3+0x16a>
   121be:	2600      	movs	r6, #0
   121c0:	4634      	mov	r4, r6
   121c2:	4631      	mov	r1, r6
   121c4:	4620      	mov	r0, r4
   121c6:	b003      	add	sp, #12
   121c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121cc:	f1c6 0020 	rsb	r0, r6, #32
   121d0:	40b3      	lsls	r3, r6
   121d2:	fa32 f700 	lsrs.w	r7, r2, r0
   121d6:	fa21 fb00 	lsr.w	fp, r1, r0
   121da:	431f      	orrs	r7, r3
   121dc:	fa14 f206 	lsls.w	r2, r4, r6
   121e0:	fa28 f100 	lsr.w	r1, r8, r0
   121e4:	4658      	mov	r0, fp
   121e6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   121ea:	4311      	orrs	r1, r2
   121ec:	9100      	str	r1, [sp, #0]
   121ee:	4651      	mov	r1, sl
   121f0:	b2bb      	uxth	r3, r7
   121f2:	9301      	str	r3, [sp, #4]
   121f4:	f7ff fa90 	bl	11718 <__aeabi_uidiv>
   121f8:	4651      	mov	r1, sl
   121fa:	40b5      	lsls	r5, r6
   121fc:	4681      	mov	r9, r0
   121fe:	4658      	mov	r0, fp
   12200:	f7ff fbb8 	bl	11974 <__aeabi_uidivmod>
   12204:	9c01      	ldr	r4, [sp, #4]
   12206:	9800      	ldr	r0, [sp, #0]
   12208:	fb04 f309 	mul.w	r3, r4, r9
   1220c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   12210:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   12214:	455b      	cmp	r3, fp
   12216:	d905      	bls.n	12224 <__udivdi3+0x1cc>
   12218:	eb1b 0b07 	adds.w	fp, fp, r7
   1221c:	f109 39ff 	add.w	r9, r9, #4294967295
   12220:	f0c0 808e 	bcc.w	12340 <__udivdi3+0x2e8>
   12224:	ebc3 0b0b 	rsb	fp, r3, fp
   12228:	4651      	mov	r1, sl
   1222a:	4658      	mov	r0, fp
   1222c:	f7ff fa74 	bl	11718 <__aeabi_uidiv>
   12230:	4651      	mov	r1, sl
   12232:	4604      	mov	r4, r0
   12234:	4658      	mov	r0, fp
   12236:	f7ff fb9d 	bl	11974 <__aeabi_uidivmod>
   1223a:	9801      	ldr	r0, [sp, #4]
   1223c:	9a00      	ldr	r2, [sp, #0]
   1223e:	fb00 f304 	mul.w	r3, r0, r4
   12242:	fa1f fc82 	uxth.w	ip, r2
   12246:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1224a:	4293      	cmp	r3, r2
   1224c:	d906      	bls.n	1225c <__udivdi3+0x204>
   1224e:	3c01      	subs	r4, #1
   12250:	19d2      	adds	r2, r2, r7
   12252:	d203      	bcs.n	1225c <__udivdi3+0x204>
   12254:	4293      	cmp	r3, r2
   12256:	d901      	bls.n	1225c <__udivdi3+0x204>
   12258:	19d2      	adds	r2, r2, r7
   1225a:	3c01      	subs	r4, #1
   1225c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12260:	b2a8      	uxth	r0, r5
   12262:	1ad2      	subs	r2, r2, r3
   12264:	0c2d      	lsrs	r5, r5, #16
   12266:	fa1f fc84 	uxth.w	ip, r4
   1226a:	0c23      	lsrs	r3, r4, #16
   1226c:	fb00 f70c 	mul.w	r7, r0, ip
   12270:	fb00 fe03 	mul.w	lr, r0, r3
   12274:	fb05 e10c 	mla	r1, r5, ip, lr
   12278:	fb05 f503 	mul.w	r5, r5, r3
   1227c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   12280:	458e      	cmp	lr, r1
   12282:	bf88      	it	hi
   12284:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   12288:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1228c:	42aa      	cmp	r2, r5
   1228e:	d310      	bcc.n	122b2 <__udivdi3+0x25a>
   12290:	b2bf      	uxth	r7, r7
   12292:	fa08 f606 	lsl.w	r6, r8, r6
   12296:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1229a:	bf14      	ite	ne
   1229c:	f04f 0e00 	movne.w	lr, #0
   122a0:	f04f 0e01 	moveq.w	lr, #1
   122a4:	4296      	cmp	r6, r2
   122a6:	bf2c      	ite	cs
   122a8:	2600      	movcs	r6, #0
   122aa:	f00e 0601 	andcc.w	r6, lr, #1
   122ae:	2e00      	cmp	r6, #0
   122b0:	d087      	beq.n	121c2 <__udivdi3+0x16a>
   122b2:	3c01      	subs	r4, #1
   122b4:	2600      	movs	r6, #0
   122b6:	e784      	b.n	121c2 <__udivdi3+0x16a>
   122b8:	40b5      	lsls	r5, r6
   122ba:	f1c6 0120 	rsb	r1, r6, #32
   122be:	fa24 f901 	lsr.w	r9, r4, r1
   122c2:	fa28 f201 	lsr.w	r2, r8, r1
   122c6:	0c2f      	lsrs	r7, r5, #16
   122c8:	40b4      	lsls	r4, r6
   122ca:	4639      	mov	r1, r7
   122cc:	4648      	mov	r0, r9
   122ce:	4322      	orrs	r2, r4
   122d0:	9200      	str	r2, [sp, #0]
   122d2:	f7ff fa21 	bl	11718 <__aeabi_uidiv>
   122d6:	4639      	mov	r1, r7
   122d8:	fa1f fa85 	uxth.w	sl, r5
   122dc:	4683      	mov	fp, r0
   122de:	4648      	mov	r0, r9
   122e0:	f7ff fb48 	bl	11974 <__aeabi_uidivmod>
   122e4:	9b00      	ldr	r3, [sp, #0]
   122e6:	0c1a      	lsrs	r2, r3, #16
   122e8:	fb0a f30b 	mul.w	r3, sl, fp
   122ec:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   122f0:	42a3      	cmp	r3, r4
   122f2:	d903      	bls.n	122fc <__udivdi3+0x2a4>
   122f4:	1964      	adds	r4, r4, r5
   122f6:	f10b 3bff 	add.w	fp, fp, #4294967295
   122fa:	d327      	bcc.n	1234c <__udivdi3+0x2f4>
   122fc:	1ae4      	subs	r4, r4, r3
   122fe:	4639      	mov	r1, r7
   12300:	4620      	mov	r0, r4
   12302:	f7ff fa09 	bl	11718 <__aeabi_uidiv>
   12306:	4639      	mov	r1, r7
   12308:	4681      	mov	r9, r0
   1230a:	4620      	mov	r0, r4
   1230c:	f7ff fb32 	bl	11974 <__aeabi_uidivmod>
   12310:	9800      	ldr	r0, [sp, #0]
   12312:	fb0a f309 	mul.w	r3, sl, r9
   12316:	fa1f fc80 	uxth.w	ip, r0
   1231a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1231e:	42a3      	cmp	r3, r4
   12320:	d908      	bls.n	12334 <__udivdi3+0x2dc>
   12322:	1964      	adds	r4, r4, r5
   12324:	f109 39ff 	add.w	r9, r9, #4294967295
   12328:	d204      	bcs.n	12334 <__udivdi3+0x2dc>
   1232a:	42a3      	cmp	r3, r4
   1232c:	bf84      	itt	hi
   1232e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12332:	1964      	addhi	r4, r4, r5
   12334:	fa08 f806 	lsl.w	r8, r8, r6
   12338:	1ae4      	subs	r4, r4, r3
   1233a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1233e:	e706      	b.n	1214e <__udivdi3+0xf6>
   12340:	455b      	cmp	r3, fp
   12342:	bf84      	itt	hi
   12344:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12348:	44bb      	addhi	fp, r7
   1234a:	e76b      	b.n	12224 <__udivdi3+0x1cc>
   1234c:	42a3      	cmp	r3, r4
   1234e:	bf84      	itt	hi
   12350:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   12354:	1964      	addhi	r4, r4, r5
   12356:	e7d1      	b.n	122fc <__udivdi3+0x2a4>

00012358 <g_pwm_id_mask_lut>:
   12358:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
   12368:	0080 0000                                   ....

0001236c <g_pwm_tach_id_mask_lut>:
   1236c:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
   1237c:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
   1238c:	8000 0000                                   ....

00012390 <g_pwm_posedge_offset_lut>:
   12390:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
   123a0:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
   123b0:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
   123c0:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
   123d0:	0088 0000                                   ....

000123d4 <g_pwm_negedge_offset_lut>:
   123d4:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
   123e4:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
   123f4:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
   12404:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
   12414:	008c 0000                                   ....

00012418 <g_tachpulsedur_offset_lut>:
   12418:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
   12428:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
   12438:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
   12448:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
   12458:	00e0 0000 2e2e 632f 726f 5f65 7770 2e6d     ....../core_pwm.
   12468:	0063 0000 4441 4443 7269 6365 4974 706e     c...ADCDirectInp
   12478:	7475 305f 0000 0000 6425 2520 2064 6425     ut_0....%d %d %d
   12488:	2520 2064 6425 2520 0064 0000 6f4a 5879      %d %d %d...JoyX
   12498:	203a 3325 2c64 4a20 796f 3a59 2520 6433     : %3d, JoyY: %3d
   124a8:	202c 5843 203a 3325 2c64 4320 3a59 2520     , CX: %3d, CY: %
   124b8:	6433 202c 6946 6572 203a 6425 202c 7453     3d, Fire: %d, St
   124c8:	7261 3a74 2520 0a64 000d 0000 6425 2520     art: %d.....%d %
   124d8:	0064 0000                                   d...

000124dc <g_ace_current_resistors>:
   124dc:	0001 0001 0001 0001                         ........

000124e4 <g_ace_external_varef_used>:
   124e4:	0000 0000                                   ....

000124e8 <g_ace_channel_0_name>:
   124e8:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
   124f8:	0000 0000                                   ....

000124fc <g_ace_ppe_transforms_desc_table>:
   124fc:	0010 0011 4000 0000                         .....@..

00012504 <g_ace_sse_proc_0_name>:
   12504:	4441 3043 4d5f 4941 004e 0000               ADC0_MAIN...

00012510 <g_ace_sse_proc_0_sequence>:
   12510:	1705 1602 1200 0000                         ........

00012518 <g_ace_sse_proc_1_name>:
   12518:	4441 3143 4d5f 4941 004e 0000               ADC1_MAIN...

00012524 <g_ace_sse_proc_1_sequence>:
   12524:	2705 2602 2551 24ca 0000 23ff 0000 23ff     .'.&Q%.$...#...#
   12534:	0000 23ff 0000 23ff 0000 23ff 0000 23a3     ...#...#...#...#
   12544:	0000 2005                                   ... 

00012548 <g_config_reg_lut>:
   12548:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
   12558:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
   12568:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
   12578:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
   12588:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
   12598:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
   125a8:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
   125b8:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

000125c8 <g_gpio_irqn_lut>:
   125c8:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
   125d8:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
   125e8:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
   125f8:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

00012608 <channel_type_lut>:
   12608:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12618:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   12628:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

00012638 <channel_quad_lut>:
   12638:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
   12648:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
   12658:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

00012668 <abps_channel_lut>:
   12668:	00ff ff00 01ff ff01 ffff ffff ffff ffff     ................
   12678:	02ff ff02 03ff ff03 ffff ffff ffff ffff     ................
   12688:	04ff ff04 ffff ffff ffff ffff ffff ffff     ................

00012698 <abps_idx_lut>:
   12698:	00ff ff01 02ff ff03 ffff ffff ffff ffff     ................
   126a8:	04ff ff05 06ff ff07 ffff ffff ffff ffff     ................
   126b8:	08ff ff09 ffff ffff ffff ffff ffff ffff     ................

000126c8 <apbs_gain_lut>:
   126c8:	080c 0204                                   ....

000126cc <apbs_range>:
   126cc:	3c00 2800 1400 0a00                         .<.(....

000126d4 <sse_pc_ctrl_lut>:
   126d4:	0048 4002 0088 4002 00c8 4002               H..@...@...@

000126e0 <sse_pc_lo_lut>:
   126e0:	0040 4002 0080 4002 00c0 4002               @..@...@...@

000126ec <sse_pc_hi_lut>:
   126ec:	0044 4002 0084 4002 00c4 4002               D..@...@...@

000126f8 <p_mtd_data>:
   126f8:	0010 6008                                   ...`

000126fc <C.24.3275>:
   126fc:	0006 0201 0003 0201 0403 0404 0604 0506     ................

0001270c <C.36.3339>:
	...
   12734:	0001 0000 0002 0000 0003 0000 0000 0000     ................
	...

0001274c <C.18.3185>:
   1274c:	4000 4000 0000 0000                         .@.@....

00012754 <adc_status_reg_lut>:
   12754:	1000 4002 1004 4002 1008 4002               ...@...@...@

00012760 <dac_ctrl_reg_lut>:
   12760:	0060 4002 00a0 4002 00e0 4002               `..@...@...@

0001276c <dac_enable_masks_lut>:
   1276c:	0010 0000 0020 0000 0040 0000               .... ...@...

00012778 <dac_byte01_reg_lut>:
   12778:	0500 4002 0504 4002 0508 4002               ...@...@...@

00012784 <dac_byte2_reg_lut>:
   12784:	006c 4002 00ac 4002 00ec 4002               l..@...@...@

00012790 <p_mtd_data>:
   12790:	0010 6008                                   ...`

00012794 <comp_id_2_scb_lut>:
   12794:	0000 0101 0202 0303 0404 0000               ............

000127a0 <C.18.3510>:
   127a0:	0200 0004 2e2e 642f 6972 6576 7372 432f     ....../drivers/C
   127b0:	726f 5565 5241 6154 6270 632f 726f 5f65     oreUARTapb/core_
   127c0:	6175 7472 615f 6270 632e 0000               uart_apb.c..

000127cc <C.18.2576>:
   127cc:	0001 0000 0002 0000 0004 0000 0001 0000     ................
   127dc:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
   127ec:	6c6f 696c 6973 6e6f 000a 0000               ollision....

000127f8 <_global_impure_ptr>:
   127f8:	0070 2000 0043 0000                         p.. C...

00012800 <blanks.3595>:
   12800:	2020 2020 2020 2020 2020 2020 2020 2020                     

00012810 <zeroes.3596>:
   12810:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   12820:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   12830:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
   12840:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
   12850:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
   12860:	0030 0000                                   0...

00012864 <basefix.3536>:
   12864:	000a 0001 0002 0003 0004 0005 0006 0007     ................
   12874:	0008 0009 000a 000b 000c 000d 000e 000f     ................
   12884:	0010 0000 2565 646c 0000 0000               ....e%ld....

00012890 <blanks.3577>:
   12890:	2020 2020 2020 2020 2020 2020 2020 2020                     

000128a0 <zeroes.3578>:
   128a0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

000128b0 <_ctype_>:
   128b0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   128c0:	2020 2020 2020 2020 2020 2020 2020 2020                     
   128d0:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   128e0:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   128f0:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   12900:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   12910:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   12920:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   12930:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
   129b4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

000129c4 <__sf_fake_stdin>:
	...

000129e4 <__sf_fake_stdout>:
	...

00012a04 <__sf_fake_stderr>:
	...

00012a24 <charset>:
   12a24:	2a5c 0001                                   \*..

00012a28 <lconv>:
   12a28:	2a58 0001 2830 0001 2830 0001 2830 0001     X*..0(..0(..0(..
   12a38:	2830 0001 2830 0001 2830 0001 2830 0001     0(..0(..0(..0(..
   12a48:	2830 0001 2830 0001 ffff ffff ffff ffff     0(..0(..........
   12a58:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

00012a68 <__mprec_tens>:
   12a68:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
   12a78:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
   12a88:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
   12a98:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
   12aa8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
   12ab8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
   12ac8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
   12ad8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
   12ae8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
   12af8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
   12b08:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
   12b18:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
   12b28:	9db4 79d9 7843 44ea                         ...yCx.D

00012b30 <p05.2463>:
   12b30:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00012b40 <__mprec_bigtens>:
   12b40:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
   12b50:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
   12b60:	bf3c 7f73 4fdd 7515                         <.s..O.u

00012b68 <__mprec_tinytens>:
   12b68:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   12b78:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   12b88:	6f43 64ac 0628 0ac8                         Co.d(...

00012b90 <tinytens>:
   12b90:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   12ba0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   12bb0:	6f43 64ac 0628 0e18 666e 0000 6e69 7469     Co.d(...nf..init
   12bc0:	0079 0000 6e61 0000 4241 4443 4645 0000     y...an..ABCDEF..
   12bd0:	6261 6463 6665 0000 3130 3332 3534 3736     abcdef..01234567
   12be0:	3938 0000                                   89..

00012be4 <_init>:
   12be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12be6:	bf00      	nop
   12be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12bea:	bc08      	pop	{r3}
   12bec:	469e      	mov	lr, r3
   12bee:	4770      	bx	lr

00012bf0 <_fini>:
   12bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12bf2:	bf00      	nop
   12bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   12bf6:	bc08      	pop	{r3}
   12bf8:	469e      	mov	lr, r3
   12bfa:	4770      	bx	lr

00012bfc <__frame_dummy_init_array_entry>:
   12bfc:	0485 0000                                   ....

00012c00 <__do_global_dtors_aux_fini_array_entry>:
   12c00:	0471 0000                                   q...
