(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param43 = {(!{((&(8'hbb)) || (^(8'ha8))), (((8'hb9) ? (8'hbc) : (8'ha7)) << {(8'ha4)})}), (8'h9f)})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h1a9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire4;
  input wire [(5'h10):(1'h0)] wire3;
  input wire signed [(4'hc):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(4'hd):(1'h0)] wire42;
  wire [(3'h6):(1'h0)] wire41;
  wire [(5'h10):(1'h0)] wire40;
  wire [(2'h3):(1'h0)] wire39;
  wire [(4'hc):(1'h0)] wire38;
  wire signed [(4'hc):(1'h0)] wire20;
  wire signed [(4'ha):(1'h0)] wire19;
  wire [(3'h4):(1'h0)] wire18;
  wire signed [(5'h12):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(5'h11):(1'h0)] wire5;
  reg signed [(3'h5):(1'h0)] reg37 = (1'h0);
  reg [(3'h6):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(5'h11):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg30 = (1'h0);
  reg [(5'h11):(1'h0)] reg29 = (1'h0);
  reg [(5'h13):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg27 = (1'h0);
  reg [(5'h15):(1'h0)] reg26 = (1'h0);
  reg [(2'h3):(1'h0)] reg25 = (1'h0);
  reg signed [(4'he):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg13 = (1'h0);
  reg signed [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg22 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg34 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg32 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg [(3'h4):(1'h0)] forvar22 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg12 = (1'h0);
  reg [(5'h13):(1'h0)] reg10 = (1'h0);
  reg [(5'h13):(1'h0)] forvar8 = (1'h0);
  assign y = {wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire20,
                 wire19,
                 wire18,
                 wire7,
                 wire6,
                 wire5,
                 reg37,
                 reg35,
                 reg33,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg21,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg11,
                 reg9,
                 reg22,
                 reg36,
                 reg34,
                 reg32,
                 reg23,
                 forvar22,
                 reg17,
                 reg12,
                 reg10,
                 forvar8,
                 (1'h0)};
  assign wire5 = wire2;
  assign wire6 = (~|(wire3[(1'h1):(1'h0)] ?
                     wire0[(3'h6):(3'h4)] : {((wire4 - wire1) >>> (wire2 | (8'hbf)))}));
  assign wire7 = wire1[(2'h3):(2'h2)];
  always
    @(posedge clk) begin
      for (forvar8 = (1'h0); (forvar8 < (2'h2)); forvar8 = (forvar8 + (1'h1)))
        begin
          reg9 <= ("F" ?
              wire6 : ({"tchW",
                  ($unsigned(wire1) > (!wire1))} <<< {((wire2 ^ wire6) != wire5[(4'hf):(3'h7)])}));
          reg10 = (^~wire6[(3'h5):(3'h4)]);
          reg11 <= "BkLwD";
          if (wire2[(3'h5):(3'h5)])
            begin
              reg12 = (forvar8[(3'h6):(1'h0)] ?
                  ((~("mGYgwcnbATRVWJwp" ? (wire3 > wire1) : {reg10, wire1})) ?
                      (|wire2) : (8'ha1)) : (+(+($signed(wire2) ?
                      $signed(wire4) : reg9[(3'h5):(2'h3)]))));
              reg13 <= (($signed((8'hbb)) ?
                  "hgzhaVZsyZ7SWfET" : (+($signed(wire4) ?
                      wire0[(4'h8):(3'h7)] : {reg9}))) ^~ wire1);
              reg14 <= $signed((8'haf));
              reg15 <= "Kp2OucKK9tDtxD9";
            end
          else
            begin
              reg13 <= (reg13 ?
                  (wire5[(4'hb):(1'h1)] ?
                      ((|$signed(wire4)) ?
                          "" : (wire5 << "OOqw3IICX")) : wire5) : $unsigned($unsigned($signed({reg11,
                      reg14}))));
              reg14 <= "EXAwVvTA";
              reg15 <= {{$signed(({wire2} + (wire2 < reg13)))},
                  (wire3 * (wire5 & $unsigned($signed(wire1))))};
            end
        end
      if (wire1)
        begin
          if (($signed(($unsigned($signed(reg10)) != $unsigned((~&(8'haf))))) <<< wire5[(4'hc):(3'h5)]))
            begin
              reg16 <= ({"6IypB6B6oUYi37NA9M", $signed((~|reg11))} ?
                  {wire3, reg13[(5'h11):(3'h6)]} : "xA");
            end
          else
            begin
              reg16 <= $unsigned((8'hbd));
              reg17 = (8'h9d);
            end
        end
      else
        begin
          reg16 <= "RN44c7few7Bo";
        end
    end
  assign wire18 = (&(!(reg9[(1'h1):(1'h0)] ?
                      $unsigned($signed(reg11)) : ((wire4 * (8'ha4)) >= (wire3 ?
                          reg11 : reg13)))));
  assign wire19 = "";
  assign wire20 = $signed("G9L");
  always
    @(posedge clk) begin
      if ("HAoOOn6QZDXByDck3")
        begin
          reg21 <= {{$signed(wire6[(3'h4):(3'h4)]),
                  $unsigned(((~^reg11) == (+wire5)))}};
          for (forvar22 = (1'h0); (forvar22 < (3'h4)); forvar22 = (forvar22 + (1'h1)))
            begin
              reg23 = ((~^$signed({$unsigned(reg9),
                  (^~reg14)})) <<< $signed(wire1[(2'h2):(1'h1)]));
              reg24 <= $unsigned({(-$signed($unsigned(reg14)))});
              reg25 <= {wire2[(4'hb):(3'h6)],
                  ($signed("O3UL8SddYVRGqxDIYJJH") ? wire1 : "")};
            end
          if ($signed("N3isTHT"))
            begin
              reg26 <= "6";
            end
          else
            begin
              reg26 <= $unsigned("hecYYA");
              reg27 <= (wire18[(2'h3):(1'h1)] ~^ $unsigned(reg13));
              reg28 <= ((~|$unsigned(($signed(reg26) ?
                  (reg21 ? reg16 : reg26) : ""))) <= $signed({{(|reg16),
                      wire20[(4'h8):(3'h4)]},
                  $unsigned(reg26)}));
              reg29 <= "tQg31kEG";
              reg30 <= ((~^reg13[(5'h11):(4'hf)]) ?
                  $signed({reg16[(1'h1):(1'h0)],
                      "vYot1p4zFxtBUWDRzFM"}) : (wire0[(4'h8):(3'h5)] <= ($unsigned("FQUDllaMAo") >= (((8'ha4) || reg15) ?
                      $unsigned(wire20) : "4cw01U5HhdNvz7p"))));
            end
          if (({("vNsLDpTxBXH3Hw" ?
                  $signed((reg16 | wire0)) : (^reg16[(1'h0):(1'h0)]))} >> $unsigned(wire3[(3'h4):(2'h2)])))
            begin
              reg31 <= {reg26[(5'h12):(2'h2)], {wire3[(1'h0):(1'h0)]}};
              reg32 = reg16[(1'h1):(1'h1)];
              reg33 <= (8'hb6);
              reg34 = $unsigned({$signed((reg11 + (reg15 ?
                      forvar22 : wire18)))});
            end
          else
            begin
              reg31 <= ($unsigned((wire2[(3'h5):(1'h1)] ~^ wire3)) ^~ wire4[(3'h5):(2'h3)]);
              reg33 <= ($signed((wire1[(2'h2):(1'h1)] ?
                      $unsigned("G8p9Q8LM2tfQiJicL") : (wire7 ?
                          "u0xJTApks" : (~&(8'hae))))) ?
                  wire6 : $signed($unsigned((&wire5))));
              reg35 <= $unsigned(reg21);
              reg36 = ($signed((((8'hbb) ?
                  $signed(reg24) : ((8'hbd) ?
                      reg23 : wire18)) == $unsigned(wire6))) >> $signed((wire4[(3'h5):(1'h1)] ?
                  (~|$unsigned(reg35)) : (((8'ha3) * reg30) ?
                      (8'hb8) : reg24[(3'h4):(2'h2)]))));
            end
          reg37 <= (^{wire3[(4'h9):(4'h8)],
              ($unsigned((~|wire20)) ? $signed(reg36) : reg27[(1'h0):(1'h0)])});
        end
      else
        begin
          if ("9K17RNN9hHUWH")
            begin
              reg22 = $unsigned("xSwOkJZEB");
              reg24 <= reg11;
              reg25 <= ((wire20 * (8'haf)) || (reg21 && ($unsigned({(8'h9c)}) * {(wire4 ?
                      (7'h44) : reg27),
                  (^~reg30)})));
              reg26 <= $signed("R1vIwgLv7POZXSB4KENW");
            end
          else
            begin
              reg22 = "5kTtz7yxsMzMTF31";
              reg24 <= ((8'ha3) ?
                  (^~wire2) : {$signed(($unsigned(reg14) + (reg32 + wire3))),
                      $unsigned(wire6)});
              reg25 <= $signed(wire3[(4'ha):(3'h6)]);
              reg26 <= wire18;
            end
        end
    end
  assign wire38 = {("4kPxBfqDl47fGQ" + ($signed((|reg37)) ?
                          reg13[(4'ha):(2'h2)] : reg14[(3'h6):(2'h2)]))};
  assign wire39 = ($signed(((8'ha8) ~^ "h5VUJox7tf176G")) == (~^$unsigned($unsigned(wire20))));
  assign wire40 = ($signed($unsigned((wire2 <<< $signed(reg14)))) - reg16[(2'h2):(1'h0)]);
  assign wire41 = (~|(($signed({reg27}) <<< $signed((^~wire39))) || $unsigned(wire38[(3'h6):(2'h2)])));
  assign wire42 = ($unsigned($unsigned(($unsigned(reg11) ?
                          {reg11} : (^~wire38)))) ?
                      $signed(reg37) : ({"LsWP45y2E0zah9"} ?
                          reg29[(2'h3):(2'h3)] : reg16[(2'h3):(1'h1)]));
endmodule