Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 20 16:50:16 2018
| Host         : DESKTOP-D62POV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PulseGen_timing_summary_routed.rpt -rpx PulseGen_timing_summary_routed.rpx -warn_on_violation
| Design       : PulseGen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: a/slowClk_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: clockdiv1/slowClk3_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clockdiv16ms/slowClk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.076        0.000                      0                  216        0.245        0.000                      0                  216        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.076        0.000                      0                  216        0.245        0.000                      0                  216        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.313ns (43.354%)  route 3.022ns (56.646%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.919    10.492    FB/clear
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.513    14.854    FB/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDRE (Setup_fdre_C_R)       -0.524    14.569    FB/counter_2Hz_reg[24]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.313ns (43.354%)  route 3.022ns (56.646%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.919    10.492    FB/clear
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.513    14.854    FB/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDRE (Setup_fdre_C_R)       -0.524    14.569    FB/counter_2Hz_reg[25]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.313ns (43.354%)  route 3.022ns (56.646%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.919    10.492    FB/clear
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.513    14.854    FB/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDRE (Setup_fdre_C_R)       -0.524    14.569    FB/counter_2Hz_reg[26]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.313ns (43.354%)  route 3.022ns (56.646%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.919    10.492    FB/clear
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.513    14.854    FB/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  FB/counter_2Hz_reg[27]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDRE (Setup_fdre_C_R)       -0.524    14.569    FB/counter_2Hz_reg[27]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.313ns (43.211%)  route 3.040ns (56.789%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.936    10.510    FB/clear
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.517    14.858    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDRE (Setup_fdre_C_R)       -0.524    14.598    FB/counter_2Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.313ns (43.211%)  route 3.040ns (56.789%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.936    10.510    FB/clear
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.517    14.858    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[1]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDRE (Setup_fdre_C_R)       -0.524    14.598    FB/counter_2Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.313ns (43.211%)  route 3.040ns (56.789%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.936    10.510    FB/clear
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.517    14.858    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[2]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDRE (Setup_fdre_C_R)       -0.524    14.598    FB/counter_2Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 FB/counter_2Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/counter_2Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.313ns (43.211%)  route 3.040ns (56.789%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.636     5.157    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  FB/counter_2Hz_reg[0]/Q
                         net (fo=3, routed)           0.643     6.319    FB/counter_2Hz_reg[0]
    SLICE_X61Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.899 r  FB/counter_2Hz_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.899    FB/counter_2Hz_reg[0]_i_14_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  FB/counter_2Hz_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.013    FB/counter_2Hz_reg[0]_i_15_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  FB/counter_2Hz_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.127    FB/counter_2Hz_reg[0]_i_13_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  FB/counter_2Hz_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.241    FB/counter_2Hz_reg[0]_i_12_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  FB/counter_2Hz_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.355    FB/counter_2Hz_reg[0]_i_9_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  FB/counter_2Hz_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.469    FB/counter_2Hz_reg[0]_i_10_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.691 f  FB/counter_2Hz_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.824     8.515    FB/counter_2Hz_reg[0]_i_11_n_7
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.299     8.814 r  FB/counter_2Hz[0]_i_4/O
                         net (fo=1, routed)           0.636     9.450    FB/counter_2Hz[0]_i_4_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.574 r  FB/counter_2Hz[0]_i_1/O
                         net (fo=30, routed)          0.936    10.510    FB/clear
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.517    14.858    FB/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  FB/counter_2Hz_reg[3]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDRE (Setup_fdre_C_R)       -0.524    14.598    FB/counter_2Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 a/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.705ns (31.643%)  route 3.683ns (68.357%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.638     5.159    a/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  a/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  a/counter_reg[11]/Q
                         net (fo=2, routed)           1.111     6.726    a/counter_reg[11]
    SLICE_X60Y2          LUT6 (Prop_lut6_I2_O)        0.124     6.850 r  a/counter0_carry_i_5/O
                         net (fo=1, routed)           0.628     7.478    a/counter0_carry_i_5_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.602 r  a/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.602    a/counter0_carry_i_1_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  a/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.003    a/counter0_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  a/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.117    a/counter0_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.274 r  a/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.828     9.102    a/counter0_carry__1_n_2
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.329     9.431 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.116    10.548    a/counter[0]_i_1_n_0
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.519    14.860    a/clk_IBUF_BUFG
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDRE (Setup_fdre_C_R)       -0.429    14.670    a/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 a/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.705ns (31.643%)  route 3.683ns (68.357%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.638     5.159    a/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  a/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  a/counter_reg[11]/Q
                         net (fo=2, routed)           1.111     6.726    a/counter_reg[11]
    SLICE_X60Y2          LUT6 (Prop_lut6_I2_O)        0.124     6.850 r  a/counter0_carry_i_5/O
                         net (fo=1, routed)           0.628     7.478    a/counter0_carry_i_5_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.602 r  a/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.602    a/counter0_carry_i_1_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.003 r  a/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.003    a/counter0_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  a/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.117    a/counter0_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.274 r  a/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.828     9.102    a/counter0_carry__1_n_2
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.329     9.431 r  a/counter[0]_i_1/O
                         net (fo=28, routed)          1.116    10.548    a/counter[0]_i_1_n_0
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.519    14.860    a/clk_IBUF_BUFG
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y0          FDRE (Setup_fdre_C_R)       -0.429    14.670    a/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FB/display_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FB/d4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.079%)  route 0.171ns (42.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.591     1.474    FB/clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  FB/display_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  FB/display_mode_reg[1]/Q
                         net (fo=29, routed)          0.171     1.773    FB/display_mode[1]
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.099     1.872 r  FB/d4[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    FB/d4[3]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  FB/d4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.857     1.984    FB/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  FB/d4_reg[3]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.121     1.627    FB/d4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.477    a/clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  a/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.735    a/counter_reg[15]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  a/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    a/counter_reg[12]_i_1_n_4
    SLICE_X59Y3          FDRE                                         r  a/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     1.991    a/clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  a/counter_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.105     1.582    a/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 a/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.478    a/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  a/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  a/counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.737    a/counter_reg[11]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  a/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    a/counter_reg[8]_i_1_n_4
    SLICE_X59Y2          FDRE                                         r  a/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     1.992    a/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  a/counter_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.105     1.583    a/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 a/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.335%)  route 0.116ns (31.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.478    a/clk_IBUF_BUFG
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  a/counter_reg[1]/Q
                         net (fo=2, routed)           0.116     1.735    a/counter_reg[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.845 r  a/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.845    a/counter_reg[0]_i_2_n_6
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     1.992    a/clk_IBUF_BUFG
    SLICE_X59Y0          FDRE                                         r  a/counter_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y0          FDRE (Hold_fdre_C_D)         0.105     1.583    a/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv1/slowClk3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv1/slowClk3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.562     1.445    clockdiv1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clockdiv1/slowClk3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clockdiv1/slowClk3_reg/Q
                         net (fo=2, routed)           0.175     1.784    clockdiv1/clk_1s
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  clockdiv1/slowClk3_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    clockdiv1/slowClk3_i_1__0_n_0
    SLICE_X34Y43         FDRE                                         r  clockdiv1/slowClk3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.958    clockdiv1/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clockdiv1/slowClk3_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.120     1.565    clockdiv1/slowClk3_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.477    a/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  a/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  a/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.738    a/counter_reg[19]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  a/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    a/counter_reg[16]_i_1_n_4
    SLICE_X59Y4          FDRE                                         r  a/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     1.991    a/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  a/counter_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.105     1.582    a/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.478    a/clk_IBUF_BUFG
    SLICE_X59Y1          FDRE                                         r  a/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  a/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.739    a/counter_reg[7]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  a/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    a/counter_reg[4]_i_1_n_4
    SLICE_X59Y1          FDRE                                         r  a/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     1.992    a/clk_IBUF_BUFG
    SLICE_X59Y1          FDRE                                         r  a/counter_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y1          FDRE (Hold_fdre_C_D)         0.105     1.583    a/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.477    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  clockdiv16ms/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clockdiv16ms/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.738    clockdiv16ms/counter_reg_n_0_[12]
    SLICE_X65Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clockdiv16ms/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.846    clockdiv16ms/counter0_carry__1_n_4
    SLICE_X65Y8          FDRE                                         r  clockdiv16ms/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     1.992    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  clockdiv16ms/counter_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDRE (Hold_fdre_C_D)         0.105     1.582    clockdiv16ms/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.477    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clockdiv16ms/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clockdiv16ms/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.738    clockdiv16ms/counter_reg_n_0_[16]
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clockdiv16ms/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.846    clockdiv16ms/counter0_carry__2_n_4
    SLICE_X65Y9          FDRE                                         r  clockdiv16ms/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     1.992    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clockdiv16ms/counter_reg[16]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    clockdiv16ms/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockdiv16ms/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdiv16ms/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.476    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clockdiv16ms/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clockdiv16ms/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.737    clockdiv16ms/counter_reg_n_0_[20]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clockdiv16ms/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.845    clockdiv16ms/counter0_carry__3_n_4
    SLICE_X65Y10         FDRE                                         r  clockdiv16ms/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.864     1.991    clockdiv16ms/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clockdiv16ms/counter_reg[20]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    clockdiv16ms/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   FB/counter_2Hz_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   FB/counter_2Hz_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   FB/counter_2Hz_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y8    FB/counter_2Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   FB/counter_2Hz_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   FB/counter_2Hz_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   FB/counter_2Hz_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   FB/counter_2Hz_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   FB/counter_2Hz_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clockdiv1/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clockdiv1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clockdiv1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clockdiv1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clockdiv1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clockdiv1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clockdiv1/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clockdiv1/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clockdiv1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clockdiv1/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   FB/display_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   FB/display_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   FB/display_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y0    a/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    a/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    a/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    a/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y0    a/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y0    a/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y1    a/counter_reg[4]/C



