-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
-- Date        : Wed May 25 14:32:02 2022
-- Host        : janux-03 running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_ii_level0_wire_0_sim_netlist.vhdl
-- Design      : ulp_ii_level0_wire_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku15p-ffva1156-2LV-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(24 downto 0) <= s_axi_araddr(24 downto 0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(24 downto 0) <= s_axi_awaddr(24 downto 0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(24 downto 0) <= \^s_axi_araddr\(24 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(24 downto 0) <= \^s_axi_awaddr\(24 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 512;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 512;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 515;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 514;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 519;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 512;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 519;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 512;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 577;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 576;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 577;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 512;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 64;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 577;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(3 downto 0) <= m_axi_bid(3 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(511 downto 0) <= m_axi_rdata(511 downto 0);
  \^m_axi_rid\(3 downto 0) <= m_axi_rid(3 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(38 downto 0) <= s_axi_araddr(38 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(3 downto 0) <= s_axi_arid(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(38 downto 0) <= s_axi_awaddr(38 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(3 downto 0) <= s_axi_awid(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(511 downto 0) <= s_axi_wdata(511 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(63 downto 0) <= s_axi_wstrb(63 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(38 downto 0) <= \^s_axi_araddr\(38 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(3 downto 0) <= \^s_axi_arid\(3 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(38 downto 0) <= \^s_axi_awaddr\(38 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(3 downto 0) <= \^s_axi_awid\(3 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(511 downto 0) <= \^s_axi_wdata\(511 downto 0);
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(63 downto 0) <= \^s_axi_wstrb\(63 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(3 downto 0) <= \^m_axi_bid\(3 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(511 downto 0) <= \^m_axi_rdata\(511 downto 0);
  s_axi_rid(3 downto 0) <= \^m_axi_rid\(3 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 512;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 512;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 515;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 514;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 519;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 512;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 519;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 512;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 577;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 576;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 577;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 512;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 64;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 577;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(3 downto 0) <= m_axi_bid(3 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(511 downto 0) <= m_axi_rdata(511 downto 0);
  \^m_axi_rid\(3 downto 0) <= m_axi_rid(3 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(38 downto 0) <= s_axi_araddr(38 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(3 downto 0) <= s_axi_arid(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(38 downto 0) <= s_axi_awaddr(38 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(3 downto 0) <= s_axi_awid(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(511 downto 0) <= s_axi_wdata(511 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(63 downto 0) <= s_axi_wstrb(63 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(38 downto 0) <= \^s_axi_araddr\(38 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(3 downto 0) <= \^s_axi_arid\(3 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(38 downto 0) <= \^s_axi_awaddr\(38 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(3 downto 0) <= \^s_axi_awid\(3 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(511 downto 0) <= \^s_axi_wdata\(511 downto 0);
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(63 downto 0) <= \^s_axi_wstrb\(63 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(3 downto 0) <= \^m_axi_bid\(3 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(511 downto 0) <= \^m_axi_rdata\(511 downto 0);
  s_axi_rid(3 downto 0) <= \^m_axi_rid\(3 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 40;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 40;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 46;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 48;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 61;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 52;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 60;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 71;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 40;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 63;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 67;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 43;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 71;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 40;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 46;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 48;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 61;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 52;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 60;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 71;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 40;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 63;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 67;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 43;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 71;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 4;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 64;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 67;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 66;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 69;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 64;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 69;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 64;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 73;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 72;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 73;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 64;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 8;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 73;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(1 downto 0) <= m_axi_bid(1 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(63 downto 0) <= m_axi_rdata(63 downto 0);
  \^m_axi_rid\(1 downto 0) <= m_axi_rid(1 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(39 downto 0) <= s_axi_araddr(39 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(1 downto 0) <= s_axi_arid(1 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(39 downto 0) <= s_axi_awaddr(39 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(1 downto 0) <= s_axi_awid(1 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(63 downto 0) <= s_axi_wdata(63 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(7 downto 0) <= s_axi_wstrb(7 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(39 downto 0) <= \^s_axi_araddr\(39 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(1 downto 0) <= \^s_axi_arid\(1 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(39 downto 0) <= \^s_axi_awaddr\(39 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(1 downto 0) <= \^s_axi_awid\(1 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(63 downto 0) <= \^s_axi_wdata\(63 downto 0);
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(7 downto 0) <= \^s_axi_wstrb\(7 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(1 downto 0) <= \^m_axi_bid\(1 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(63 downto 0) <= \^m_axi_rdata\(63 downto 0);
  s_axi_rid(1 downto 0) <= \^m_axi_rid\(1 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 40;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 40;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 46;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 48;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 61;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 52;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 60;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 71;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 40;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 63;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 67;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 43;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 71;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 40;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 46;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 48;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 61;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 52;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 60;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 71;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 40;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 63;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 67;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 43;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 71;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 4;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 64;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 67;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 66;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 69;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 64;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 69;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 64;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 73;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 72;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 73;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 64;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 8;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 73;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(1 downto 0) <= m_axi_bid(1 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(63 downto 0) <= m_axi_rdata(63 downto 0);
  \^m_axi_rid\(1 downto 0) <= m_axi_rid(1 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(39 downto 0) <= s_axi_araddr(39 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(1 downto 0) <= s_axi_arid(1 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(39 downto 0) <= s_axi_awaddr(39 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(1 downto 0) <= s_axi_awid(1 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(63 downto 0) <= s_axi_wdata(63 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(7 downto 0) <= s_axi_wstrb(7 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(39 downto 0) <= \^s_axi_araddr\(39 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(1 downto 0) <= \^s_axi_arid\(1 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(39 downto 0) <= \^s_axi_awaddr\(39 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(1 downto 0) <= \^s_axi_awid\(1 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(63 downto 0) <= \^s_axi_wdata\(63 downto 0);
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(7 downto 0) <= \^s_axi_wstrb\(7 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(1 downto 0) <= \^m_axi_bid\(1 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(63 downto 0) <= \^m_axi_rdata\(63 downto 0);
  s_axi_rid(1 downto 0) <= \^m_axi_rid\(1 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 38;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 40;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 53;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 44;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 52;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 62;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 54;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 58;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 35;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 62;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 38;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 40;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 53;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 44;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 52;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 62;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 54;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 58;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 35;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 62;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 3;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 35;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 36;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 36;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 37;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 37;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 37;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(31 downto 0) <= s_axi_araddr(31 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(31 downto 0) <= s_axi_awaddr(31 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(31 downto 0) <= \^s_axi_araddr\(31 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(31 downto 0) <= \^s_axi_awaddr\(31 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 38;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 40;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 53;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 44;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 52;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 62;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 54;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 58;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 35;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 62;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 38;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 40;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 53;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 44;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 52;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 62;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 54;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 58;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 35;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 62;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 3;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 35;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 36;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 36;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 37;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 37;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 37;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(31 downto 0) <= m_axi_rdata(31 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(31 downto 0) <= s_axi_araddr(31 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(31 downto 0) <= s_axi_awaddr(31 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(31 downto 0) <= \^s_axi_araddr\(31 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(31 downto 0) <= \^s_axi_awaddr\(31 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(31 downto 0) <= \^m_axi_rdata\(31 downto 0);
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 128;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 128;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 131;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 130;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 135;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 128;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 135;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 128;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 145;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 144;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 145;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 128;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 16;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 145;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(3 downto 0) <= m_axi_bid(3 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(127 downto 0) <= m_axi_rdata(127 downto 0);
  \^m_axi_rid\(3 downto 0) <= m_axi_rid(3 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(38 downto 0) <= s_axi_araddr(38 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(3 downto 0) <= s_axi_arid(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(38 downto 0) <= s_axi_awaddr(38 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(3 downto 0) <= s_axi_awid(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(127 downto 0) <= s_axi_wdata(127 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(15 downto 0) <= s_axi_wstrb(15 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(38 downto 0) <= \^s_axi_araddr\(38 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(3 downto 0) <= \^s_axi_arid\(3 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(38 downto 0) <= \^s_axi_awaddr\(38 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(3 downto 0) <= \^s_axi_awid\(3 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(127 downto 0) <= \^s_axi_wdata\(127 downto 0);
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(15 downto 0) <= \^s_axi_wstrb\(15 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(3 downto 0) <= \^m_axi_bid\(3 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(127 downto 0) <= \^m_axi_rdata\(127 downto 0);
  s_axi_rid(3 downto 0) <= \^m_axi_rid\(3 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ is
  port (
    aclk : in STD_LOGIC;
    aclk2x : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 128;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 128;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 131;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 130;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 135;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 128;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 135;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 128;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 145;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 144;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 145;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 128;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 16;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 145;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is "axi_register_slice_v2_1_25_axi_register_slice";
  attribute P_FORWARD : integer;
  attribute P_FORWARD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arready\ : STD_LOGIC;
  signal \^m_axi_awready\ : STD_LOGIC;
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_rlast\ : STD_LOGIC;
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_rvalid\ : STD_LOGIC;
  signal \^m_axi_wready\ : STD_LOGIC;
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_arlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_arvalid\ : STD_LOGIC;
  signal \^s_axi_awaddr\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \^s_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_awcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awid\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_awlen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  signal \^s_axi_rready\ : STD_LOGIC;
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^s_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_wvalid\ : STD_LOGIC;
begin
  \^m_axi_arready\ <= m_axi_arready;
  \^m_axi_awready\ <= m_axi_awready;
  \^m_axi_bid\(3 downto 0) <= m_axi_bid(3 downto 0);
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^m_axi_rdata\(127 downto 0) <= m_axi_rdata(127 downto 0);
  \^m_axi_rid\(3 downto 0) <= m_axi_rid(3 downto 0);
  \^m_axi_rlast\ <= m_axi_rlast;
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_rvalid\ <= m_axi_rvalid;
  \^m_axi_wready\ <= m_axi_wready;
  \^s_axi_araddr\(38 downto 0) <= s_axi_araddr(38 downto 0);
  \^s_axi_arburst\(1 downto 0) <= s_axi_arburst(1 downto 0);
  \^s_axi_arcache\(3 downto 0) <= s_axi_arcache(3 downto 0);
  \^s_axi_arid\(3 downto 0) <= s_axi_arid(3 downto 0);
  \^s_axi_arlen\(7 downto 0) <= s_axi_arlen(7 downto 0);
  \^s_axi_arlock\(0) <= s_axi_arlock(0);
  \^s_axi_arprot\(2 downto 0) <= s_axi_arprot(2 downto 0);
  \^s_axi_arvalid\ <= s_axi_arvalid;
  \^s_axi_awaddr\(38 downto 0) <= s_axi_awaddr(38 downto 0);
  \^s_axi_awburst\(1 downto 0) <= s_axi_awburst(1 downto 0);
  \^s_axi_awcache\(3 downto 0) <= s_axi_awcache(3 downto 0);
  \^s_axi_awid\(3 downto 0) <= s_axi_awid(3 downto 0);
  \^s_axi_awlen\(7 downto 0) <= s_axi_awlen(7 downto 0);
  \^s_axi_awlock\(0) <= s_axi_awlock(0);
  \^s_axi_awprot\(2 downto 0) <= s_axi_awprot(2 downto 0);
  \^s_axi_awvalid\ <= s_axi_awvalid;
  \^s_axi_bready\ <= s_axi_bready;
  \^s_axi_rready\ <= s_axi_rready;
  \^s_axi_wdata\(127 downto 0) <= s_axi_wdata(127 downto 0);
  \^s_axi_wlast\ <= s_axi_wlast;
  \^s_axi_wstrb\(15 downto 0) <= s_axi_wstrb(15 downto 0);
  \^s_axi_wvalid\ <= s_axi_wvalid;
  m_axi_araddr(38 downto 0) <= \^s_axi_araddr\(38 downto 0);
  m_axi_arburst(1 downto 0) <= \^s_axi_arburst\(1 downto 0);
  m_axi_arcache(3 downto 0) <= \^s_axi_arcache\(3 downto 0);
  m_axi_arid(3 downto 0) <= \^s_axi_arid\(3 downto 0);
  m_axi_arlen(7 downto 0) <= \^s_axi_arlen\(7 downto 0);
  m_axi_arlock(0) <= \^s_axi_arlock\(0);
  m_axi_arprot(2 downto 0) <= \^s_axi_arprot\(2 downto 0);
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \^s_axi_arvalid\;
  m_axi_awaddr(38 downto 0) <= \^s_axi_awaddr\(38 downto 0);
  m_axi_awburst(1 downto 0) <= \^s_axi_awburst\(1 downto 0);
  m_axi_awcache(3 downto 0) <= \^s_axi_awcache\(3 downto 0);
  m_axi_awid(3 downto 0) <= \^s_axi_awid\(3 downto 0);
  m_axi_awlen(7 downto 0) <= \^s_axi_awlen\(7 downto 0);
  m_axi_awlock(0) <= \^s_axi_awlock\(0);
  m_axi_awprot(2 downto 0) <= \^s_axi_awprot\(2 downto 0);
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \^s_axi_awvalid\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \^s_axi_rready\;
  m_axi_wdata(127 downto 0) <= \^s_axi_wdata\(127 downto 0);
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \^s_axi_wlast\;
  m_axi_wstrb(15 downto 0) <= \^s_axi_wstrb\(15 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \^s_axi_wvalid\;
  s_axi_arready <= \^m_axi_arready\;
  s_axi_awready <= \^m_axi_awready\;
  s_axi_bid(3 downto 0) <= \^m_axi_bid\(3 downto 0);
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(127 downto 0) <= \^m_axi_rdata\(127 downto 0);
  s_axi_rid(3 downto 0) <= \^m_axi_rid\(3 downto 0);
  s_axi_rlast <= \^m_axi_rlast\;
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \^m_axi_rvalid\;
  s_axi_wready <= \^m_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0 : entity is "bd_5941_ip_aclk_ctrl_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0 : entity is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0 is
  signal \^clk_in\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_in : signal is "xilinx.com:signal:clock:1.0 CLOCK_IN CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_in : signal is "XIL_INTERFACENAME CLOCK_IN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out : signal is "xilinx.com:signal:clock:1.0 CLOCK_OUT CLK";
  attribute X_INTERFACE_PARAMETER of clk_out : signal is "XIL_INTERFACENAME CLOCK_OUT, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
begin
  \^clk_in\ <= clk_in;
  clk_out <= \^clk_in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0 : entity is "bd_5941_ip_aclk_kernel2_ref_clk_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0 : entity is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0 is
  signal \^clk_in\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_in : signal is "xilinx.com:signal:clock:1.0 CLOCK_IN CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_in : signal is "XIL_INTERFACENAME CLOCK_IN, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel2_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out : signal is "xilinx.com:signal:clock:1.0 CLOCK_OUT CLK";
  attribute X_INTERFACE_PARAMETER of clk_out : signal is "XIL_INTERFACENAME CLOCK_OUT, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel2_ref_clk_00, INSERT_VIP 0";
begin
  \^clk_in\ <= clk_in;
  clk_out <= \^clk_in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0 : entity is "bd_5941_ip_aclk_kernel_ref_clk_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0 : entity is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0 is
  signal \^clk_in\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_in : signal is "xilinx.com:signal:clock:1.0 CLOCK_IN CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_in : signal is "XIL_INTERFACENAME CLOCK_IN, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out : signal is "xilinx.com:signal:clock:1.0 CLOCK_OUT CLK";
  attribute X_INTERFACE_PARAMETER of clk_out : signal is "XIL_INTERFACENAME CLOCK_OUT, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0";
begin
  \^clk_in\ <= clk_in;
  clk_out <= \^clk_in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0 is
  port (
    clk_in : in STD_LOGIC;
    clk_out : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0 : entity is "bd_5941_ip_aclk_pcie_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0 : entity is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0 is
  signal \^clk_in\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_in : signal is "xilinx.com:signal:clock:1.0 CLOCK_IN CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_in : signal is "XIL_INTERFACENAME CLOCK_IN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out : signal is "xilinx.com:signal:clock:1.0 CLOCK_OUT CLK";
  attribute X_INTERFACE_PARAMETER of clk_out : signal is "XIL_INTERFACENAME CLOCK_OUT, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
begin
  \^clk_in\ <= clk_in;
  clk_out <= \^clk_in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0 : entity is "bd_5941_ip_aresetn_ctrl_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0 : entity is "bd_5941_ip_aresetn_kernel_ref_clk_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0 : entity is "bd_5941_ip_aresetn_pcie_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0 : entity is "bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0 : entity is "bd_5941_ip_data_dna_from_ulp_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(2 downto 0) <= d(2 downto 0);
  q(2 downto 0) <= \^d\(2 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0 : entity is "bd_5941_ip_data_dout_dna_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0 : entity is "bd_5941_ip_data_memory_calib_complete_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(0) <= d(0);
  q(0) <= \^d\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0 : entity is "bd_5941_ip_data_perstn_out_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(2 downto 0) <= d(2 downto 0);
  q(2 downto 0) <= \^d\(2 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0 : entity is "bd_5941_ip_data_slice_pr_reset_to_ulp_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(1 downto 0) <= d(1 downto 0);
  q(1 downto 0) <= \^d\(1 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0 is
  port (
    d : in STD_LOGIC_VECTOR ( 127 downto 0 );
    q : out STD_LOGIC_VECTOR ( 127 downto 0 );
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0 : entity is "bd_5941_ip_irq_cu_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0 : entity is "pipeline_reg_v1_0_0,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 CLOCK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME CLOCK, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^d\(127 downto 0) <= d(127 downto 0);
  q(127 downto 0) <= \^d\(127 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0 : entity is "bd_5941_m_ip_axi_ctrl_user_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0 : entity is "bd_5941_m_ip_axi_ctrl_user_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__2\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0 : entity is "bd_5941_m_ip_axi_ctrl_user_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__3\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0 : entity is "bd_5941_m_ip_axi_data_h2c_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 512;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 512;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 515;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 514;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 519;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 512;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 519;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 512;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 577;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 576;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 577;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 512;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 64;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 577;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0__1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => m_axi_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => m_axi_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(38 downto 0) => m_axi_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => m_axi_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(3 downto 0) => m_axi_bid(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(511 downto 0) => m_axi_rdata(511 downto 0),
      m_axi_rid(3 downto 0) => m_axi_rid(3 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(38 downto 0) => s_axi_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"110",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(38 downto 0) => s_axi_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"110",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0 : entity is "bd_5941_m_ip_axi_data_h2c_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 40;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 2;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 40;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 46;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 48;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 61;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 2;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 52;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 60;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 71;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 40;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 63;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 67;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 43;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 71;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 40;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 46;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 48;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 61;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 2;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 52;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 60;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 71;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 40;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 63;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 67;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 43;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 71;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 2;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 4;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 4;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 64;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 67;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 2;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 66;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 69;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 64;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 69;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 64;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 73;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 72;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 73;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 64;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 8;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 73;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1__1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(39 downto 0) => m_axi_araddr(39 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(1 downto 0) => m_axi_arid(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(39 downto 0) => m_axi_awaddr(39 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(1 downto 0) => m_axi_awid(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(1 downto 0) => m_axi_bid(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rid(1 downto 0) => m_axi_rid(1 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wid(1 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(1 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(39 downto 0) => s_axi_araddr(39 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(1 downto 0) => s_axi_arid(1 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"011",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(39 downto 0) => s_axi_awaddr(39 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(1 downto 0) => s_axi_awid(1 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"011",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(1 downto 0) => s_axi_bid(1 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(1 downto 0) => s_axi_rid(1 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(63 downto 0) => s_axi_wdata(63 downto 0),
      s_axi_wid(1 downto 0) => B"00",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(7 downto 0) => s_axi_wstrb(7 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0 : entity is "bd_5941_m_ip_axi_data_h2c_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0 is
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 32;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 38;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 40;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 53;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 1;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 44;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 52;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 62;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 32;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 54;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 58;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 35;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 62;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 32;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 38;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 40;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 53;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 1;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 44;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 52;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 62;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 32;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 54;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 58;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 35;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 62;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 1;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 3;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 3;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 35;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 1;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 36;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 37;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 37;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 37;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2__1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0 : entity is "bd_5941_m_ip_axi_data_h2c_03_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 128;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 128;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 131;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 130;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 135;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 128;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 135;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 128;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 145;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 144;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 145;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 128;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 16;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 145;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3__1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => m_axi_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => m_axi_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(38 downto 0) => m_axi_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => m_axi_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(3 downto 0) => m_axi_bid(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(3 downto 0) => m_axi_rid(3 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(38 downto 0) => s_axi_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"100",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(38 downto 0) => s_axi_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"100",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0 : entity is "bd_5941_s_ip_axi_ctrl_user_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__4\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0 : entity is "bd_5941_s_ip_axi_ctrl_user_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__5\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0 : entity is "bd_5941_s_ip_axi_ctrl_user_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0 is
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 25;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 25;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 28;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 0;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 28;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 28;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 0;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 28;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 0;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 28;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 25;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 28;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 0;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 28;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 0;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 28;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 28;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 25;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 28;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 0;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 28;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 0;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 28;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 0;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 28;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 0;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 28;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 0;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 28;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 25;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 28;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 0;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 28;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 0;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 28;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 0;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 28;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 0;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 2;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 2;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 34;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 0;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 0;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 34;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 34;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 36;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 0;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 36;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => m_axi_araddr(24 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(24 downto 0) => m_axi_awaddr(24 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_inst_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(24 downto 0) => s_axi_araddr(24 downto 0),
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(24 downto 0) => s_axi_awaddr(24 downto 0),
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0 : entity is "bd_5941_s_ip_axi_data_h2c_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 512;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 512;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 515;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 514;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 519;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 512;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 519;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 512;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 577;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 576;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 577;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 512;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 64;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 577;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized0\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => m_axi_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => m_axi_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(38 downto 0) => m_axi_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => m_axi_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(3 downto 0) => m_axi_bid(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(511 downto 0) => m_axi_rdata(511 downto 0),
      m_axi_rid(3 downto 0) => m_axi_rid(3 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(38 downto 0) => s_axi_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"110",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(38 downto 0) => s_axi_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"110",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(511 downto 0) => s_axi_rdata(511 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(511 downto 0) => s_axi_wdata(511 downto 0),
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(63 downto 0) => s_axi_wstrb(63 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0 : entity is "bd_5941_s_ip_axi_data_h2c_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 40;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 2;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 40;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 46;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 48;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 61;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 2;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 52;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 60;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 71;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 40;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 63;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 67;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 43;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 71;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 40;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 46;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 48;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 61;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 2;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 52;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 60;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 71;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 40;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 63;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 67;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 43;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 71;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 2;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 4;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 4;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 64;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 67;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 2;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 66;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 69;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 64;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 69;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 64;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 73;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 72;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 73;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 64;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 8;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 73;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized1\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(39 downto 0) => m_axi_araddr(39 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(1 downto 0) => m_axi_arid(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(39 downto 0) => m_axi_awaddr(39 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(1 downto 0) => m_axi_awid(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(1 downto 0) => m_axi_bid(1 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rid(1 downto 0) => m_axi_rid(1 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wid(1 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(1 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(39 downto 0) => s_axi_araddr(39 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(1 downto 0) => s_axi_arid(1 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"011",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(39 downto 0) => s_axi_awaddr(39 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(1 downto 0) => s_axi_awid(1 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"011",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(1 downto 0) => s_axi_bid(1 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(1 downto 0) => s_axi_rid(1 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(63 downto 0) => s_axi_wdata(63 downto 0),
      s_axi_wid(1 downto 0) => B"00",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(7 downto 0) => s_axi_wstrb(7 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0 : entity is "bd_5941_s_ip_axi_data_h2c_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0 is
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 32;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 38;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 40;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 53;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 1;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 44;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 52;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 62;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 32;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 54;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 58;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 35;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 62;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 32;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 38;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 40;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 53;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 1;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 44;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 52;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 62;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 32;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 54;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 58;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 35;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 62;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 1;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 3;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 3;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 32;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 35;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 1;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 34;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 36;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 32;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 36;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 32;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 37;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 36;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 37;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 32;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 37;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized2\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wid(0) => NLW_inst_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0 : entity is "bd_5941_s_ip_axi_data_h2c_03_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0 : entity is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0 is
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 39;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 128;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 4;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_REGION_SIGNALS of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintexuplus";
  attribute C_NUM_SLR_CROSSINGS : integer;
  attribute C_NUM_SLR_CROSSINGS of inst : label is 0;
  attribute C_PIPELINES_MASTER_AR : integer;
  attribute C_PIPELINES_MASTER_AR of inst : label is 0;
  attribute C_PIPELINES_MASTER_AW : integer;
  attribute C_PIPELINES_MASTER_AW of inst : label is 0;
  attribute C_PIPELINES_MASTER_B : integer;
  attribute C_PIPELINES_MASTER_B of inst : label is 0;
  attribute C_PIPELINES_MASTER_R : integer;
  attribute C_PIPELINES_MASTER_R of inst : label is 0;
  attribute C_PIPELINES_MASTER_W : integer;
  attribute C_PIPELINES_MASTER_W of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AR : integer;
  attribute C_PIPELINES_MIDDLE_AR of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_AW : integer;
  attribute C_PIPELINES_MIDDLE_AW of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_B : integer;
  attribute C_PIPELINES_MIDDLE_B of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_R : integer;
  attribute C_PIPELINES_MIDDLE_R of inst : label is 0;
  attribute C_PIPELINES_MIDDLE_W : integer;
  attribute C_PIPELINES_MIDDLE_W of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AR : integer;
  attribute C_PIPELINES_SLAVE_AR of inst : label is 0;
  attribute C_PIPELINES_SLAVE_AW : integer;
  attribute C_PIPELINES_SLAVE_AW of inst : label is 0;
  attribute C_PIPELINES_SLAVE_B : integer;
  attribute C_PIPELINES_SLAVE_B of inst : label is 0;
  attribute C_PIPELINES_SLAVE_R : integer;
  attribute C_PIPELINES_SLAVE_R of inst : label is 0;
  attribute C_PIPELINES_SLAVE_W : integer;
  attribute C_PIPELINES_SLAVE_W of inst : label is 0;
  attribute C_REG_CONFIG_AR : integer;
  attribute C_REG_CONFIG_AR of inst : label is 0;
  attribute C_REG_CONFIG_AW : integer;
  attribute C_REG_CONFIG_AW of inst : label is 0;
  attribute C_REG_CONFIG_B : integer;
  attribute C_REG_CONFIG_B of inst : label is 0;
  attribute C_REG_CONFIG_R : integer;
  attribute C_REG_CONFIG_R of inst : label is 0;
  attribute C_REG_CONFIG_W : integer;
  attribute C_REG_CONFIG_W of inst : label is 0;
  attribute C_RESERVE_MODE : integer;
  attribute C_RESERVE_MODE of inst : label is 0;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_AXI_ARADDR_INDEX : integer;
  attribute G_AXI_ARADDR_INDEX of inst : label is 0;
  attribute G_AXI_ARADDR_WIDTH : integer;
  attribute G_AXI_ARADDR_WIDTH of inst : label is 39;
  attribute G_AXI_ARBURST_INDEX : integer;
  attribute G_AXI_ARBURST_INDEX of inst : label is 45;
  attribute G_AXI_ARBURST_WIDTH : integer;
  attribute G_AXI_ARBURST_WIDTH of inst : label is 2;
  attribute G_AXI_ARCACHE_INDEX : integer;
  attribute G_AXI_ARCACHE_INDEX of inst : label is 47;
  attribute G_AXI_ARCACHE_WIDTH : integer;
  attribute G_AXI_ARCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_ARID_INDEX : integer;
  attribute G_AXI_ARID_INDEX of inst : label is 60;
  attribute G_AXI_ARID_WIDTH : integer;
  attribute G_AXI_ARID_WIDTH of inst : label is 4;
  attribute G_AXI_ARLEN_INDEX : integer;
  attribute G_AXI_ARLEN_INDEX of inst : label is 51;
  attribute G_AXI_ARLEN_WIDTH : integer;
  attribute G_AXI_ARLEN_WIDTH of inst : label is 8;
  attribute G_AXI_ARLOCK_INDEX : integer;
  attribute G_AXI_ARLOCK_INDEX of inst : label is 59;
  attribute G_AXI_ARLOCK_WIDTH : integer;
  attribute G_AXI_ARLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_ARPAYLOAD_WIDTH : integer;
  attribute G_AXI_ARPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_ARPROT_INDEX : integer;
  attribute G_AXI_ARPROT_INDEX of inst : label is 39;
  attribute G_AXI_ARPROT_WIDTH : integer;
  attribute G_AXI_ARPROT_WIDTH of inst : label is 3;
  attribute G_AXI_ARQOS_INDEX : integer;
  attribute G_AXI_ARQOS_INDEX of inst : label is 64;
  attribute G_AXI_ARQOS_WIDTH : integer;
  attribute G_AXI_ARQOS_WIDTH of inst : label is 4;
  attribute G_AXI_ARREGION_INDEX : integer;
  attribute G_AXI_ARREGION_INDEX of inst : label is 68;
  attribute G_AXI_ARREGION_WIDTH : integer;
  attribute G_AXI_ARREGION_WIDTH of inst : label is 4;
  attribute G_AXI_ARSIZE_INDEX : integer;
  attribute G_AXI_ARSIZE_INDEX of inst : label is 42;
  attribute G_AXI_ARSIZE_WIDTH : integer;
  attribute G_AXI_ARSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_ARUSER_INDEX : integer;
  attribute G_AXI_ARUSER_INDEX of inst : label is 72;
  attribute G_AXI_ARUSER_WIDTH : integer;
  attribute G_AXI_ARUSER_WIDTH of inst : label is 0;
  attribute G_AXI_AWADDR_INDEX : integer;
  attribute G_AXI_AWADDR_INDEX of inst : label is 0;
  attribute G_AXI_AWADDR_WIDTH : integer;
  attribute G_AXI_AWADDR_WIDTH of inst : label is 39;
  attribute G_AXI_AWBURST_INDEX : integer;
  attribute G_AXI_AWBURST_INDEX of inst : label is 45;
  attribute G_AXI_AWBURST_WIDTH : integer;
  attribute G_AXI_AWBURST_WIDTH of inst : label is 2;
  attribute G_AXI_AWCACHE_INDEX : integer;
  attribute G_AXI_AWCACHE_INDEX of inst : label is 47;
  attribute G_AXI_AWCACHE_WIDTH : integer;
  attribute G_AXI_AWCACHE_WIDTH of inst : label is 4;
  attribute G_AXI_AWID_INDEX : integer;
  attribute G_AXI_AWID_INDEX of inst : label is 60;
  attribute G_AXI_AWID_WIDTH : integer;
  attribute G_AXI_AWID_WIDTH of inst : label is 4;
  attribute G_AXI_AWLEN_INDEX : integer;
  attribute G_AXI_AWLEN_INDEX of inst : label is 51;
  attribute G_AXI_AWLEN_WIDTH : integer;
  attribute G_AXI_AWLEN_WIDTH of inst : label is 8;
  attribute G_AXI_AWLOCK_INDEX : integer;
  attribute G_AXI_AWLOCK_INDEX of inst : label is 59;
  attribute G_AXI_AWLOCK_WIDTH : integer;
  attribute G_AXI_AWLOCK_WIDTH of inst : label is 1;
  attribute G_AXI_AWPAYLOAD_WIDTH : integer;
  attribute G_AXI_AWPAYLOAD_WIDTH of inst : label is 72;
  attribute G_AXI_AWPROT_INDEX : integer;
  attribute G_AXI_AWPROT_INDEX of inst : label is 39;
  attribute G_AXI_AWPROT_WIDTH : integer;
  attribute G_AXI_AWPROT_WIDTH of inst : label is 3;
  attribute G_AXI_AWQOS_INDEX : integer;
  attribute G_AXI_AWQOS_INDEX of inst : label is 64;
  attribute G_AXI_AWQOS_WIDTH : integer;
  attribute G_AXI_AWQOS_WIDTH of inst : label is 4;
  attribute G_AXI_AWREGION_INDEX : integer;
  attribute G_AXI_AWREGION_INDEX of inst : label is 68;
  attribute G_AXI_AWREGION_WIDTH : integer;
  attribute G_AXI_AWREGION_WIDTH of inst : label is 4;
  attribute G_AXI_AWSIZE_INDEX : integer;
  attribute G_AXI_AWSIZE_INDEX of inst : label is 42;
  attribute G_AXI_AWSIZE_WIDTH : integer;
  attribute G_AXI_AWSIZE_WIDTH of inst : label is 3;
  attribute G_AXI_AWUSER_INDEX : integer;
  attribute G_AXI_AWUSER_INDEX of inst : label is 72;
  attribute G_AXI_AWUSER_WIDTH : integer;
  attribute G_AXI_AWUSER_WIDTH of inst : label is 0;
  attribute G_AXI_BID_INDEX : integer;
  attribute G_AXI_BID_INDEX of inst : label is 2;
  attribute G_AXI_BID_WIDTH : integer;
  attribute G_AXI_BID_WIDTH of inst : label is 4;
  attribute G_AXI_BPAYLOAD_WIDTH : integer;
  attribute G_AXI_BPAYLOAD_WIDTH of inst : label is 6;
  attribute G_AXI_BRESP_INDEX : integer;
  attribute G_AXI_BRESP_INDEX of inst : label is 0;
  attribute G_AXI_BRESP_WIDTH : integer;
  attribute G_AXI_BRESP_WIDTH of inst : label is 2;
  attribute G_AXI_BUSER_INDEX : integer;
  attribute G_AXI_BUSER_INDEX of inst : label is 6;
  attribute G_AXI_BUSER_WIDTH : integer;
  attribute G_AXI_BUSER_WIDTH of inst : label is 0;
  attribute G_AXI_RDATA_INDEX : integer;
  attribute G_AXI_RDATA_INDEX of inst : label is 0;
  attribute G_AXI_RDATA_WIDTH : integer;
  attribute G_AXI_RDATA_WIDTH of inst : label is 128;
  attribute G_AXI_RID_INDEX : integer;
  attribute G_AXI_RID_INDEX of inst : label is 131;
  attribute G_AXI_RID_WIDTH : integer;
  attribute G_AXI_RID_WIDTH of inst : label is 4;
  attribute G_AXI_RLAST_INDEX : integer;
  attribute G_AXI_RLAST_INDEX of inst : label is 130;
  attribute G_AXI_RLAST_WIDTH : integer;
  attribute G_AXI_RLAST_WIDTH of inst : label is 1;
  attribute G_AXI_RPAYLOAD_WIDTH : integer;
  attribute G_AXI_RPAYLOAD_WIDTH of inst : label is 135;
  attribute G_AXI_RRESP_INDEX : integer;
  attribute G_AXI_RRESP_INDEX of inst : label is 128;
  attribute G_AXI_RRESP_WIDTH : integer;
  attribute G_AXI_RRESP_WIDTH of inst : label is 2;
  attribute G_AXI_RUSER_INDEX : integer;
  attribute G_AXI_RUSER_INDEX of inst : label is 135;
  attribute G_AXI_RUSER_WIDTH : integer;
  attribute G_AXI_RUSER_WIDTH of inst : label is 0;
  attribute G_AXI_WDATA_INDEX : integer;
  attribute G_AXI_WDATA_INDEX of inst : label is 0;
  attribute G_AXI_WDATA_WIDTH : integer;
  attribute G_AXI_WDATA_WIDTH of inst : label is 128;
  attribute G_AXI_WID_INDEX : integer;
  attribute G_AXI_WID_INDEX of inst : label is 145;
  attribute G_AXI_WID_WIDTH : integer;
  attribute G_AXI_WID_WIDTH of inst : label is 0;
  attribute G_AXI_WLAST_INDEX : integer;
  attribute G_AXI_WLAST_INDEX of inst : label is 144;
  attribute G_AXI_WLAST_WIDTH : integer;
  attribute G_AXI_WLAST_WIDTH of inst : label is 1;
  attribute G_AXI_WPAYLOAD_WIDTH : integer;
  attribute G_AXI_WPAYLOAD_WIDTH of inst : label is 145;
  attribute G_AXI_WSTRB_INDEX : integer;
  attribute G_AXI_WSTRB_INDEX of inst : label is 128;
  attribute G_AXI_WSTRB_WIDTH : integer;
  attribute G_AXI_WSTRB_WIDTH of inst : label is 16;
  attribute G_AXI_WUSER_INDEX : integer;
  attribute G_AXI_WUSER_INDEX of inst : label is 145;
  attribute G_AXI_WUSER_WIDTH : integer;
  attribute G_AXI_WUSER_WIDTH of inst : label is 0;
  attribute P_FORWARD : integer;
  attribute P_FORWARD of inst : label is 0;
  attribute P_RESPONSE : integer;
  attribute P_RESPONSE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET ARESETN, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RST RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_25_axi_register_slice__parameterized3\
     port map (
      aclk => '0',
      aclk2x => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => m_axi_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => m_axi_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(38 downto 0) => m_axi_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => m_axi_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(3 downto 0) => m_axi_bid(3 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(127 downto 0) => m_axi_rdata(127 downto 0),
      m_axi_rid(3 downto 0) => m_axi_rid(3 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(127 downto 0) => m_axi_wdata(127 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(15 downto 0) => m_axi_wstrb(15 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(38 downto 0) => s_axi_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => s_axi_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"100",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(38 downto 0) => s_axi_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => s_axi_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"100",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(3 downto 0) => s_axi_bid(3 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(127 downto 0) => s_axi_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => s_axi_rid(3 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(127 downto 0) => s_axi_wdata(127 downto 0),
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(15 downto 0) => s_axi_wstrb(15 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941 is
  port (
    BLP_S_AXI_CTRL_USER_00_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wvalid : out STD_LOGIC;
    blp_m_data_dna_from_ulp_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_m_data_memory_calib_complete_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_m_irq_cu_00 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    blp_s_aclk_ctrl_00 : in STD_LOGIC;
    blp_s_aclk_kernel2_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_kernel_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_pcie_00 : in STD_LOGIC;
    blp_s_aresetn_ctrl_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_kernel_ref_clk_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_pcie_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_clkwiz_kernel_clk_out1_locked_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_dout_dna_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_perstn_out_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_s_data_slice_pr_reset_to_ulp_00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_m_aclk_ctrl_00 : out STD_LOGIC;
    ulp_m_aclk_kernel2_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_kernel_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_pcie_00 : out STD_LOGIC;
    ulp_m_aresetn_ctrl_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_kernel_ref_clk_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_pcie_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_dout_dna_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_perstn_out_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_m_data_slice_pr_reset_to_ulp_00 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_s_data_dna_from_ulp_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_s_data_memory_calib_complete_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_s_irq_cu_00 : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941 : entity is "ii_level0_wire_pxi_ii_core_0.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941 is
  signal s_ip_axi_ctrl_user_00_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_00_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_ctrl_user_00_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_01_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_ctrl_user_01_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_ctrl_user_02_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_ctrl_user_02_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_BID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_RID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_RLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_WLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_00_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_ip_axi_data_h2c_00_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_BID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_RID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_RLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_WLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_01_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_01_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_ARLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_AWLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_RLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_WLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_02_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_02_M_AXI_WVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_ARREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_ARVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWLOCK : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_AWREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_AWVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_BID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_BREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_BVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_RID : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_RLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_RREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_RVALID : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_WLAST : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_WREADY : STD_LOGIC;
  signal s_ip_axi_data_h2c_03_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_ip_axi_data_h2c_03_M_AXI_WVALID : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ip_aclk_ctrl_00 : label is "bd_5941_ip_aclk_ctrl_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ip_aclk_ctrl_00 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ip_aclk_ctrl_00 : label is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aclk_kernel2_ref_clk_00 : label is "bd_5941_ip_aclk_kernel2_ref_clk_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aclk_kernel2_ref_clk_00 : label is "yes";
  attribute X_CORE_INFO of ip_aclk_kernel2_ref_clk_00 : label is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aclk_kernel_ref_clk_00 : label is "bd_5941_ip_aclk_kernel_ref_clk_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aclk_kernel_ref_clk_00 : label is "yes";
  attribute X_CORE_INFO of ip_aclk_kernel_ref_clk_00 : label is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aclk_pcie_00 : label is "bd_5941_ip_aclk_pcie_00_0,clk_metadata_adapter_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aclk_pcie_00 : label is "yes";
  attribute X_CORE_INFO of ip_aclk_pcie_00 : label is "clk_metadata_adapter_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aresetn_ctrl_00 : label is "bd_5941_ip_aresetn_ctrl_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aresetn_ctrl_00 : label is "yes";
  attribute X_CORE_INFO of ip_aresetn_ctrl_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aresetn_kernel_ref_clk_00 : label is "bd_5941_ip_aresetn_kernel_ref_clk_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aresetn_kernel_ref_clk_00 : label is "yes";
  attribute X_CORE_INFO of ip_aresetn_kernel_ref_clk_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_aresetn_pcie_00 : label is "bd_5941_ip_aresetn_pcie_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_aresetn_pcie_00 : label is "yes";
  attribute X_CORE_INFO of ip_aresetn_pcie_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_clkwiz_kernel_clk_out1_locked_00 : label is "bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_clkwiz_kernel_clk_out1_locked_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_clkwiz_kernel_clk_out1_locked_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_dna_from_ulp_00 : label is "bd_5941_ip_data_dna_from_ulp_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_dna_from_ulp_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_dna_from_ulp_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_dout_dna_00 : label is "bd_5941_ip_data_dout_dna_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_dout_dna_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_dout_dna_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_memory_calib_complete_00 : label is "bd_5941_ip_data_memory_calib_complete_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_memory_calib_complete_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_memory_calib_complete_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_perstn_out_00 : label is "bd_5941_ip_data_perstn_out_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_perstn_out_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_perstn_out_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_data_slice_pr_reset_to_ulp_00 : label is "bd_5941_ip_data_slice_pr_reset_to_ulp_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_data_slice_pr_reset_to_ulp_00 : label is "yes";
  attribute X_CORE_INFO of ip_data_slice_pr_reset_to_ulp_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of ip_irq_cu_00 : label is "bd_5941_ip_irq_cu_00_0,pipeline_reg_v1_0_0,{}";
  attribute DowngradeIPIdentifiedWarnings of ip_irq_cu_00 : label is "yes";
  attribute X_CORE_INFO of ip_irq_cu_00 : label is "pipeline_reg_v1_0_0,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_ctrl_user_00 : label is "bd_5941_m_ip_axi_ctrl_user_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_ctrl_user_00 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_ctrl_user_00 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_ctrl_user_01 : label is "bd_5941_m_ip_axi_ctrl_user_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_ctrl_user_01 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_ctrl_user_01 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_ctrl_user_02 : label is "bd_5941_m_ip_axi_ctrl_user_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_ctrl_user_02 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_ctrl_user_02 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_data_h2c_00 : label is "bd_5941_m_ip_axi_data_h2c_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_data_h2c_00 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_data_h2c_00 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_data_h2c_01 : label is "bd_5941_m_ip_axi_data_h2c_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_data_h2c_01 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_data_h2c_01 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_data_h2c_02 : label is "bd_5941_m_ip_axi_data_h2c_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_data_h2c_02 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_data_h2c_02 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of m_ip_axi_data_h2c_03 : label is "bd_5941_m_ip_axi_data_h2c_03_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of m_ip_axi_data_h2c_03 : label is "yes";
  attribute X_CORE_INFO of m_ip_axi_data_h2c_03 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_ctrl_user_00 : label is "bd_5941_s_ip_axi_ctrl_user_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_ctrl_user_00 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_ctrl_user_00 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_ctrl_user_01 : label is "bd_5941_s_ip_axi_ctrl_user_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_ctrl_user_01 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_ctrl_user_01 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_ctrl_user_02 : label is "bd_5941_s_ip_axi_ctrl_user_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_ctrl_user_02 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_ctrl_user_02 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_data_h2c_00 : label is "bd_5941_s_ip_axi_data_h2c_00_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_data_h2c_00 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_data_h2c_00 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_data_h2c_01 : label is "bd_5941_s_ip_axi_data_h2c_01_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_data_h2c_01 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_data_h2c_01 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_data_h2c_02 : label is "bd_5941_s_ip_axi_data_h2c_02_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_data_h2c_02 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_data_h2c_02 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of s_ip_axi_data_h2c_03 : label is "bd_5941_s_ip_axi_data_h2c_03_0,axi_register_slice_v2_1_25_axi_register_slice,{}";
  attribute DowngradeIPIdentifiedWarnings of s_ip_axi_data_h2c_03 : label is "yes";
  attribute X_CORE_INFO of s_ip_axi_data_h2c_03 : label is "axi_register_slice_v2_1_25_axi_register_slice,Vivado 2021.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_INFO of blp_s_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_CTRL_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02:blp_m_data_dna_from_ulp_00:blp_m_data_memory_calib_complete_00:blp_s_data_dout_dna_00:blp_s_data_slice_pr_reset_to_ulp_00, ASSOCIATED_RESET BLP_S_ARESETN_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL_REF_CLK_00, ASSOCIATED_BUSIF blp_s_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET BLP_S_ARESETN_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_PCIE_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03:blp_m_irq_cu_00:blp_s_data_perstn_out_00, ASSOCIATED_RESET BLP_S_ARESETN_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_CTRL_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_DATA_H2C_02:ulp_m_data_slice_pr_reset_to_ulp_00:ulp_s_data_memory_calib_complete_00:ulp_s_data_dna_from_ulp_00:ulp_m_data_dout_dna_00, ASSOCIATED_RESET ULP_M_ARESETN_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL_REF_CLK_00, ASSOCIATED_BUSIF ulp_m_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET ULP_M_ARESETN_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_PCIE_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_03:ulp_m_data_perstn_out_00:ulp_s_irq_cu_00, ASSOCIATED_RESET ULP_M_ARESETN_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_00_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_01_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_02_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 32, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_00_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 512, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_01_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 64, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_02_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_03_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 128, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_00_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_01_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_02_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 32, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_00_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 512, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_01_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 64, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_02_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_03_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 128, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of blp_m_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.BLP_M_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of blp_m_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.BLP_M_IRQ_CU_00, PortWidth 128, SENSITIVITY level_high";
  attribute X_INTERFACE_INFO of blp_s_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_CTRL_00, INSERT_VIP 0, POLARITY ACTIVE_LOW, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of blp_s_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_PCIE_00, INSERT_VIP 0, POLARITY ACTIVE_LOW, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_CTRL_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_PCIE_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.ULP_S_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ulp_s_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.ULP_S_IRQ_CU_00, PortWidth 128, SENSITIVITY level_high";
begin
ip_aclk_ctrl_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_ctrl_00_0
     port map (
      clk_in => blp_s_aclk_ctrl_00,
      clk_out => ulp_m_aclk_ctrl_00
    );
ip_aclk_kernel2_ref_clk_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel2_ref_clk_00_0
     port map (
      clk_in => blp_s_aclk_kernel2_ref_clk_00,
      clk_out => ulp_m_aclk_kernel2_ref_clk_00
    );
ip_aclk_kernel_ref_clk_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_kernel_ref_clk_00_0
     port map (
      clk_in => blp_s_aclk_kernel_ref_clk_00,
      clk_out => ulp_m_aclk_kernel_ref_clk_00
    );
ip_aclk_pcie_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aclk_pcie_00_0
     port map (
      clk_in => blp_s_aclk_pcie_00,
      clk_out => ulp_m_aclk_pcie_00
    );
ip_aresetn_ctrl_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_ctrl_00_0
     port map (
      clk => '0',
      d(0) => blp_s_aresetn_ctrl_00(0),
      q(0) => ulp_m_aresetn_ctrl_00(0),
      resetn => '1'
    );
ip_aresetn_kernel_ref_clk_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_kernel_ref_clk_00_0
     port map (
      clk => '0',
      d(0) => blp_s_aresetn_kernel_ref_clk_00(0),
      q(0) => ulp_m_aresetn_kernel_ref_clk_00(0),
      resetn => '1'
    );
ip_aresetn_pcie_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_aresetn_pcie_00_0
     port map (
      clk => '0',
      d(0) => blp_s_aresetn_pcie_00(0),
      q(0) => ulp_m_aresetn_pcie_00(0),
      resetn => '1'
    );
ip_data_clkwiz_kernel_clk_out1_locked_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0
     port map (
      clk => '0',
      d(0) => blp_s_data_clkwiz_kernel_clk_out1_locked_00(0),
      q(0) => ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0),
      resetn => '0'
    );
ip_data_dna_from_ulp_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dna_from_ulp_00_0
     port map (
      clk => '0',
      d(2 downto 0) => ulp_s_data_dna_from_ulp_00(2 downto 0),
      q(2 downto 0) => blp_m_data_dna_from_ulp_00(2 downto 0),
      resetn => '0'
    );
ip_data_dout_dna_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_dout_dna_00_0
     port map (
      clk => '0',
      d(0) => blp_s_data_dout_dna_00(0),
      q(0) => ulp_m_data_dout_dna_00(0),
      resetn => '0'
    );
ip_data_memory_calib_complete_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_memory_calib_complete_00_0
     port map (
      clk => '0',
      d(0) => ulp_s_data_memory_calib_complete_00(0),
      q(0) => blp_m_data_memory_calib_complete_00(0),
      resetn => '0'
    );
ip_data_perstn_out_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_perstn_out_00_0
     port map (
      clk => '0',
      d(2 downto 0) => blp_s_data_perstn_out_00(2 downto 0),
      q(2 downto 0) => ulp_m_data_perstn_out_00(2 downto 0),
      resetn => '0'
    );
ip_data_slice_pr_reset_to_ulp_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_data_slice_pr_reset_to_ulp_00_0
     port map (
      clk => '0',
      d(1 downto 0) => blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0),
      q(1 downto 0) => ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0),
      resetn => '0'
    );
ip_irq_cu_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_ip_irq_cu_00_0
     port map (
      clk => '0',
      d(127 downto 0) => ulp_s_irq_cu_00(127 downto 0),
      q(127 downto 0) => blp_m_irq_cu_00(127 downto 0),
      resetn => '0'
    );
m_ip_axi_ctrl_user_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_00_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_CTRL_USER_00_arready,
      m_axi_arvalid => ULP_M_AXI_CTRL_USER_00_arvalid,
      m_axi_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_CTRL_USER_00_awready,
      m_axi_awvalid => ULP_M_AXI_CTRL_USER_00_awvalid,
      m_axi_bready => ULP_M_AXI_CTRL_USER_00_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_CTRL_USER_00_bvalid,
      m_axi_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0),
      m_axi_rready => ULP_M_AXI_CTRL_USER_00_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_CTRL_USER_00_rvalid,
      m_axi_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0),
      m_axi_wready => ULP_M_AXI_CTRL_USER_00_wready,
      m_axi_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0),
      m_axi_wvalid => ULP_M_AXI_CTRL_USER_00_wvalid,
      s_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_ARADDR(24 downto 0),
      s_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_ctrl_user_00_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_ctrl_user_00_M_AXI_ARVALID,
      s_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_AWADDR(24 downto 0),
      s_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_ctrl_user_00_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_ctrl_user_00_M_AXI_AWVALID,
      s_axi_bready => s_ip_axi_ctrl_user_00_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_ctrl_user_00_M_AXI_BVALID,
      s_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_RDATA(31 downto 0),
      s_axi_rready => s_ip_axi_ctrl_user_00_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_ctrl_user_00_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_WDATA(31 downto 0),
      s_axi_wready => s_ip_axi_ctrl_user_00_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => s_ip_axi_ctrl_user_00_M_AXI_WVALID
    );
m_ip_axi_ctrl_user_01: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_01_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_CTRL_USER_01_arready,
      m_axi_arvalid => ULP_M_AXI_CTRL_USER_01_arvalid,
      m_axi_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_CTRL_USER_01_awready,
      m_axi_awvalid => ULP_M_AXI_CTRL_USER_01_awvalid,
      m_axi_bready => ULP_M_AXI_CTRL_USER_01_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_CTRL_USER_01_bvalid,
      m_axi_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0),
      m_axi_rready => ULP_M_AXI_CTRL_USER_01_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_CTRL_USER_01_rvalid,
      m_axi_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0),
      m_axi_wready => ULP_M_AXI_CTRL_USER_01_wready,
      m_axi_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0),
      m_axi_wvalid => ULP_M_AXI_CTRL_USER_01_wvalid,
      s_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_ARADDR(24 downto 0),
      s_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_ctrl_user_01_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_ctrl_user_01_M_AXI_ARVALID,
      s_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_AWADDR(24 downto 0),
      s_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_ctrl_user_01_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_ctrl_user_01_M_AXI_AWVALID,
      s_axi_bready => s_ip_axi_ctrl_user_01_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_ctrl_user_01_M_AXI_BVALID,
      s_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_RDATA(31 downto 0),
      s_axi_rready => s_ip_axi_ctrl_user_01_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_ctrl_user_01_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_WDATA(31 downto 0),
      s_axi_wready => s_ip_axi_ctrl_user_01_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => s_ip_axi_ctrl_user_01_M_AXI_WVALID
    );
m_ip_axi_ctrl_user_02: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_ctrl_user_02_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_CTRL_USER_02_arready,
      m_axi_arvalid => ULP_M_AXI_CTRL_USER_02_arvalid,
      m_axi_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_CTRL_USER_02_awready,
      m_axi_awvalid => ULP_M_AXI_CTRL_USER_02_awvalid,
      m_axi_bready => ULP_M_AXI_CTRL_USER_02_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_CTRL_USER_02_bvalid,
      m_axi_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0),
      m_axi_rready => ULP_M_AXI_CTRL_USER_02_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_CTRL_USER_02_rvalid,
      m_axi_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0),
      m_axi_wready => ULP_M_AXI_CTRL_USER_02_wready,
      m_axi_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0),
      m_axi_wvalid => ULP_M_AXI_CTRL_USER_02_wvalid,
      s_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_ARADDR(24 downto 0),
      s_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_ctrl_user_02_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_ctrl_user_02_M_AXI_ARVALID,
      s_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_AWADDR(24 downto 0),
      s_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_ctrl_user_02_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_ctrl_user_02_M_AXI_AWVALID,
      s_axi_bready => s_ip_axi_ctrl_user_02_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_ctrl_user_02_M_AXI_BVALID,
      s_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_RDATA(31 downto 0),
      s_axi_rready => s_ip_axi_ctrl_user_02_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_ctrl_user_02_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_WDATA(31 downto 0),
      s_axi_wready => s_ip_axi_ctrl_user_02_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => s_ip_axi_ctrl_user_02_M_AXI_WVALID
    );
m_ip_axi_data_h2c_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_00_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0),
      m_axi_arlock(0) => ULP_M_AXI_DATA_H2C_00_arlock(0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_DATA_H2C_00_arready,
      m_axi_arvalid => ULP_M_AXI_DATA_H2C_00_arvalid,
      m_axi_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0),
      m_axi_awlock(0) => ULP_M_AXI_DATA_H2C_00_awlock(0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_DATA_H2C_00_awready,
      m_axi_awvalid => ULP_M_AXI_DATA_H2C_00_awvalid,
      m_axi_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_bid(3 downto 0),
      m_axi_bready => ULP_M_AXI_DATA_H2C_00_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_DATA_H2C_00_bvalid,
      m_axi_rdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0),
      m_axi_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_rid(3 downto 0),
      m_axi_rlast => ULP_M_AXI_DATA_H2C_00_rlast,
      m_axi_rready => ULP_M_AXI_DATA_H2C_00_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_DATA_H2C_00_rvalid,
      m_axi_wdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0),
      m_axi_wlast => ULP_M_AXI_DATA_H2C_00_wlast,
      m_axi_wready => ULP_M_AXI_DATA_H2C_00_wready,
      m_axi_wstrb(63 downto 0) => ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0),
      m_axi_wvalid => ULP_M_AXI_DATA_H2C_00_wvalid,
      s_axi_araddr(38 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARADDR(38 downto 0),
      s_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARCACHE(3 downto 0),
      s_axi_arid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARID(3 downto 0),
      s_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => s_ip_axi_data_h2c_00_M_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_data_h2c_00_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_data_h2c_00_M_AXI_ARVALID,
      s_axi_awaddr(38 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWADDR(38 downto 0),
      s_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWCACHE(3 downto 0),
      s_axi_awid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWID(3 downto 0),
      s_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => s_ip_axi_data_h2c_00_M_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_data_h2c_00_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_data_h2c_00_M_AXI_AWVALID,
      s_axi_bid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_BID(3 downto 0),
      s_axi_bready => s_ip_axi_data_h2c_00_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_data_h2c_00_M_AXI_BVALID,
      s_axi_rdata(511 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RDATA(511 downto 0),
      s_axi_rid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RID(3 downto 0),
      s_axi_rlast => s_ip_axi_data_h2c_00_M_AXI_RLAST,
      s_axi_rready => s_ip_axi_data_h2c_00_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_data_h2c_00_M_AXI_RVALID,
      s_axi_wdata(511 downto 0) => s_ip_axi_data_h2c_00_M_AXI_WDATA(511 downto 0),
      s_axi_wlast => s_ip_axi_data_h2c_00_M_AXI_WLAST,
      s_axi_wready => s_ip_axi_data_h2c_00_M_AXI_WREADY,
      s_axi_wstrb(63 downto 0) => s_ip_axi_data_h2c_00_M_AXI_WSTRB(63 downto 0),
      s_axi_wvalid => s_ip_axi_data_h2c_00_M_AXI_WVALID
    );
m_ip_axi_data_h2c_01: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_01_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0),
      m_axi_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0),
      m_axi_arid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arid(1 downto 0),
      m_axi_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0),
      m_axi_arlock(0) => ULP_M_AXI_DATA_H2C_01_arlock(0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_DATA_H2C_01_arready,
      m_axi_arvalid => ULP_M_AXI_DATA_H2C_01_arvalid,
      m_axi_awaddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0),
      m_axi_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0),
      m_axi_awid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awid(1 downto 0),
      m_axi_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0),
      m_axi_awlock(0) => ULP_M_AXI_DATA_H2C_01_awlock(0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_DATA_H2C_01_awready,
      m_axi_awvalid => ULP_M_AXI_DATA_H2C_01_awvalid,
      m_axi_bid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bid(1 downto 0),
      m_axi_bready => ULP_M_AXI_DATA_H2C_01_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_DATA_H2C_01_bvalid,
      m_axi_rdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0),
      m_axi_rid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rid(1 downto 0),
      m_axi_rlast => ULP_M_AXI_DATA_H2C_01_rlast,
      m_axi_rready => ULP_M_AXI_DATA_H2C_01_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_DATA_H2C_01_rvalid,
      m_axi_wdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0),
      m_axi_wlast => ULP_M_AXI_DATA_H2C_01_wlast,
      m_axi_wready => ULP_M_AXI_DATA_H2C_01_wready,
      m_axi_wstrb(7 downto 0) => ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0),
      m_axi_wvalid => ULP_M_AXI_DATA_H2C_01_wvalid,
      s_axi_araddr(39 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARCACHE(3 downto 0),
      s_axi_arid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARID(1 downto 0),
      s_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => s_ip_axi_data_h2c_01_M_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_data_h2c_01_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_data_h2c_01_M_AXI_ARVALID,
      s_axi_awaddr(39 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWCACHE(3 downto 0),
      s_axi_awid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWID(1 downto 0),
      s_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => s_ip_axi_data_h2c_01_M_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_data_h2c_01_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_data_h2c_01_M_AXI_AWVALID,
      s_axi_bid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_BID(1 downto 0),
      s_axi_bready => s_ip_axi_data_h2c_01_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_data_h2c_01_M_AXI_BVALID,
      s_axi_rdata(63 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RDATA(63 downto 0),
      s_axi_rid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RID(1 downto 0),
      s_axi_rlast => s_ip_axi_data_h2c_01_M_AXI_RLAST,
      s_axi_rready => s_ip_axi_data_h2c_01_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_data_h2c_01_M_AXI_RVALID,
      s_axi_wdata(63 downto 0) => s_ip_axi_data_h2c_01_M_AXI_WDATA(63 downto 0),
      s_axi_wlast => s_ip_axi_data_h2c_01_M_AXI_WLAST,
      s_axi_wready => s_ip_axi_data_h2c_01_M_AXI_WREADY,
      s_axi_wstrb(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_WSTRB(7 downto 0),
      s_axi_wvalid => s_ip_axi_data_h2c_01_M_AXI_WVALID
    );
m_ip_axi_data_h2c_02: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_02_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0),
      m_axi_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0),
      m_axi_arlock(0) => ULP_M_AXI_DATA_H2C_02_arlock(0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_DATA_H2C_02_arready,
      m_axi_arvalid => ULP_M_AXI_DATA_H2C_02_arvalid,
      m_axi_awaddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0),
      m_axi_awlock(0) => ULP_M_AXI_DATA_H2C_02_awlock(0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_DATA_H2C_02_awready,
      m_axi_awvalid => ULP_M_AXI_DATA_H2C_02_awvalid,
      m_axi_bready => ULP_M_AXI_DATA_H2C_02_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_DATA_H2C_02_bvalid,
      m_axi_rdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0),
      m_axi_rlast => ULP_M_AXI_DATA_H2C_02_rlast,
      m_axi_rready => ULP_M_AXI_DATA_H2C_02_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_DATA_H2C_02_rvalid,
      m_axi_wdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0),
      m_axi_wlast => ULP_M_AXI_DATA_H2C_02_wlast,
      m_axi_wready => ULP_M_AXI_DATA_H2C_02_wready,
      m_axi_wstrb(3 downto 0) => ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0),
      m_axi_wvalid => ULP_M_AXI_DATA_H2C_02_wvalid,
      s_axi_araddr(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => s_ip_axi_data_h2c_02_M_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_data_h2c_02_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_data_h2c_02_M_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => s_ip_axi_data_h2c_02_M_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_data_h2c_02_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_data_h2c_02_M_AXI_AWVALID,
      s_axi_bready => s_ip_axi_data_h2c_02_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_data_h2c_02_M_AXI_BVALID,
      s_axi_rdata(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_RDATA(31 downto 0),
      s_axi_rlast => s_ip_axi_data_h2c_02_M_AXI_RLAST,
      s_axi_rready => s_ip_axi_data_h2c_02_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_data_h2c_02_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_WDATA(31 downto 0),
      s_axi_wlast => s_ip_axi_data_h2c_02_M_AXI_WLAST,
      s_axi_wready => s_ip_axi_data_h2c_02_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => s_ip_axi_data_h2c_02_M_AXI_WVALID
    );
m_ip_axi_data_h2c_03: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_m_ip_axi_data_h2c_03_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0),
      m_axi_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0),
      m_axi_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arid(3 downto 0),
      m_axi_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0),
      m_axi_arlock(0) => ULP_M_AXI_DATA_H2C_03_arlock(0),
      m_axi_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0),
      m_axi_arready => ULP_M_AXI_DATA_H2C_03_arready,
      m_axi_arvalid => ULP_M_AXI_DATA_H2C_03_arvalid,
      m_axi_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0),
      m_axi_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0),
      m_axi_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awid(3 downto 0),
      m_axi_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0),
      m_axi_awlock(0) => ULP_M_AXI_DATA_H2C_03_awlock(0),
      m_axi_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0),
      m_axi_awready => ULP_M_AXI_DATA_H2C_03_awready,
      m_axi_awvalid => ULP_M_AXI_DATA_H2C_03_awvalid,
      m_axi_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_bid(3 downto 0),
      m_axi_bready => ULP_M_AXI_DATA_H2C_03_bready,
      m_axi_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0),
      m_axi_bvalid => ULP_M_AXI_DATA_H2C_03_bvalid,
      m_axi_rdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0),
      m_axi_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_rid(3 downto 0),
      m_axi_rlast => ULP_M_AXI_DATA_H2C_03_rlast,
      m_axi_rready => ULP_M_AXI_DATA_H2C_03_rready,
      m_axi_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0),
      m_axi_rvalid => ULP_M_AXI_DATA_H2C_03_rvalid,
      m_axi_wdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0),
      m_axi_wlast => ULP_M_AXI_DATA_H2C_03_wlast,
      m_axi_wready => ULP_M_AXI_DATA_H2C_03_wready,
      m_axi_wstrb(15 downto 0) => ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0),
      m_axi_wvalid => ULP_M_AXI_DATA_H2C_03_wvalid,
      s_axi_araddr(38 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARADDR(38 downto 0),
      s_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARCACHE(3 downto 0),
      s_axi_arid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARID(3 downto 0),
      s_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => s_ip_axi_data_h2c_03_M_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARPROT(2 downto 0),
      s_axi_arready => s_ip_axi_data_h2c_03_M_AXI_ARREADY,
      s_axi_arvalid => s_ip_axi_data_h2c_03_M_AXI_ARVALID,
      s_axi_awaddr(38 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWADDR(38 downto 0),
      s_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWCACHE(3 downto 0),
      s_axi_awid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWID(3 downto 0),
      s_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => s_ip_axi_data_h2c_03_M_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWPROT(2 downto 0),
      s_axi_awready => s_ip_axi_data_h2c_03_M_AXI_AWREADY,
      s_axi_awvalid => s_ip_axi_data_h2c_03_M_AXI_AWVALID,
      s_axi_bid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_BID(3 downto 0),
      s_axi_bready => s_ip_axi_data_h2c_03_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => s_ip_axi_data_h2c_03_M_AXI_BVALID,
      s_axi_rdata(127 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RDATA(127 downto 0),
      s_axi_rid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RID(3 downto 0),
      s_axi_rlast => s_ip_axi_data_h2c_03_M_AXI_RLAST,
      s_axi_rready => s_ip_axi_data_h2c_03_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => s_ip_axi_data_h2c_03_M_AXI_RVALID,
      s_axi_wdata(127 downto 0) => s_ip_axi_data_h2c_03_M_AXI_WDATA(127 downto 0),
      s_axi_wlast => s_ip_axi_data_h2c_03_M_AXI_WLAST,
      s_axi_wready => s_ip_axi_data_h2c_03_M_AXI_WREADY,
      s_axi_wstrb(15 downto 0) => s_ip_axi_data_h2c_03_M_AXI_WSTRB(15 downto 0),
      s_axi_wvalid => s_ip_axi_data_h2c_03_M_AXI_WVALID
    );
s_ip_axi_ctrl_user_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_00_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_ARADDR(24 downto 0),
      m_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_ctrl_user_00_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_ctrl_user_00_M_AXI_ARVALID,
      m_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_AWADDR(24 downto 0),
      m_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_ctrl_user_00_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_ctrl_user_00_M_AXI_AWVALID,
      m_axi_bready => s_ip_axi_ctrl_user_00_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_ctrl_user_00_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_RDATA(31 downto 0),
      m_axi_rready => s_ip_axi_ctrl_user_00_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_ctrl_user_00_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_WDATA(31 downto 0),
      m_axi_wready => s_ip_axi_ctrl_user_00_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_00_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s_ip_axi_ctrl_user_00_M_AXI_WVALID,
      s_axi_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_CTRL_USER_00_arready,
      s_axi_arvalid => BLP_S_AXI_CTRL_USER_00_arvalid,
      s_axi_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_CTRL_USER_00_awready,
      s_axi_awvalid => BLP_S_AXI_CTRL_USER_00_awvalid,
      s_axi_bready => BLP_S_AXI_CTRL_USER_00_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_CTRL_USER_00_bvalid,
      s_axi_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0),
      s_axi_rready => BLP_S_AXI_CTRL_USER_00_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_CTRL_USER_00_rvalid,
      s_axi_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0),
      s_axi_wready => BLP_S_AXI_CTRL_USER_00_wready,
      s_axi_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0),
      s_axi_wvalid => BLP_S_AXI_CTRL_USER_00_wvalid
    );
s_ip_axi_ctrl_user_01: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_01_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_ARADDR(24 downto 0),
      m_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_ctrl_user_01_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_ctrl_user_01_M_AXI_ARVALID,
      m_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_AWADDR(24 downto 0),
      m_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_ctrl_user_01_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_ctrl_user_01_M_AXI_AWVALID,
      m_axi_bready => s_ip_axi_ctrl_user_01_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_ctrl_user_01_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_RDATA(31 downto 0),
      m_axi_rready => s_ip_axi_ctrl_user_01_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_ctrl_user_01_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_WDATA(31 downto 0),
      m_axi_wready => s_ip_axi_ctrl_user_01_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_01_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s_ip_axi_ctrl_user_01_M_AXI_WVALID,
      s_axi_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_CTRL_USER_01_arready,
      s_axi_arvalid => BLP_S_AXI_CTRL_USER_01_arvalid,
      s_axi_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_CTRL_USER_01_awready,
      s_axi_awvalid => BLP_S_AXI_CTRL_USER_01_awvalid,
      s_axi_bready => BLP_S_AXI_CTRL_USER_01_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_CTRL_USER_01_bvalid,
      s_axi_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0),
      s_axi_rready => BLP_S_AXI_CTRL_USER_01_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_CTRL_USER_01_rvalid,
      s_axi_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0),
      s_axi_wready => BLP_S_AXI_CTRL_USER_01_wready,
      s_axi_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0),
      s_axi_wvalid => BLP_S_AXI_CTRL_USER_01_wvalid
    );
s_ip_axi_ctrl_user_02: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_ctrl_user_02_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(24 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_ARADDR(24 downto 0),
      m_axi_arprot(2 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_ctrl_user_02_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_ctrl_user_02_M_AXI_ARVALID,
      m_axi_awaddr(24 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_AWADDR(24 downto 0),
      m_axi_awprot(2 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_ctrl_user_02_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_ctrl_user_02_M_AXI_AWVALID,
      m_axi_bready => s_ip_axi_ctrl_user_02_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_ctrl_user_02_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_RDATA(31 downto 0),
      m_axi_rready => s_ip_axi_ctrl_user_02_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_ctrl_user_02_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_WDATA(31 downto 0),
      m_axi_wready => s_ip_axi_ctrl_user_02_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s_ip_axi_ctrl_user_02_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s_ip_axi_ctrl_user_02_M_AXI_WVALID,
      s_axi_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_CTRL_USER_02_arready,
      s_axi_arvalid => BLP_S_AXI_CTRL_USER_02_arvalid,
      s_axi_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_CTRL_USER_02_awready,
      s_axi_awvalid => BLP_S_AXI_CTRL_USER_02_awvalid,
      s_axi_bready => BLP_S_AXI_CTRL_USER_02_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_CTRL_USER_02_bvalid,
      s_axi_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0),
      s_axi_rready => BLP_S_AXI_CTRL_USER_02_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_CTRL_USER_02_rvalid,
      s_axi_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0),
      s_axi_wready => BLP_S_AXI_CTRL_USER_02_wready,
      s_axi_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0),
      s_axi_wvalid => BLP_S_AXI_CTRL_USER_02_wvalid
    );
s_ip_axi_data_h2c_00: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_00_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARADDR(38 downto 0),
      m_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARID(3 downto 0),
      m_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s_ip_axi_data_h2c_00_M_AXI_ARLOCK,
      m_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_00_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_data_h2c_00_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_data_h2c_00_M_AXI_ARVALID,
      m_axi_awaddr(38 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWADDR(38 downto 0),
      m_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWID(3 downto 0),
      m_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s_ip_axi_data_h2c_00_M_AXI_AWLOCK,
      m_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_00_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_data_h2c_00_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_data_h2c_00_M_AXI_AWVALID,
      m_axi_bid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_BID(3 downto 0),
      m_axi_bready => s_ip_axi_data_h2c_00_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_data_h2c_00_M_AXI_BVALID,
      m_axi_rdata(511 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RDATA(511 downto 0),
      m_axi_rid(3 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RID(3 downto 0),
      m_axi_rlast => s_ip_axi_data_h2c_00_M_AXI_RLAST,
      m_axi_rready => s_ip_axi_data_h2c_00_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_00_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_data_h2c_00_M_AXI_RVALID,
      m_axi_wdata(511 downto 0) => s_ip_axi_data_h2c_00_M_AXI_WDATA(511 downto 0),
      m_axi_wlast => s_ip_axi_data_h2c_00_M_AXI_WLAST,
      m_axi_wready => s_ip_axi_data_h2c_00_M_AXI_WREADY,
      m_axi_wstrb(63 downto 0) => s_ip_axi_data_h2c_00_M_AXI_WSTRB(63 downto 0),
      m_axi_wvalid => s_ip_axi_data_h2c_00_M_AXI_WVALID,
      s_axi_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0),
      s_axi_arlock(0) => BLP_S_AXI_DATA_H2C_00_arlock(0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_DATA_H2C_00_arready,
      s_axi_arvalid => BLP_S_AXI_DATA_H2C_00_arvalid,
      s_axi_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0),
      s_axi_awlock(0) => BLP_S_AXI_DATA_H2C_00_awlock(0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_DATA_H2C_00_awready,
      s_axi_awvalid => BLP_S_AXI_DATA_H2C_00_awvalid,
      s_axi_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_bid(3 downto 0),
      s_axi_bready => BLP_S_AXI_DATA_H2C_00_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_DATA_H2C_00_bvalid,
      s_axi_rdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0),
      s_axi_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_rid(3 downto 0),
      s_axi_rlast => BLP_S_AXI_DATA_H2C_00_rlast,
      s_axi_rready => BLP_S_AXI_DATA_H2C_00_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_DATA_H2C_00_rvalid,
      s_axi_wdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0),
      s_axi_wlast => BLP_S_AXI_DATA_H2C_00_wlast,
      s_axi_wready => BLP_S_AXI_DATA_H2C_00_wready,
      s_axi_wstrb(63 downto 0) => BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0),
      s_axi_wvalid => BLP_S_AXI_DATA_H2C_00_wvalid
    );
s_ip_axi_data_h2c_01: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_01_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(39 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARID(1 downto 0),
      m_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s_ip_axi_data_h2c_01_M_AXI_ARLOCK,
      m_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_01_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_data_h2c_01_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_data_h2c_01_M_AXI_ARVALID,
      m_axi_awaddr(39 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWID(1 downto 0),
      m_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s_ip_axi_data_h2c_01_M_AXI_AWLOCK,
      m_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_01_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_data_h2c_01_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_data_h2c_01_M_AXI_AWVALID,
      m_axi_bid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_BID(1 downto 0),
      m_axi_bready => s_ip_axi_data_h2c_01_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_data_h2c_01_M_AXI_BVALID,
      m_axi_rdata(63 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RDATA(63 downto 0),
      m_axi_rid(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RID(1 downto 0),
      m_axi_rlast => s_ip_axi_data_h2c_01_M_AXI_RLAST,
      m_axi_rready => s_ip_axi_data_h2c_01_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_01_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_data_h2c_01_M_AXI_RVALID,
      m_axi_wdata(63 downto 0) => s_ip_axi_data_h2c_01_M_AXI_WDATA(63 downto 0),
      m_axi_wlast => s_ip_axi_data_h2c_01_M_AXI_WLAST,
      m_axi_wready => s_ip_axi_data_h2c_01_M_AXI_WREADY,
      m_axi_wstrb(7 downto 0) => s_ip_axi_data_h2c_01_M_AXI_WSTRB(7 downto 0),
      m_axi_wvalid => s_ip_axi_data_h2c_01_M_AXI_WVALID,
      s_axi_araddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0),
      s_axi_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0),
      s_axi_arid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arid(1 downto 0),
      s_axi_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0),
      s_axi_arlock(0) => BLP_S_AXI_DATA_H2C_01_arlock(0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_DATA_H2C_01_arready,
      s_axi_arvalid => BLP_S_AXI_DATA_H2C_01_arvalid,
      s_axi_awaddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0),
      s_axi_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0),
      s_axi_awid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awid(1 downto 0),
      s_axi_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0),
      s_axi_awlock(0) => BLP_S_AXI_DATA_H2C_01_awlock(0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_DATA_H2C_01_awready,
      s_axi_awvalid => BLP_S_AXI_DATA_H2C_01_awvalid,
      s_axi_bid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bid(1 downto 0),
      s_axi_bready => BLP_S_AXI_DATA_H2C_01_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_DATA_H2C_01_bvalid,
      s_axi_rdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0),
      s_axi_rid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rid(1 downto 0),
      s_axi_rlast => BLP_S_AXI_DATA_H2C_01_rlast,
      s_axi_rready => BLP_S_AXI_DATA_H2C_01_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_DATA_H2C_01_rvalid,
      s_axi_wdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0),
      s_axi_wlast => BLP_S_AXI_DATA_H2C_01_wlast,
      s_axi_wready => BLP_S_AXI_DATA_H2C_01_wready,
      s_axi_wstrb(7 downto 0) => BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0),
      s_axi_wvalid => BLP_S_AXI_DATA_H2C_01_wvalid
    );
s_ip_axi_data_h2c_02: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_02_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s_ip_axi_data_h2c_02_M_AXI_ARLOCK,
      m_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_02_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_data_h2c_02_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_data_h2c_02_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s_ip_axi_data_h2c_02_M_AXI_AWLOCK,
      m_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_02_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_data_h2c_02_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_data_h2c_02_M_AXI_AWVALID,
      m_axi_bready => s_ip_axi_data_h2c_02_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_data_h2c_02_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_RDATA(31 downto 0),
      m_axi_rlast => s_ip_axi_data_h2c_02_M_AXI_RLAST,
      m_axi_rready => s_ip_axi_data_h2c_02_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_02_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_data_h2c_02_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s_ip_axi_data_h2c_02_M_AXI_WDATA(31 downto 0),
      m_axi_wlast => s_ip_axi_data_h2c_02_M_AXI_WLAST,
      m_axi_wready => s_ip_axi_data_h2c_02_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s_ip_axi_data_h2c_02_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s_ip_axi_data_h2c_02_M_AXI_WVALID,
      s_axi_araddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0),
      s_axi_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0),
      s_axi_arlock(0) => BLP_S_AXI_DATA_H2C_02_arlock(0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_DATA_H2C_02_arready,
      s_axi_arvalid => BLP_S_AXI_DATA_H2C_02_arvalid,
      s_axi_awaddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0),
      s_axi_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0),
      s_axi_awlock(0) => BLP_S_AXI_DATA_H2C_02_awlock(0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_DATA_H2C_02_awready,
      s_axi_awvalid => BLP_S_AXI_DATA_H2C_02_awvalid,
      s_axi_bready => BLP_S_AXI_DATA_H2C_02_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_DATA_H2C_02_bvalid,
      s_axi_rdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0),
      s_axi_rlast => BLP_S_AXI_DATA_H2C_02_rlast,
      s_axi_rready => BLP_S_AXI_DATA_H2C_02_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_DATA_H2C_02_rvalid,
      s_axi_wdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0),
      s_axi_wlast => BLP_S_AXI_DATA_H2C_02_wlast,
      s_axi_wready => BLP_S_AXI_DATA_H2C_02_wready,
      s_axi_wstrb(3 downto 0) => BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0),
      s_axi_wvalid => BLP_S_AXI_DATA_H2C_02_wvalid
    );
s_ip_axi_data_h2c_03: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941_s_ip_axi_data_h2c_03_0
     port map (
      aclk => '0',
      aresetn => '0',
      m_axi_araddr(38 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARADDR(38 downto 0),
      m_axi_arburst(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARID(3 downto 0),
      m_axi_arlen(7 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s_ip_axi_data_h2c_03_M_AXI_ARLOCK,
      m_axi_arprot(2 downto 0) => s_ip_axi_data_h2c_03_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => s_ip_axi_data_h2c_03_M_AXI_ARREADY,
      m_axi_arvalid => s_ip_axi_data_h2c_03_M_AXI_ARVALID,
      m_axi_awaddr(38 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWADDR(38 downto 0),
      m_axi_awburst(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWID(3 downto 0),
      m_axi_awlen(7 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s_ip_axi_data_h2c_03_M_AXI_AWLOCK,
      m_axi_awprot(2 downto 0) => s_ip_axi_data_h2c_03_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => s_ip_axi_data_h2c_03_M_AXI_AWREADY,
      m_axi_awvalid => s_ip_axi_data_h2c_03_M_AXI_AWVALID,
      m_axi_bid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_BID(3 downto 0),
      m_axi_bready => s_ip_axi_data_h2c_03_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s_ip_axi_data_h2c_03_M_AXI_BVALID,
      m_axi_rdata(127 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RDATA(127 downto 0),
      m_axi_rid(3 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RID(3 downto 0),
      m_axi_rlast => s_ip_axi_data_h2c_03_M_AXI_RLAST,
      m_axi_rready => s_ip_axi_data_h2c_03_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s_ip_axi_data_h2c_03_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s_ip_axi_data_h2c_03_M_AXI_RVALID,
      m_axi_wdata(127 downto 0) => s_ip_axi_data_h2c_03_M_AXI_WDATA(127 downto 0),
      m_axi_wlast => s_ip_axi_data_h2c_03_M_AXI_WLAST,
      m_axi_wready => s_ip_axi_data_h2c_03_M_AXI_WREADY,
      m_axi_wstrb(15 downto 0) => s_ip_axi_data_h2c_03_M_AXI_WSTRB(15 downto 0),
      m_axi_wvalid => s_ip_axi_data_h2c_03_M_AXI_WVALID,
      s_axi_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0),
      s_axi_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0),
      s_axi_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arid(3 downto 0),
      s_axi_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0),
      s_axi_arlock(0) => BLP_S_AXI_DATA_H2C_03_arlock(0),
      s_axi_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0),
      s_axi_arready => BLP_S_AXI_DATA_H2C_03_arready,
      s_axi_arvalid => BLP_S_AXI_DATA_H2C_03_arvalid,
      s_axi_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0),
      s_axi_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0),
      s_axi_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awid(3 downto 0),
      s_axi_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0),
      s_axi_awlock(0) => BLP_S_AXI_DATA_H2C_03_awlock(0),
      s_axi_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0),
      s_axi_awready => BLP_S_AXI_DATA_H2C_03_awready,
      s_axi_awvalid => BLP_S_AXI_DATA_H2C_03_awvalid,
      s_axi_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_bid(3 downto 0),
      s_axi_bready => BLP_S_AXI_DATA_H2C_03_bready,
      s_axi_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0),
      s_axi_bvalid => BLP_S_AXI_DATA_H2C_03_bvalid,
      s_axi_rdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0),
      s_axi_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_rid(3 downto 0),
      s_axi_rlast => BLP_S_AXI_DATA_H2C_03_rlast,
      s_axi_rready => BLP_S_AXI_DATA_H2C_03_rready,
      s_axi_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0),
      s_axi_rvalid => BLP_S_AXI_DATA_H2C_03_rvalid,
      s_axi_wdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0),
      s_axi_wlast => BLP_S_AXI_DATA_H2C_03_wlast,
      s_axi_wready => BLP_S_AXI_DATA_H2C_03_wready,
      s_axi_wstrb(15 downto 0) => BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0),
      s_axi_wvalid => BLP_S_AXI_DATA_H2C_03_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0 is
  port (
    blp_s_aclk_ctrl_00 : in STD_LOGIC;
    ulp_m_aclk_ctrl_00 : out STD_LOGIC;
    blp_s_aclk_pcie_00 : in STD_LOGIC;
    ulp_m_aclk_pcie_00 : out STD_LOGIC;
    blp_s_aclk_kernel_ref_clk_00 : in STD_LOGIC;
    ulp_m_aclk_kernel_ref_clk_00 : out STD_LOGIC;
    blp_s_aclk_kernel2_ref_clk_00 : in STD_LOGIC;
    ulp_m_aclk_kernel2_ref_clk_00 : out STD_LOGIC;
    blp_s_aresetn_ctrl_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_ctrl_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_pcie_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_pcie_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_kernel_ref_clk_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_kernel_ref_clk_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_slice_pr_reset_to_ulp_00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_m_data_slice_pr_reset_to_ulp_00 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_s_data_memory_calib_complete_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_m_data_memory_calib_complete_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_perstn_out_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_m_data_perstn_out_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_s_data_clkwiz_kernel_clk_out1_locked_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_s_data_dna_from_ulp_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_m_data_dna_from_ulp_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_s_data_dout_dna_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_dout_dna_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_s_irq_cu_00 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    blp_m_irq_cu_00 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_CTRL_USER_00_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rid : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0 : entity is "ii_level0_wire_pxi_ii_core_0,bd_5941,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0 : entity is "bd_5941,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "ii_level0_wire_pxi_ii_core_0.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_02, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_02, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_00, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_01, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_02, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 25, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_01, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_02, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_03, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of blp_s_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.blp_s_aclk_ctrl_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.blp_s_aclk_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02:blp_m_data_dna_from_ulp_00:blp_m_data_memory_calib_complete_00:blp_s_data_dout_dna_00:blp_s_data_slice_pr_reset_to_ulp_00, ASSOCIATED_RESET BLP_S_ARESETN_CTRL_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.blp_s_aclk_kernel2_ref_clk_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.blp_s_aclk_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel2_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.blp_s_aclk_kernel_ref_clk_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.blp_s_aclk_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, ASSOCIATED_BUSIF blp_s_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET BLP_S_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.blp_s_aclk_pcie_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.blp_s_aclk_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03:blp_m_irq_cu_00:blp_s_data_perstn_out_00, ASSOCIATED_RESET BLP_S_ARESETN_PCIE_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_ctrl_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.ulp_m_aclk_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_ctrl_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_DATA_H2C_02:ulp_m_data_slice_pr_reset_to_ulp_00:ulp_s_data_memory_calib_complete_00:ulp_s_data_dna_from_ulp_00:ulp_m_data_dout_dna_00, ASSOCIATED_RESET ULP_M_ARESETN_CTRL_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_kernel2_ref_clk_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ulp_m_aclk_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel2_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_kernel_ref_clk_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ulp_m_aclk_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, ASSOCIATED_BUSIF ulp_m_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET ULP_M_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ulp_m_aclk_pcie_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.ulp_m_aclk_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_pcie_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_03:ulp_m_data_perstn_out_00:ulp_s_irq_cu_00, ASSOCIATED_RESET ULP_M_ARESETN_PCIE_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_00_rid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_00, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_01_rid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_01, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 2, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_03_rid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_03, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 39, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 2, NUM_WRITE_THREADS 2, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, slr_assignment slr0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of blp_m_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_m_data_dna_from_ulp_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.blp_m_data_dna_from_ulp_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_m_data_memory_calib_complete_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.blp_m_data_memory_calib_complete_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.blp_m_irq_cu_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of blp_m_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.blp_m_irq_cu_00, SENSITIVITY level_high, PortWidth 128";
  attribute X_INTERFACE_INFO of blp_s_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.blp_s_aresetn_ctrl_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.blp_s_aresetn_ctrl_00, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.blp_s_aresetn_kernel_ref_clk_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.blp_s_aresetn_kernel_ref_clk_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.blp_s_aresetn_pcie_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.blp_s_aresetn_pcie_00, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_s_data_clkwiz_kernel_clk_out1_locked_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.blp_s_data_clkwiz_kernel_clk_out1_locked_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_s_data_dout_dna_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.blp_s_data_dout_dna_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_s_data_perstn_out_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.blp_s_data_perstn_out_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.blp_s_data_slice_pr_reset_to_ulp_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.blp_s_data_slice_pr_reset_to_ulp_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_ctrl_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.ulp_m_aresetn_ctrl_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_kernel_ref_clk_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.ulp_m_aresetn_kernel_ref_clk_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.ulp_m_aresetn_pcie_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.ulp_m_aresetn_pcie_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_m_data_clkwiz_kernel_clk_out1_locked_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.ulp_m_data_clkwiz_kernel_clk_out1_locked_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_m_data_dout_dna_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.ulp_m_data_dout_dna_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_m_data_perstn_out_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.ulp_m_data_perstn_out_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_m_data_slice_pr_reset_to_ulp_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.ulp_m_data_slice_pr_reset_to_ulp_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_s_data_dna_from_ulp_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.ulp_s_data_dna_from_ulp_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.ulp_s_data_memory_calib_complete_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.ulp_s_data_memory_calib_complete_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.ulp_s_irq_cu_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ulp_s_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.ulp_s_irq_cu_00, SENSITIVITY level_high, PortWidth 128";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_5941
     port map (
      BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_arready => BLP_S_AXI_CTRL_USER_00_arready,
      BLP_S_AXI_CTRL_USER_00_arvalid => BLP_S_AXI_CTRL_USER_00_arvalid,
      BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_awready => BLP_S_AXI_CTRL_USER_00_awready,
      BLP_S_AXI_CTRL_USER_00_awvalid => BLP_S_AXI_CTRL_USER_00_awvalid,
      BLP_S_AXI_CTRL_USER_00_bready => BLP_S_AXI_CTRL_USER_00_bready,
      BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_bvalid => BLP_S_AXI_CTRL_USER_00_bvalid,
      BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_rready => BLP_S_AXI_CTRL_USER_00_rready,
      BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_rvalid => BLP_S_AXI_CTRL_USER_00_rvalid,
      BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_wready => BLP_S_AXI_CTRL_USER_00_wready,
      BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_00_wvalid => BLP_S_AXI_CTRL_USER_00_wvalid,
      BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_arready => BLP_S_AXI_CTRL_USER_01_arready,
      BLP_S_AXI_CTRL_USER_01_arvalid => BLP_S_AXI_CTRL_USER_01_arvalid,
      BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_awready => BLP_S_AXI_CTRL_USER_01_awready,
      BLP_S_AXI_CTRL_USER_01_awvalid => BLP_S_AXI_CTRL_USER_01_awvalid,
      BLP_S_AXI_CTRL_USER_01_bready => BLP_S_AXI_CTRL_USER_01_bready,
      BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_bvalid => BLP_S_AXI_CTRL_USER_01_bvalid,
      BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_rready => BLP_S_AXI_CTRL_USER_01_rready,
      BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_rvalid => BLP_S_AXI_CTRL_USER_01_rvalid,
      BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_wready => BLP_S_AXI_CTRL_USER_01_wready,
      BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_01_wvalid => BLP_S_AXI_CTRL_USER_01_wvalid,
      BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_arready => BLP_S_AXI_CTRL_USER_02_arready,
      BLP_S_AXI_CTRL_USER_02_arvalid => BLP_S_AXI_CTRL_USER_02_arvalid,
      BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_awready => BLP_S_AXI_CTRL_USER_02_awready,
      BLP_S_AXI_CTRL_USER_02_awvalid => BLP_S_AXI_CTRL_USER_02_awvalid,
      BLP_S_AXI_CTRL_USER_02_bready => BLP_S_AXI_CTRL_USER_02_bready,
      BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_bvalid => BLP_S_AXI_CTRL_USER_02_bvalid,
      BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_rready => BLP_S_AXI_CTRL_USER_02_rready,
      BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_rvalid => BLP_S_AXI_CTRL_USER_02_rvalid,
      BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_wready => BLP_S_AXI_CTRL_USER_02_wready,
      BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_02_wvalid => BLP_S_AXI_CTRL_USER_02_wvalid,
      BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlock(0) => BLP_S_AXI_DATA_H2C_00_arlock(0),
      BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_arready => BLP_S_AXI_DATA_H2C_00_arready,
      BLP_S_AXI_DATA_H2C_00_arvalid => BLP_S_AXI_DATA_H2C_00_arvalid,
      BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlock(0) => BLP_S_AXI_DATA_H2C_00_awlock(0),
      BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_awready => BLP_S_AXI_DATA_H2C_00_awready,
      BLP_S_AXI_DATA_H2C_00_awvalid => BLP_S_AXI_DATA_H2C_00_awvalid,
      BLP_S_AXI_DATA_H2C_00_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_bready => BLP_S_AXI_DATA_H2C_00_bready,
      BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_bvalid => BLP_S_AXI_DATA_H2C_00_bvalid,
      BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_rlast => BLP_S_AXI_DATA_H2C_00_rlast,
      BLP_S_AXI_DATA_H2C_00_rready => BLP_S_AXI_DATA_H2C_00_rready,
      BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_rvalid => BLP_S_AXI_DATA_H2C_00_rvalid,
      BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_wlast => BLP_S_AXI_DATA_H2C_00_wlast,
      BLP_S_AXI_DATA_H2C_00_wready => BLP_S_AXI_DATA_H2C_00_wready,
      BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0) => BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0),
      BLP_S_AXI_DATA_H2C_00_wvalid => BLP_S_AXI_DATA_H2C_00_wvalid,
      BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_arid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlock(0) => BLP_S_AXI_DATA_H2C_01_arlock(0),
      BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_arready => BLP_S_AXI_DATA_H2C_01_arready,
      BLP_S_AXI_DATA_H2C_01_arvalid => BLP_S_AXI_DATA_H2C_01_arvalid,
      BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_awid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlock(0) => BLP_S_AXI_DATA_H2C_01_awlock(0),
      BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_awready => BLP_S_AXI_DATA_H2C_01_awready,
      BLP_S_AXI_DATA_H2C_01_awvalid => BLP_S_AXI_DATA_H2C_01_awvalid,
      BLP_S_AXI_DATA_H2C_01_bid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bready => BLP_S_AXI_DATA_H2C_01_bready,
      BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bvalid => BLP_S_AXI_DATA_H2C_01_bvalid,
      BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_rid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rlast => BLP_S_AXI_DATA_H2C_01_rlast,
      BLP_S_AXI_DATA_H2C_01_rready => BLP_S_AXI_DATA_H2C_01_rready,
      BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rvalid => BLP_S_AXI_DATA_H2C_01_rvalid,
      BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_wlast => BLP_S_AXI_DATA_H2C_01_wlast,
      BLP_S_AXI_DATA_H2C_01_wready => BLP_S_AXI_DATA_H2C_01_wready,
      BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0) => BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_wvalid => BLP_S_AXI_DATA_H2C_01_wvalid,
      BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlock(0) => BLP_S_AXI_DATA_H2C_02_arlock(0),
      BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_arready => BLP_S_AXI_DATA_H2C_02_arready,
      BLP_S_AXI_DATA_H2C_02_arvalid => BLP_S_AXI_DATA_H2C_02_arvalid,
      BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlock(0) => BLP_S_AXI_DATA_H2C_02_awlock(0),
      BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_awready => BLP_S_AXI_DATA_H2C_02_awready,
      BLP_S_AXI_DATA_H2C_02_awvalid => BLP_S_AXI_DATA_H2C_02_awvalid,
      BLP_S_AXI_DATA_H2C_02_bready => BLP_S_AXI_DATA_H2C_02_bready,
      BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_bvalid => BLP_S_AXI_DATA_H2C_02_bvalid,
      BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_rlast => BLP_S_AXI_DATA_H2C_02_rlast,
      BLP_S_AXI_DATA_H2C_02_rready => BLP_S_AXI_DATA_H2C_02_rready,
      BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_rvalid => BLP_S_AXI_DATA_H2C_02_rvalid,
      BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_wlast => BLP_S_AXI_DATA_H2C_02_wlast,
      BLP_S_AXI_DATA_H2C_02_wready => BLP_S_AXI_DATA_H2C_02_wready,
      BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0) => BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_wvalid => BLP_S_AXI_DATA_H2C_02_wvalid,
      BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlock(0) => BLP_S_AXI_DATA_H2C_03_arlock(0),
      BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_arready => BLP_S_AXI_DATA_H2C_03_arready,
      BLP_S_AXI_DATA_H2C_03_arvalid => BLP_S_AXI_DATA_H2C_03_arvalid,
      BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlock(0) => BLP_S_AXI_DATA_H2C_03_awlock(0),
      BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_awready => BLP_S_AXI_DATA_H2C_03_awready,
      BLP_S_AXI_DATA_H2C_03_awvalid => BLP_S_AXI_DATA_H2C_03_awvalid,
      BLP_S_AXI_DATA_H2C_03_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_bready => BLP_S_AXI_DATA_H2C_03_bready,
      BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_bvalid => BLP_S_AXI_DATA_H2C_03_bvalid,
      BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_rlast => BLP_S_AXI_DATA_H2C_03_rlast,
      BLP_S_AXI_DATA_H2C_03_rready => BLP_S_AXI_DATA_H2C_03_rready,
      BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_rvalid => BLP_S_AXI_DATA_H2C_03_rvalid,
      BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_wlast => BLP_S_AXI_DATA_H2C_03_wlast,
      BLP_S_AXI_DATA_H2C_03_wready => BLP_S_AXI_DATA_H2C_03_wready,
      BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0) => BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0),
      BLP_S_AXI_DATA_H2C_03_wvalid => BLP_S_AXI_DATA_H2C_03_wvalid,
      ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_arready => ULP_M_AXI_CTRL_USER_00_arready,
      ULP_M_AXI_CTRL_USER_00_arvalid => ULP_M_AXI_CTRL_USER_00_arvalid,
      ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_awready => ULP_M_AXI_CTRL_USER_00_awready,
      ULP_M_AXI_CTRL_USER_00_awvalid => ULP_M_AXI_CTRL_USER_00_awvalid,
      ULP_M_AXI_CTRL_USER_00_bready => ULP_M_AXI_CTRL_USER_00_bready,
      ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_bvalid => ULP_M_AXI_CTRL_USER_00_bvalid,
      ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_rready => ULP_M_AXI_CTRL_USER_00_rready,
      ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_rvalid => ULP_M_AXI_CTRL_USER_00_rvalid,
      ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_wready => ULP_M_AXI_CTRL_USER_00_wready,
      ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_00_wvalid => ULP_M_AXI_CTRL_USER_00_wvalid,
      ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_arready => ULP_M_AXI_CTRL_USER_01_arready,
      ULP_M_AXI_CTRL_USER_01_arvalid => ULP_M_AXI_CTRL_USER_01_arvalid,
      ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_awready => ULP_M_AXI_CTRL_USER_01_awready,
      ULP_M_AXI_CTRL_USER_01_awvalid => ULP_M_AXI_CTRL_USER_01_awvalid,
      ULP_M_AXI_CTRL_USER_01_bready => ULP_M_AXI_CTRL_USER_01_bready,
      ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_bvalid => ULP_M_AXI_CTRL_USER_01_bvalid,
      ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_rready => ULP_M_AXI_CTRL_USER_01_rready,
      ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_rvalid => ULP_M_AXI_CTRL_USER_01_rvalid,
      ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_wready => ULP_M_AXI_CTRL_USER_01_wready,
      ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_01_wvalid => ULP_M_AXI_CTRL_USER_01_wvalid,
      ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_arready => ULP_M_AXI_CTRL_USER_02_arready,
      ULP_M_AXI_CTRL_USER_02_arvalid => ULP_M_AXI_CTRL_USER_02_arvalid,
      ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_awready => ULP_M_AXI_CTRL_USER_02_awready,
      ULP_M_AXI_CTRL_USER_02_awvalid => ULP_M_AXI_CTRL_USER_02_awvalid,
      ULP_M_AXI_CTRL_USER_02_bready => ULP_M_AXI_CTRL_USER_02_bready,
      ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_bvalid => ULP_M_AXI_CTRL_USER_02_bvalid,
      ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_rready => ULP_M_AXI_CTRL_USER_02_rready,
      ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_rvalid => ULP_M_AXI_CTRL_USER_02_rvalid,
      ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_wready => ULP_M_AXI_CTRL_USER_02_wready,
      ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_02_wvalid => ULP_M_AXI_CTRL_USER_02_wvalid,
      ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlock(0) => ULP_M_AXI_DATA_H2C_00_arlock(0),
      ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_arready => ULP_M_AXI_DATA_H2C_00_arready,
      ULP_M_AXI_DATA_H2C_00_arvalid => ULP_M_AXI_DATA_H2C_00_arvalid,
      ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlock(0) => ULP_M_AXI_DATA_H2C_00_awlock(0),
      ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_awready => ULP_M_AXI_DATA_H2C_00_awready,
      ULP_M_AXI_DATA_H2C_00_awvalid => ULP_M_AXI_DATA_H2C_00_awvalid,
      ULP_M_AXI_DATA_H2C_00_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_bready => ULP_M_AXI_DATA_H2C_00_bready,
      ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_bvalid => ULP_M_AXI_DATA_H2C_00_bvalid,
      ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_rlast => ULP_M_AXI_DATA_H2C_00_rlast,
      ULP_M_AXI_DATA_H2C_00_rready => ULP_M_AXI_DATA_H2C_00_rready,
      ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_rvalid => ULP_M_AXI_DATA_H2C_00_rvalid,
      ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_wlast => ULP_M_AXI_DATA_H2C_00_wlast,
      ULP_M_AXI_DATA_H2C_00_wready => ULP_M_AXI_DATA_H2C_00_wready,
      ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0) => ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0),
      ULP_M_AXI_DATA_H2C_00_wvalid => ULP_M_AXI_DATA_H2C_00_wvalid,
      ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_arid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlock(0) => ULP_M_AXI_DATA_H2C_01_arlock(0),
      ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_arready => ULP_M_AXI_DATA_H2C_01_arready,
      ULP_M_AXI_DATA_H2C_01_arvalid => ULP_M_AXI_DATA_H2C_01_arvalid,
      ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_awid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlock(0) => ULP_M_AXI_DATA_H2C_01_awlock(0),
      ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_awready => ULP_M_AXI_DATA_H2C_01_awready,
      ULP_M_AXI_DATA_H2C_01_awvalid => ULP_M_AXI_DATA_H2C_01_awvalid,
      ULP_M_AXI_DATA_H2C_01_bid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bready => ULP_M_AXI_DATA_H2C_01_bready,
      ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bvalid => ULP_M_AXI_DATA_H2C_01_bvalid,
      ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_rid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rlast => ULP_M_AXI_DATA_H2C_01_rlast,
      ULP_M_AXI_DATA_H2C_01_rready => ULP_M_AXI_DATA_H2C_01_rready,
      ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rvalid => ULP_M_AXI_DATA_H2C_01_rvalid,
      ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_wlast => ULP_M_AXI_DATA_H2C_01_wlast,
      ULP_M_AXI_DATA_H2C_01_wready => ULP_M_AXI_DATA_H2C_01_wready,
      ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0) => ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_wvalid => ULP_M_AXI_DATA_H2C_01_wvalid,
      ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlock(0) => ULP_M_AXI_DATA_H2C_02_arlock(0),
      ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_arready => ULP_M_AXI_DATA_H2C_02_arready,
      ULP_M_AXI_DATA_H2C_02_arvalid => ULP_M_AXI_DATA_H2C_02_arvalid,
      ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlock(0) => ULP_M_AXI_DATA_H2C_02_awlock(0),
      ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_awready => ULP_M_AXI_DATA_H2C_02_awready,
      ULP_M_AXI_DATA_H2C_02_awvalid => ULP_M_AXI_DATA_H2C_02_awvalid,
      ULP_M_AXI_DATA_H2C_02_bready => ULP_M_AXI_DATA_H2C_02_bready,
      ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_bvalid => ULP_M_AXI_DATA_H2C_02_bvalid,
      ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_rlast => ULP_M_AXI_DATA_H2C_02_rlast,
      ULP_M_AXI_DATA_H2C_02_rready => ULP_M_AXI_DATA_H2C_02_rready,
      ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_rvalid => ULP_M_AXI_DATA_H2C_02_rvalid,
      ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_wlast => ULP_M_AXI_DATA_H2C_02_wlast,
      ULP_M_AXI_DATA_H2C_02_wready => ULP_M_AXI_DATA_H2C_02_wready,
      ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0) => ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_wvalid => ULP_M_AXI_DATA_H2C_02_wvalid,
      ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlock(0) => ULP_M_AXI_DATA_H2C_03_arlock(0),
      ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_arready => ULP_M_AXI_DATA_H2C_03_arready,
      ULP_M_AXI_DATA_H2C_03_arvalid => ULP_M_AXI_DATA_H2C_03_arvalid,
      ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlock(0) => ULP_M_AXI_DATA_H2C_03_awlock(0),
      ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_awready => ULP_M_AXI_DATA_H2C_03_awready,
      ULP_M_AXI_DATA_H2C_03_awvalid => ULP_M_AXI_DATA_H2C_03_awvalid,
      ULP_M_AXI_DATA_H2C_03_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_bready => ULP_M_AXI_DATA_H2C_03_bready,
      ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_bvalid => ULP_M_AXI_DATA_H2C_03_bvalid,
      ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_rlast => ULP_M_AXI_DATA_H2C_03_rlast,
      ULP_M_AXI_DATA_H2C_03_rready => ULP_M_AXI_DATA_H2C_03_rready,
      ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_rvalid => ULP_M_AXI_DATA_H2C_03_rvalid,
      ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_wlast => ULP_M_AXI_DATA_H2C_03_wlast,
      ULP_M_AXI_DATA_H2C_03_wready => ULP_M_AXI_DATA_H2C_03_wready,
      ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0) => ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0),
      ULP_M_AXI_DATA_H2C_03_wvalid => ULP_M_AXI_DATA_H2C_03_wvalid,
      blp_m_data_dna_from_ulp_00(2 downto 0) => blp_m_data_dna_from_ulp_00(2 downto 0),
      blp_m_data_memory_calib_complete_00(0) => blp_m_data_memory_calib_complete_00(0),
      blp_m_irq_cu_00(127 downto 0) => blp_m_irq_cu_00(127 downto 0),
      blp_s_aclk_ctrl_00 => blp_s_aclk_ctrl_00,
      blp_s_aclk_kernel2_ref_clk_00 => blp_s_aclk_kernel2_ref_clk_00,
      blp_s_aclk_kernel_ref_clk_00 => blp_s_aclk_kernel_ref_clk_00,
      blp_s_aclk_pcie_00 => blp_s_aclk_pcie_00,
      blp_s_aresetn_ctrl_00(0) => blp_s_aresetn_ctrl_00(0),
      blp_s_aresetn_kernel_ref_clk_00(0) => blp_s_aresetn_kernel_ref_clk_00(0),
      blp_s_aresetn_pcie_00(0) => blp_s_aresetn_pcie_00(0),
      blp_s_data_clkwiz_kernel_clk_out1_locked_00(0) => blp_s_data_clkwiz_kernel_clk_out1_locked_00(0),
      blp_s_data_dout_dna_00(0) => blp_s_data_dout_dna_00(0),
      blp_s_data_perstn_out_00(2 downto 0) => blp_s_data_perstn_out_00(2 downto 0),
      blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0) => blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_m_aclk_ctrl_00 => ulp_m_aclk_ctrl_00,
      ulp_m_aclk_kernel2_ref_clk_00 => ulp_m_aclk_kernel2_ref_clk_00,
      ulp_m_aclk_kernel_ref_clk_00 => ulp_m_aclk_kernel_ref_clk_00,
      ulp_m_aclk_pcie_00 => ulp_m_aclk_pcie_00,
      ulp_m_aresetn_ctrl_00(0) => ulp_m_aresetn_ctrl_00(0),
      ulp_m_aresetn_kernel_ref_clk_00(0) => ulp_m_aresetn_kernel_ref_clk_00(0),
      ulp_m_aresetn_pcie_00(0) => ulp_m_aresetn_pcie_00(0),
      ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0) => ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0),
      ulp_m_data_dout_dna_00(0) => ulp_m_data_dout_dna_00(0),
      ulp_m_data_perstn_out_00(2 downto 0) => ulp_m_data_perstn_out_00(2 downto 0),
      ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0) => ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_s_data_dna_from_ulp_00(2 downto 0) => ulp_s_data_dna_from_ulp_00(2 downto 0),
      ulp_s_data_memory_calib_complete_00(0) => ulp_s_data_memory_calib_complete_00(0),
      ulp_s_irq_cu_00(127 downto 0) => ulp_s_irq_cu_00(127 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire is
  port (
    BLP_S_AXI_CTRL_USER_00_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wvalid : out STD_LOGIC;
    blp_m_data_dna_from_ulp_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_m_data_memory_calib_complete_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_m_irq_cu_00 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    blp_s_aclk_ctrl_00 : in STD_LOGIC;
    blp_s_aclk_kernel2_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_kernel_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_pcie_00 : in STD_LOGIC;
    blp_s_aresetn_ctrl_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_kernel_ref_clk_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_pcie_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_clkwiz_kernel_clk_out1_locked_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_dout_dna_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_perstn_out_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_s_data_slice_pr_reset_to_ulp_00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_m_aclk_ctrl_00 : out STD_LOGIC;
    ulp_m_aclk_kernel2_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_kernel_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_pcie_00 : out STD_LOGIC;
    ulp_m_aresetn_ctrl_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_kernel_ref_clk_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_pcie_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_dout_dna_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_perstn_out_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_m_data_slice_pr_reset_to_ulp_00 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_s_data_dna_from_ulp_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_s_data_memory_calib_complete_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_s_irq_cu_00 : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire : entity is "ii_level0_wire.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pxi_ii_core : label is "ii_level0_wire_pxi_ii_core_0,bd_5941,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pxi_ii_core : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pxi_ii_core : label is "bd_5941,Vivado 2021.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_INFO of blp_s_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_CTRL_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02:blp_m_data_dna_from_ulp_00:blp_m_data_memory_calib_complete_00:blp_s_data_dout_dna_00:blp_s_data_slice_pr_reset_to_ulp_00, ASSOCIATED_RESET BLP_S_ARESETN_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL_REF_CLK_00, ASSOCIATED_BUSIF blp_s_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET BLP_S_ARESETN_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_PCIE_00, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03:blp_m_irq_cu_00:blp_s_data_perstn_out_00, ASSOCIATED_RESET BLP_S_ARESETN_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_CTRL_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_DATA_H2C_02:ulp_m_data_slice_pr_reset_to_ulp_00:ulp_s_data_memory_calib_complete_00:ulp_s_data_dna_from_ulp_00:ulp_m_data_dout_dna_00, ASSOCIATED_RESET ULP_M_ARESETN_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL_REF_CLK_00, ASSOCIATED_BUSIF ulp_m_data_clkwiz_kernel_clk_out1_locked_00, ASSOCIATED_RESET ULP_M_ARESETN_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_PCIE_00, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_03:ulp_m_data_perstn_out_00:ulp_s_irq_cu_00, ASSOCIATED_RESET ULP_M_ARESETN_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_00_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_01_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_02_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 32, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_00_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 512, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_01_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 64, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_02_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_03_araddr : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 128, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_00_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_01_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_02_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 32, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_00_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 512, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_01_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 64, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_02_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_ctrl_00, DATA_WIDTH 32, FREQ_HZ 50000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_03_araddr : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN cd_pcie_00, DATA_WIDTH 128, FREQ_HZ 250000000, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PHASE 0, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of blp_m_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.BLP_M_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of blp_m_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.BLP_M_IRQ_CU_00, PortWidth 128, SENSITIVITY level_high";
  attribute X_INTERFACE_INFO of blp_s_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_CTRL_00, INSERT_VIP 0, POLARITY ACTIVE_LOW, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of blp_s_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_PCIE_00, INSERT_VIP 0, POLARITY ACTIVE_LOW, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_CTRL_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_KERNEL_REF_CLK_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_PCIE_00, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.ULP_S_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ulp_s_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.ULP_S_IRQ_CU_00, PortWidth 128, SENSITIVITY level_high";
begin
pxi_ii_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire_pxi_ii_core_0
     port map (
      BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_arready => BLP_S_AXI_CTRL_USER_00_arready,
      BLP_S_AXI_CTRL_USER_00_arvalid => BLP_S_AXI_CTRL_USER_00_arvalid,
      BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_awready => BLP_S_AXI_CTRL_USER_00_awready,
      BLP_S_AXI_CTRL_USER_00_awvalid => BLP_S_AXI_CTRL_USER_00_awvalid,
      BLP_S_AXI_CTRL_USER_00_bready => BLP_S_AXI_CTRL_USER_00_bready,
      BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_bvalid => BLP_S_AXI_CTRL_USER_00_bvalid,
      BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_rready => BLP_S_AXI_CTRL_USER_00_rready,
      BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_rvalid => BLP_S_AXI_CTRL_USER_00_rvalid,
      BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_wready => BLP_S_AXI_CTRL_USER_00_wready,
      BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_00_wvalid => BLP_S_AXI_CTRL_USER_00_wvalid,
      BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_arready => BLP_S_AXI_CTRL_USER_01_arready,
      BLP_S_AXI_CTRL_USER_01_arvalid => BLP_S_AXI_CTRL_USER_01_arvalid,
      BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_awready => BLP_S_AXI_CTRL_USER_01_awready,
      BLP_S_AXI_CTRL_USER_01_awvalid => BLP_S_AXI_CTRL_USER_01_awvalid,
      BLP_S_AXI_CTRL_USER_01_bready => BLP_S_AXI_CTRL_USER_01_bready,
      BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_bvalid => BLP_S_AXI_CTRL_USER_01_bvalid,
      BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_rready => BLP_S_AXI_CTRL_USER_01_rready,
      BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_rvalid => BLP_S_AXI_CTRL_USER_01_rvalid,
      BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_wready => BLP_S_AXI_CTRL_USER_01_wready,
      BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_01_wvalid => BLP_S_AXI_CTRL_USER_01_wvalid,
      BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_arready => BLP_S_AXI_CTRL_USER_02_arready,
      BLP_S_AXI_CTRL_USER_02_arvalid => BLP_S_AXI_CTRL_USER_02_arvalid,
      BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_awready => BLP_S_AXI_CTRL_USER_02_awready,
      BLP_S_AXI_CTRL_USER_02_awvalid => BLP_S_AXI_CTRL_USER_02_awvalid,
      BLP_S_AXI_CTRL_USER_02_bready => BLP_S_AXI_CTRL_USER_02_bready,
      BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_bvalid => BLP_S_AXI_CTRL_USER_02_bvalid,
      BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_rready => BLP_S_AXI_CTRL_USER_02_rready,
      BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_rvalid => BLP_S_AXI_CTRL_USER_02_rvalid,
      BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_wready => BLP_S_AXI_CTRL_USER_02_wready,
      BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_02_wvalid => BLP_S_AXI_CTRL_USER_02_wvalid,
      BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlock(0) => BLP_S_AXI_DATA_H2C_00_arlock(0),
      BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_arready => BLP_S_AXI_DATA_H2C_00_arready,
      BLP_S_AXI_DATA_H2C_00_arvalid => BLP_S_AXI_DATA_H2C_00_arvalid,
      BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlock(0) => BLP_S_AXI_DATA_H2C_00_awlock(0),
      BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_awready => BLP_S_AXI_DATA_H2C_00_awready,
      BLP_S_AXI_DATA_H2C_00_awvalid => BLP_S_AXI_DATA_H2C_00_awvalid,
      BLP_S_AXI_DATA_H2C_00_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_bready => BLP_S_AXI_DATA_H2C_00_bready,
      BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_bvalid => BLP_S_AXI_DATA_H2C_00_bvalid,
      BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_rlast => BLP_S_AXI_DATA_H2C_00_rlast,
      BLP_S_AXI_DATA_H2C_00_rready => BLP_S_AXI_DATA_H2C_00_rready,
      BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_rvalid => BLP_S_AXI_DATA_H2C_00_rvalid,
      BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_wlast => BLP_S_AXI_DATA_H2C_00_wlast,
      BLP_S_AXI_DATA_H2C_00_wready => BLP_S_AXI_DATA_H2C_00_wready,
      BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0) => BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0),
      BLP_S_AXI_DATA_H2C_00_wvalid => BLP_S_AXI_DATA_H2C_00_wvalid,
      BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_arid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlock(0) => BLP_S_AXI_DATA_H2C_01_arlock(0),
      BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_arready => BLP_S_AXI_DATA_H2C_01_arready,
      BLP_S_AXI_DATA_H2C_01_arvalid => BLP_S_AXI_DATA_H2C_01_arvalid,
      BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_awid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlock(0) => BLP_S_AXI_DATA_H2C_01_awlock(0),
      BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_awready => BLP_S_AXI_DATA_H2C_01_awready,
      BLP_S_AXI_DATA_H2C_01_awvalid => BLP_S_AXI_DATA_H2C_01_awvalid,
      BLP_S_AXI_DATA_H2C_01_bid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bready => BLP_S_AXI_DATA_H2C_01_bready,
      BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bvalid => BLP_S_AXI_DATA_H2C_01_bvalid,
      BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_rid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rlast => BLP_S_AXI_DATA_H2C_01_rlast,
      BLP_S_AXI_DATA_H2C_01_rready => BLP_S_AXI_DATA_H2C_01_rready,
      BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rvalid => BLP_S_AXI_DATA_H2C_01_rvalid,
      BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_wlast => BLP_S_AXI_DATA_H2C_01_wlast,
      BLP_S_AXI_DATA_H2C_01_wready => BLP_S_AXI_DATA_H2C_01_wready,
      BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0) => BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_wvalid => BLP_S_AXI_DATA_H2C_01_wvalid,
      BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlock(0) => BLP_S_AXI_DATA_H2C_02_arlock(0),
      BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_arready => BLP_S_AXI_DATA_H2C_02_arready,
      BLP_S_AXI_DATA_H2C_02_arvalid => BLP_S_AXI_DATA_H2C_02_arvalid,
      BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlock(0) => BLP_S_AXI_DATA_H2C_02_awlock(0),
      BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_awready => BLP_S_AXI_DATA_H2C_02_awready,
      BLP_S_AXI_DATA_H2C_02_awvalid => BLP_S_AXI_DATA_H2C_02_awvalid,
      BLP_S_AXI_DATA_H2C_02_bready => BLP_S_AXI_DATA_H2C_02_bready,
      BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_bvalid => BLP_S_AXI_DATA_H2C_02_bvalid,
      BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_rlast => BLP_S_AXI_DATA_H2C_02_rlast,
      BLP_S_AXI_DATA_H2C_02_rready => BLP_S_AXI_DATA_H2C_02_rready,
      BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_rvalid => BLP_S_AXI_DATA_H2C_02_rvalid,
      BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_wlast => BLP_S_AXI_DATA_H2C_02_wlast,
      BLP_S_AXI_DATA_H2C_02_wready => BLP_S_AXI_DATA_H2C_02_wready,
      BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0) => BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_wvalid => BLP_S_AXI_DATA_H2C_02_wvalid,
      BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlock(0) => BLP_S_AXI_DATA_H2C_03_arlock(0),
      BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_arready => BLP_S_AXI_DATA_H2C_03_arready,
      BLP_S_AXI_DATA_H2C_03_arvalid => BLP_S_AXI_DATA_H2C_03_arvalid,
      BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlock(0) => BLP_S_AXI_DATA_H2C_03_awlock(0),
      BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_awready => BLP_S_AXI_DATA_H2C_03_awready,
      BLP_S_AXI_DATA_H2C_03_awvalid => BLP_S_AXI_DATA_H2C_03_awvalid,
      BLP_S_AXI_DATA_H2C_03_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_bready => BLP_S_AXI_DATA_H2C_03_bready,
      BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_bvalid => BLP_S_AXI_DATA_H2C_03_bvalid,
      BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_rlast => BLP_S_AXI_DATA_H2C_03_rlast,
      BLP_S_AXI_DATA_H2C_03_rready => BLP_S_AXI_DATA_H2C_03_rready,
      BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_rvalid => BLP_S_AXI_DATA_H2C_03_rvalid,
      BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_wlast => BLP_S_AXI_DATA_H2C_03_wlast,
      BLP_S_AXI_DATA_H2C_03_wready => BLP_S_AXI_DATA_H2C_03_wready,
      BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0) => BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0),
      BLP_S_AXI_DATA_H2C_03_wvalid => BLP_S_AXI_DATA_H2C_03_wvalid,
      ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_arready => ULP_M_AXI_CTRL_USER_00_arready,
      ULP_M_AXI_CTRL_USER_00_arvalid => ULP_M_AXI_CTRL_USER_00_arvalid,
      ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_awready => ULP_M_AXI_CTRL_USER_00_awready,
      ULP_M_AXI_CTRL_USER_00_awvalid => ULP_M_AXI_CTRL_USER_00_awvalid,
      ULP_M_AXI_CTRL_USER_00_bready => ULP_M_AXI_CTRL_USER_00_bready,
      ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_bvalid => ULP_M_AXI_CTRL_USER_00_bvalid,
      ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_rready => ULP_M_AXI_CTRL_USER_00_rready,
      ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_rvalid => ULP_M_AXI_CTRL_USER_00_rvalid,
      ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_wready => ULP_M_AXI_CTRL_USER_00_wready,
      ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_00_wvalid => ULP_M_AXI_CTRL_USER_00_wvalid,
      ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_arready => ULP_M_AXI_CTRL_USER_01_arready,
      ULP_M_AXI_CTRL_USER_01_arvalid => ULP_M_AXI_CTRL_USER_01_arvalid,
      ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_awready => ULP_M_AXI_CTRL_USER_01_awready,
      ULP_M_AXI_CTRL_USER_01_awvalid => ULP_M_AXI_CTRL_USER_01_awvalid,
      ULP_M_AXI_CTRL_USER_01_bready => ULP_M_AXI_CTRL_USER_01_bready,
      ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_bvalid => ULP_M_AXI_CTRL_USER_01_bvalid,
      ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_rready => ULP_M_AXI_CTRL_USER_01_rready,
      ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_rvalid => ULP_M_AXI_CTRL_USER_01_rvalid,
      ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_wready => ULP_M_AXI_CTRL_USER_01_wready,
      ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_01_wvalid => ULP_M_AXI_CTRL_USER_01_wvalid,
      ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_arready => ULP_M_AXI_CTRL_USER_02_arready,
      ULP_M_AXI_CTRL_USER_02_arvalid => ULP_M_AXI_CTRL_USER_02_arvalid,
      ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_awready => ULP_M_AXI_CTRL_USER_02_awready,
      ULP_M_AXI_CTRL_USER_02_awvalid => ULP_M_AXI_CTRL_USER_02_awvalid,
      ULP_M_AXI_CTRL_USER_02_bready => ULP_M_AXI_CTRL_USER_02_bready,
      ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_bvalid => ULP_M_AXI_CTRL_USER_02_bvalid,
      ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_rready => ULP_M_AXI_CTRL_USER_02_rready,
      ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_rvalid => ULP_M_AXI_CTRL_USER_02_rvalid,
      ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_wready => ULP_M_AXI_CTRL_USER_02_wready,
      ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_02_wvalid => ULP_M_AXI_CTRL_USER_02_wvalid,
      ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlock(0) => ULP_M_AXI_DATA_H2C_00_arlock(0),
      ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_arready => ULP_M_AXI_DATA_H2C_00_arready,
      ULP_M_AXI_DATA_H2C_00_arvalid => ULP_M_AXI_DATA_H2C_00_arvalid,
      ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlock(0) => ULP_M_AXI_DATA_H2C_00_awlock(0),
      ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_awready => ULP_M_AXI_DATA_H2C_00_awready,
      ULP_M_AXI_DATA_H2C_00_awvalid => ULP_M_AXI_DATA_H2C_00_awvalid,
      ULP_M_AXI_DATA_H2C_00_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_bready => ULP_M_AXI_DATA_H2C_00_bready,
      ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_bvalid => ULP_M_AXI_DATA_H2C_00_bvalid,
      ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_rlast => ULP_M_AXI_DATA_H2C_00_rlast,
      ULP_M_AXI_DATA_H2C_00_rready => ULP_M_AXI_DATA_H2C_00_rready,
      ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_rvalid => ULP_M_AXI_DATA_H2C_00_rvalid,
      ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_wlast => ULP_M_AXI_DATA_H2C_00_wlast,
      ULP_M_AXI_DATA_H2C_00_wready => ULP_M_AXI_DATA_H2C_00_wready,
      ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0) => ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0),
      ULP_M_AXI_DATA_H2C_00_wvalid => ULP_M_AXI_DATA_H2C_00_wvalid,
      ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_arid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlock(0) => ULP_M_AXI_DATA_H2C_01_arlock(0),
      ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_arready => ULP_M_AXI_DATA_H2C_01_arready,
      ULP_M_AXI_DATA_H2C_01_arvalid => ULP_M_AXI_DATA_H2C_01_arvalid,
      ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_awid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlock(0) => ULP_M_AXI_DATA_H2C_01_awlock(0),
      ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_awready => ULP_M_AXI_DATA_H2C_01_awready,
      ULP_M_AXI_DATA_H2C_01_awvalid => ULP_M_AXI_DATA_H2C_01_awvalid,
      ULP_M_AXI_DATA_H2C_01_bid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bready => ULP_M_AXI_DATA_H2C_01_bready,
      ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bvalid => ULP_M_AXI_DATA_H2C_01_bvalid,
      ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_rid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rlast => ULP_M_AXI_DATA_H2C_01_rlast,
      ULP_M_AXI_DATA_H2C_01_rready => ULP_M_AXI_DATA_H2C_01_rready,
      ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rvalid => ULP_M_AXI_DATA_H2C_01_rvalid,
      ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_wlast => ULP_M_AXI_DATA_H2C_01_wlast,
      ULP_M_AXI_DATA_H2C_01_wready => ULP_M_AXI_DATA_H2C_01_wready,
      ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0) => ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_wvalid => ULP_M_AXI_DATA_H2C_01_wvalid,
      ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlock(0) => ULP_M_AXI_DATA_H2C_02_arlock(0),
      ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_arready => ULP_M_AXI_DATA_H2C_02_arready,
      ULP_M_AXI_DATA_H2C_02_arvalid => ULP_M_AXI_DATA_H2C_02_arvalid,
      ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlock(0) => ULP_M_AXI_DATA_H2C_02_awlock(0),
      ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_awready => ULP_M_AXI_DATA_H2C_02_awready,
      ULP_M_AXI_DATA_H2C_02_awvalid => ULP_M_AXI_DATA_H2C_02_awvalid,
      ULP_M_AXI_DATA_H2C_02_bready => ULP_M_AXI_DATA_H2C_02_bready,
      ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_bvalid => ULP_M_AXI_DATA_H2C_02_bvalid,
      ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_rlast => ULP_M_AXI_DATA_H2C_02_rlast,
      ULP_M_AXI_DATA_H2C_02_rready => ULP_M_AXI_DATA_H2C_02_rready,
      ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_rvalid => ULP_M_AXI_DATA_H2C_02_rvalid,
      ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_wlast => ULP_M_AXI_DATA_H2C_02_wlast,
      ULP_M_AXI_DATA_H2C_02_wready => ULP_M_AXI_DATA_H2C_02_wready,
      ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0) => ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_wvalid => ULP_M_AXI_DATA_H2C_02_wvalid,
      ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlock(0) => ULP_M_AXI_DATA_H2C_03_arlock(0),
      ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_arready => ULP_M_AXI_DATA_H2C_03_arready,
      ULP_M_AXI_DATA_H2C_03_arvalid => ULP_M_AXI_DATA_H2C_03_arvalid,
      ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlock(0) => ULP_M_AXI_DATA_H2C_03_awlock(0),
      ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_awready => ULP_M_AXI_DATA_H2C_03_awready,
      ULP_M_AXI_DATA_H2C_03_awvalid => ULP_M_AXI_DATA_H2C_03_awvalid,
      ULP_M_AXI_DATA_H2C_03_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_bready => ULP_M_AXI_DATA_H2C_03_bready,
      ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_bvalid => ULP_M_AXI_DATA_H2C_03_bvalid,
      ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_rlast => ULP_M_AXI_DATA_H2C_03_rlast,
      ULP_M_AXI_DATA_H2C_03_rready => ULP_M_AXI_DATA_H2C_03_rready,
      ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_rvalid => ULP_M_AXI_DATA_H2C_03_rvalid,
      ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_wlast => ULP_M_AXI_DATA_H2C_03_wlast,
      ULP_M_AXI_DATA_H2C_03_wready => ULP_M_AXI_DATA_H2C_03_wready,
      ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0) => ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0),
      ULP_M_AXI_DATA_H2C_03_wvalid => ULP_M_AXI_DATA_H2C_03_wvalid,
      blp_m_data_dna_from_ulp_00(2 downto 0) => blp_m_data_dna_from_ulp_00(2 downto 0),
      blp_m_data_memory_calib_complete_00(0) => blp_m_data_memory_calib_complete_00(0),
      blp_m_irq_cu_00(127 downto 0) => blp_m_irq_cu_00(127 downto 0),
      blp_s_aclk_ctrl_00 => blp_s_aclk_ctrl_00,
      blp_s_aclk_kernel2_ref_clk_00 => blp_s_aclk_kernel2_ref_clk_00,
      blp_s_aclk_kernel_ref_clk_00 => blp_s_aclk_kernel_ref_clk_00,
      blp_s_aclk_pcie_00 => blp_s_aclk_pcie_00,
      blp_s_aresetn_ctrl_00(0) => blp_s_aresetn_ctrl_00(0),
      blp_s_aresetn_kernel_ref_clk_00(0) => blp_s_aresetn_kernel_ref_clk_00(0),
      blp_s_aresetn_pcie_00(0) => blp_s_aresetn_pcie_00(0),
      blp_s_data_clkwiz_kernel_clk_out1_locked_00(0) => blp_s_data_clkwiz_kernel_clk_out1_locked_00(0),
      blp_s_data_dout_dna_00(0) => blp_s_data_dout_dna_00(0),
      blp_s_data_perstn_out_00(2 downto 0) => blp_s_data_perstn_out_00(2 downto 0),
      blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0) => blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_m_aclk_ctrl_00 => ulp_m_aclk_ctrl_00,
      ulp_m_aclk_kernel2_ref_clk_00 => ulp_m_aclk_kernel2_ref_clk_00,
      ulp_m_aclk_kernel_ref_clk_00 => ulp_m_aclk_kernel_ref_clk_00,
      ulp_m_aclk_pcie_00 => ulp_m_aclk_pcie_00,
      ulp_m_aresetn_ctrl_00(0) => ulp_m_aresetn_ctrl_00(0),
      ulp_m_aresetn_kernel_ref_clk_00(0) => ulp_m_aresetn_kernel_ref_clk_00(0),
      ulp_m_aresetn_pcie_00(0) => ulp_m_aresetn_pcie_00(0),
      ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0) => ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0),
      ulp_m_data_dout_dna_00(0) => ulp_m_data_dout_dna_00(0),
      ulp_m_data_perstn_out_00(2 downto 0) => ulp_m_data_perstn_out_00(2 downto 0),
      ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0) => ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_s_data_dna_from_ulp_00(2 downto 0) => ulp_s_data_dna_from_ulp_00(2 downto 0),
      ulp_s_data_memory_calib_complete_00(0) => ulp_s_data_memory_calib_complete_00(0),
      ulp_s_irq_cu_00(127 downto 0) => ulp_s_irq_cu_00(127 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    BLP_S_AXI_CTRL_USER_00_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_00_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_00_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_01_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_01_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_araddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_arready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awaddr : in STD_LOGIC_VECTOR ( 24 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_CTRL_USER_02_awready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rready : in STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_CTRL_USER_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wready : out STD_LOGIC;
    BLP_S_AXI_CTRL_USER_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_CTRL_USER_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_00_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_00_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_00_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_00_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_00_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_01_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_01_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_01_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_01_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_01_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_02_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_02_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_02_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_02_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_02_wvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_araddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_arready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_arvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awaddr : in STD_LOGIC_VECTOR ( 38 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    BLP_S_AXI_DATA_H2C_03_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    BLP_S_AXI_DATA_H2C_03_awready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_awvalid : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_bvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rlast : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rready : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    BLP_S_AXI_DATA_H2C_03_rvalid : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wlast : in STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wready : out STD_LOGIC;
    BLP_S_AXI_DATA_H2C_03_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BLP_S_AXI_DATA_H2C_03_wvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_00_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_00_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_01_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_01_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_araddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_arready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awaddr : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_CTRL_USER_02_awready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rready : out STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_CTRL_USER_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wready : in STD_LOGIC;
    ULP_M_AXI_CTRL_USER_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_CTRL_USER_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_00_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_00_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_00_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_00_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_00_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_01_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_01_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_01_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_01_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_01_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_02_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_02_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_02_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_02_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_02_wvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_araddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_arready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_arvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awaddr : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    ULP_M_AXI_DATA_H2C_03_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ULP_M_AXI_DATA_H2C_03_awready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_awvalid : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_bvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rlast : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rready : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ULP_M_AXI_DATA_H2C_03_rvalid : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wlast : out STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wready : in STD_LOGIC;
    ULP_M_AXI_DATA_H2C_03_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ULP_M_AXI_DATA_H2C_03_wvalid : out STD_LOGIC;
    blp_m_data_dna_from_ulp_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_m_data_memory_calib_complete_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blp_m_irq_cu_00 : out STD_LOGIC_VECTOR ( 127 downto 0 );
    blp_s_aclk_ctrl_00 : in STD_LOGIC;
    blp_s_aclk_kernel2_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_kernel_ref_clk_00 : in STD_LOGIC;
    blp_s_aclk_pcie_00 : in STD_LOGIC;
    blp_s_aresetn_ctrl_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_kernel_ref_clk_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_aresetn_pcie_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_clkwiz_kernel_clk_out1_locked_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_dout_dna_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blp_s_data_perstn_out_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    blp_s_data_slice_pr_reset_to_ulp_00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_m_aclk_ctrl_00 : out STD_LOGIC;
    ulp_m_aclk_kernel2_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_kernel_ref_clk_00 : out STD_LOGIC;
    ulp_m_aclk_pcie_00 : out STD_LOGIC;
    ulp_m_aresetn_ctrl_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_kernel_ref_clk_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_aresetn_pcie_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_dout_dna_00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_m_data_perstn_out_00 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_m_data_slice_pr_reset_to_ulp_00 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ulp_s_data_dna_from_ulp_00 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ulp_s_data_memory_calib_complete_00 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ulp_s_irq_cu_00 : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_ii_level0_wire_0,ii_level0_wire,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ii_level0_wire,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "ii_level0_wire.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_00_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 50000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_01_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 50000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_CTRL_USER_02_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 250000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_00_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 512, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_01_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 64, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_02_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 50000000, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_PARAMETER of BLP_S_AXI_DATA_H2C_03_wvalid : signal is "XIL_INTERFACENAME BLP_S_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 128, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_00_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_00, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 50000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_01_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_01, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 50000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_ctrl_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_CTRL_USER_02_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_CTRL_USER_02, ADDR_WIDTH 25, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, WUSER_WIDTH 0, FREQ_HZ 250000000, ID_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_pcie_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_00_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_00, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 512, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_01_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_01, ADDR_WIDTH 40, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 64, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 2, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_02_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_02, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 50000000, PHASE 0, CLK_DOMAIN cd_ctrl_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RVALID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wlast : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WLAST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wready : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WREADY";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WVALID";
  attribute X_INTERFACE_PARAMETER of ULP_M_AXI_DATA_H2C_03_wvalid : signal is "XIL_INTERFACENAME ULP_M_AXI_DATA_H2C_03, ADDR_WIDTH 39, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 128, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 4, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 2, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 2, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SLR_ASSIGNMENT SLR0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0, FREQ_HZ 250000000, PHASE 0, CLK_DOMAIN cd_pcie_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, PHASE 0, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02:BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00:BLP_M_DATA_MEMORY_CALIB_COMPLETE_00:BLP_M_DATA_DNA_FROM_ULP_00:BLP_S_DATA_DOUT_DNA_00, ASSOCIATED_RESET blp_s_aresetn_ctrl_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, PHASE 0, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, PHASE 0, ASSOCIATED_BUSIF BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, ASSOCIATED_RESET blp_s_aresetn_kernel_ref_clk_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.BLP_S_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of blp_s_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.BLP_S_ACLK_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, PHASE 0, ASSOCIATED_BUSIF BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03:BLP_S_DATA_PERSTN_OUT_00:BLP_M_IRQ_CU_00, ASSOCIATED_RESET blp_s_aresetn_pcie_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_ctrl_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_CTRL_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_ctrl_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_CTRL_00, CLK_DOMAIN cd_ctrl_00, FREQ_HZ 50000000, PHASE 0, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_DATA_H2C_02:ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00:ULP_S_DATA_MEMORY_CALIB_COMPLETE_00:ULP_S_DATA_DNA_FROM_ULP_00:ULP_M_DATA_DOUT_DNA_00, ASSOCIATED_RESET ulp_m_aresetn_ctrl_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel2_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel2_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL2_REF_CLK_00, CLK_DOMAIN cd_kernel2_ref_clk_00, FREQ_HZ 500000000, PHASE 0, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_kernel_ref_clk_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_KERNEL_REF_CLK_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_KERNEL_REF_CLK_00, CLK_DOMAIN cd_kernel_ref_clk_00, FREQ_HZ 300000000, PHASE 0, ASSOCIATED_BUSIF ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, ASSOCIATED_RESET ulp_m_aresetn_kernel_ref_clk_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aclk_pcie_00 : signal is "xilinx.com:signal:clock:1.0 CLK.ULP_M_ACLK_PCIE_00 CLK";
  attribute X_INTERFACE_PARAMETER of ulp_m_aclk_pcie_00 : signal is "XIL_INTERFACENAME CLK.ULP_M_ACLK_PCIE_00, CLK_DOMAIN cd_pcie_00, FREQ_HZ 250000000, PHASE 0, ASSOCIATED_BUSIF ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_03:ULP_M_DATA_PERSTN_OUT_00:ULP_S_IRQ_CU_00, ASSOCIATED_RESET ulp_m_aresetn_pcie_00, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of BLP_S_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 BLP_S_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_CTRL_USER_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_CTRL_USER_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_00_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_00 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_01_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_01 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_02_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_02 WSTRB";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_araddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_arprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 ARPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awaddr : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWADDR";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awburst : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWBURST";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awcache : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWCACHE";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlen : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLEN";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awlock : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWLOCK";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_awprot : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 AWPROT";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_bresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 BRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rid : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RID";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_rresp : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 RRESP";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wdata : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WDATA";
  attribute X_INTERFACE_INFO of ULP_M_AXI_DATA_H2C_03_wstrb : signal is "xilinx.com:interface:aximm:1.0 ULP_M_AXI_DATA_H2C_03 WSTRB";
  attribute X_INTERFACE_INFO of blp_m_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_m_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.BLP_M_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_m_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.BLP_M_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of blp_m_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.BLP_M_IRQ_CU_00, PORTWIDTH 128, SENSITIVITY LEVEL_HIGH";
  attribute X_INTERFACE_INFO of blp_s_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_CTRL_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_KERNEL_REF_CLK_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.BLP_S_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of blp_s_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.BLP_S_ARESETN_PCIE_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of blp_s_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.BLP_S_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_ctrl_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_CTRL_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_ctrl_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_CTRL_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_kernel_ref_clk_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_KERNEL_REF_CLK_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_kernel_ref_clk_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_KERNEL_REF_CLK_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_aresetn_pcie_00 : signal is "xilinx.com:signal:reset:1.0 RST.ULP_M_ARESETN_PCIE_00 RST";
  attribute X_INTERFACE_PARAMETER of ulp_m_aresetn_pcie_00 : signal is "XIL_INTERFACENAME RST.ULP_M_ARESETN_PCIE_00, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_clkwiz_kernel_clk_out1_locked_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_CLKWIZ_KERNEL_CLK_OUT1_LOCKED_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_dout_dna_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_DOUT_DNA_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_dout_dna_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_DOUT_DNA_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_perstn_out_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_PERSTN_OUT_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_perstn_out_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_PERSTN_OUT_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_m_data_slice_pr_reset_to_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_M_DATA_SLICE_PR_RESET_TO_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_dna_from_ulp_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_DNA_FROM_ULP_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_dna_from_ulp_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_DNA_FROM_ULP_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_data_memory_calib_complete_00 : signal is "xilinx.com:signal:data:1.0 DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00 DATA";
  attribute X_INTERFACE_PARAMETER of ulp_s_data_memory_calib_complete_00 : signal is "XIL_INTERFACENAME DATA.ULP_S_DATA_MEMORY_CALIB_COMPLETE_00, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of ulp_s_irq_cu_00 : signal is "xilinx.com:signal:interrupt:1.0 INTR.ULP_S_IRQ_CU_00 INTERRUPT";
  attribute X_INTERFACE_PARAMETER of ulp_s_irq_cu_00 : signal is "XIL_INTERFACENAME INTR.ULP_S_IRQ_CU_00, PORTWIDTH 128, SENSITIVITY LEVEL_HIGH";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ii_level0_wire
     port map (
      BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_arready => BLP_S_AXI_CTRL_USER_00_arready,
      BLP_S_AXI_CTRL_USER_00_arvalid => BLP_S_AXI_CTRL_USER_00_arvalid,
      BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_00_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_00_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_00_awready => BLP_S_AXI_CTRL_USER_00_awready,
      BLP_S_AXI_CTRL_USER_00_awvalid => BLP_S_AXI_CTRL_USER_00_awvalid,
      BLP_S_AXI_CTRL_USER_00_bready => BLP_S_AXI_CTRL_USER_00_bready,
      BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_bvalid => BLP_S_AXI_CTRL_USER_00_bvalid,
      BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_rready => BLP_S_AXI_CTRL_USER_00_rready,
      BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_00_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_00_rvalid => BLP_S_AXI_CTRL_USER_00_rvalid,
      BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_00_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_00_wready => BLP_S_AXI_CTRL_USER_00_wready,
      BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_00_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_00_wvalid => BLP_S_AXI_CTRL_USER_00_wvalid,
      BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_arready => BLP_S_AXI_CTRL_USER_01_arready,
      BLP_S_AXI_CTRL_USER_01_arvalid => BLP_S_AXI_CTRL_USER_01_arvalid,
      BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_01_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_01_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_01_awready => BLP_S_AXI_CTRL_USER_01_awready,
      BLP_S_AXI_CTRL_USER_01_awvalid => BLP_S_AXI_CTRL_USER_01_awvalid,
      BLP_S_AXI_CTRL_USER_01_bready => BLP_S_AXI_CTRL_USER_01_bready,
      BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_bvalid => BLP_S_AXI_CTRL_USER_01_bvalid,
      BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_rready => BLP_S_AXI_CTRL_USER_01_rready,
      BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_01_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_01_rvalid => BLP_S_AXI_CTRL_USER_01_rvalid,
      BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_01_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_01_wready => BLP_S_AXI_CTRL_USER_01_wready,
      BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_01_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_01_wvalid => BLP_S_AXI_CTRL_USER_01_wvalid,
      BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_araddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_arprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_arready => BLP_S_AXI_CTRL_USER_02_arready,
      BLP_S_AXI_CTRL_USER_02_arvalid => BLP_S_AXI_CTRL_USER_02_arvalid,
      BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0) => BLP_S_AXI_CTRL_USER_02_awaddr(24 downto 0),
      BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0) => BLP_S_AXI_CTRL_USER_02_awprot(2 downto 0),
      BLP_S_AXI_CTRL_USER_02_awready => BLP_S_AXI_CTRL_USER_02_awready,
      BLP_S_AXI_CTRL_USER_02_awvalid => BLP_S_AXI_CTRL_USER_02_awvalid,
      BLP_S_AXI_CTRL_USER_02_bready => BLP_S_AXI_CTRL_USER_02_bready,
      BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_bresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_bvalid => BLP_S_AXI_CTRL_USER_02_bvalid,
      BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_rdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_rready => BLP_S_AXI_CTRL_USER_02_rready,
      BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0) => BLP_S_AXI_CTRL_USER_02_rresp(1 downto 0),
      BLP_S_AXI_CTRL_USER_02_rvalid => BLP_S_AXI_CTRL_USER_02_rvalid,
      BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0) => BLP_S_AXI_CTRL_USER_02_wdata(31 downto 0),
      BLP_S_AXI_CTRL_USER_02_wready => BLP_S_AXI_CTRL_USER_02_wready,
      BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0) => BLP_S_AXI_CTRL_USER_02_wstrb(3 downto 0),
      BLP_S_AXI_CTRL_USER_02_wvalid => BLP_S_AXI_CTRL_USER_02_wvalid,
      BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_arlock(0) => BLP_S_AXI_DATA_H2C_00_arlock(0),
      BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_arready => BLP_S_AXI_DATA_H2C_00_arready,
      BLP_S_AXI_DATA_H2C_00_arvalid => BLP_S_AXI_DATA_H2C_00_arvalid,
      BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_00_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_00_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_00_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_00_awlock(0) => BLP_S_AXI_DATA_H2C_00_awlock(0),
      BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_00_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_00_awready => BLP_S_AXI_DATA_H2C_00_awready,
      BLP_S_AXI_DATA_H2C_00_awvalid => BLP_S_AXI_DATA_H2C_00_awvalid,
      BLP_S_AXI_DATA_H2C_00_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_bready => BLP_S_AXI_DATA_H2C_00_bready,
      BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_bvalid => BLP_S_AXI_DATA_H2C_00_bvalid,
      BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_rdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_00_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_00_rlast => BLP_S_AXI_DATA_H2C_00_rlast,
      BLP_S_AXI_DATA_H2C_00_rready => BLP_S_AXI_DATA_H2C_00_rready,
      BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_00_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_00_rvalid => BLP_S_AXI_DATA_H2C_00_rvalid,
      BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0) => BLP_S_AXI_DATA_H2C_00_wdata(511 downto 0),
      BLP_S_AXI_DATA_H2C_00_wlast => BLP_S_AXI_DATA_H2C_00_wlast,
      BLP_S_AXI_DATA_H2C_00_wready => BLP_S_AXI_DATA_H2C_00_wready,
      BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0) => BLP_S_AXI_DATA_H2C_00_wstrb(63 downto 0),
      BLP_S_AXI_DATA_H2C_00_wvalid => BLP_S_AXI_DATA_H2C_00_wvalid,
      BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_araddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_arid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_arid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_arlock(0) => BLP_S_AXI_DATA_H2C_01_arlock(0),
      BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_arready => BLP_S_AXI_DATA_H2C_01_arready,
      BLP_S_AXI_DATA_H2C_01_arvalid => BLP_S_AXI_DATA_H2C_01_arvalid,
      BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0) => BLP_S_AXI_DATA_H2C_01_awaddr(39 downto 0),
      BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_01_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_01_awid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_awid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_01_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_awlock(0) => BLP_S_AXI_DATA_H2C_01_awlock(0),
      BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_01_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_01_awready => BLP_S_AXI_DATA_H2C_01_awready,
      BLP_S_AXI_DATA_H2C_01_awvalid => BLP_S_AXI_DATA_H2C_01_awvalid,
      BLP_S_AXI_DATA_H2C_01_bid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bready => BLP_S_AXI_DATA_H2C_01_bready,
      BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_bvalid => BLP_S_AXI_DATA_H2C_01_bvalid,
      BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_rdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_rid(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rid(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rlast => BLP_S_AXI_DATA_H2C_01_rlast,
      BLP_S_AXI_DATA_H2C_01_rready => BLP_S_AXI_DATA_H2C_01_rready,
      BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_01_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_01_rvalid => BLP_S_AXI_DATA_H2C_01_rvalid,
      BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0) => BLP_S_AXI_DATA_H2C_01_wdata(63 downto 0),
      BLP_S_AXI_DATA_H2C_01_wlast => BLP_S_AXI_DATA_H2C_01_wlast,
      BLP_S_AXI_DATA_H2C_01_wready => BLP_S_AXI_DATA_H2C_01_wready,
      BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0) => BLP_S_AXI_DATA_H2C_01_wstrb(7 downto 0),
      BLP_S_AXI_DATA_H2C_01_wvalid => BLP_S_AXI_DATA_H2C_01_wvalid,
      BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_araddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_arlock(0) => BLP_S_AXI_DATA_H2C_02_arlock(0),
      BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_arready => BLP_S_AXI_DATA_H2C_02_arready,
      BLP_S_AXI_DATA_H2C_02_arvalid => BLP_S_AXI_DATA_H2C_02_arvalid,
      BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0) => BLP_S_AXI_DATA_H2C_02_awaddr(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_02_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_02_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_02_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_02_awlock(0) => BLP_S_AXI_DATA_H2C_02_awlock(0),
      BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_02_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_02_awready => BLP_S_AXI_DATA_H2C_02_awready,
      BLP_S_AXI_DATA_H2C_02_awvalid => BLP_S_AXI_DATA_H2C_02_awvalid,
      BLP_S_AXI_DATA_H2C_02_bready => BLP_S_AXI_DATA_H2C_02_bready,
      BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_bvalid => BLP_S_AXI_DATA_H2C_02_bvalid,
      BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_rdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_rlast => BLP_S_AXI_DATA_H2C_02_rlast,
      BLP_S_AXI_DATA_H2C_02_rready => BLP_S_AXI_DATA_H2C_02_rready,
      BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_02_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_02_rvalid => BLP_S_AXI_DATA_H2C_02_rvalid,
      BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0) => BLP_S_AXI_DATA_H2C_02_wdata(31 downto 0),
      BLP_S_AXI_DATA_H2C_02_wlast => BLP_S_AXI_DATA_H2C_02_wlast,
      BLP_S_AXI_DATA_H2C_02_wready => BLP_S_AXI_DATA_H2C_02_wready,
      BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0) => BLP_S_AXI_DATA_H2C_02_wstrb(3 downto 0),
      BLP_S_AXI_DATA_H2C_02_wvalid => BLP_S_AXI_DATA_H2C_02_wvalid,
      BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_araddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_arburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_arid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_arlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_arlock(0) => BLP_S_AXI_DATA_H2C_03_arlock(0),
      BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_arprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_arready => BLP_S_AXI_DATA_H2C_03_arready,
      BLP_S_AXI_DATA_H2C_03_arvalid => BLP_S_AXI_DATA_H2C_03_arvalid,
      BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0) => BLP_S_AXI_DATA_H2C_03_awaddr(38 downto 0),
      BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0) => BLP_S_AXI_DATA_H2C_03_awburst(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awcache(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_awid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0) => BLP_S_AXI_DATA_H2C_03_awlen(7 downto 0),
      BLP_S_AXI_DATA_H2C_03_awlock(0) => BLP_S_AXI_DATA_H2C_03_awlock(0),
      BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0) => BLP_S_AXI_DATA_H2C_03_awprot(2 downto 0),
      BLP_S_AXI_DATA_H2C_03_awready => BLP_S_AXI_DATA_H2C_03_awready,
      BLP_S_AXI_DATA_H2C_03_awvalid => BLP_S_AXI_DATA_H2C_03_awvalid,
      BLP_S_AXI_DATA_H2C_03_bid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_bid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_bready => BLP_S_AXI_DATA_H2C_03_bready,
      BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_bresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_bvalid => BLP_S_AXI_DATA_H2C_03_bvalid,
      BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_rdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_rid(3 downto 0) => BLP_S_AXI_DATA_H2C_03_rid(3 downto 0),
      BLP_S_AXI_DATA_H2C_03_rlast => BLP_S_AXI_DATA_H2C_03_rlast,
      BLP_S_AXI_DATA_H2C_03_rready => BLP_S_AXI_DATA_H2C_03_rready,
      BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0) => BLP_S_AXI_DATA_H2C_03_rresp(1 downto 0),
      BLP_S_AXI_DATA_H2C_03_rvalid => BLP_S_AXI_DATA_H2C_03_rvalid,
      BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0) => BLP_S_AXI_DATA_H2C_03_wdata(127 downto 0),
      BLP_S_AXI_DATA_H2C_03_wlast => BLP_S_AXI_DATA_H2C_03_wlast,
      BLP_S_AXI_DATA_H2C_03_wready => BLP_S_AXI_DATA_H2C_03_wready,
      BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0) => BLP_S_AXI_DATA_H2C_03_wstrb(15 downto 0),
      BLP_S_AXI_DATA_H2C_03_wvalid => BLP_S_AXI_DATA_H2C_03_wvalid,
      ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_arready => ULP_M_AXI_CTRL_USER_00_arready,
      ULP_M_AXI_CTRL_USER_00_arvalid => ULP_M_AXI_CTRL_USER_00_arvalid,
      ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_00_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_00_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_00_awready => ULP_M_AXI_CTRL_USER_00_awready,
      ULP_M_AXI_CTRL_USER_00_awvalid => ULP_M_AXI_CTRL_USER_00_awvalid,
      ULP_M_AXI_CTRL_USER_00_bready => ULP_M_AXI_CTRL_USER_00_bready,
      ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_bvalid => ULP_M_AXI_CTRL_USER_00_bvalid,
      ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_rready => ULP_M_AXI_CTRL_USER_00_rready,
      ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_00_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_00_rvalid => ULP_M_AXI_CTRL_USER_00_rvalid,
      ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_00_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_00_wready => ULP_M_AXI_CTRL_USER_00_wready,
      ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_00_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_00_wvalid => ULP_M_AXI_CTRL_USER_00_wvalid,
      ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_arready => ULP_M_AXI_CTRL_USER_01_arready,
      ULP_M_AXI_CTRL_USER_01_arvalid => ULP_M_AXI_CTRL_USER_01_arvalid,
      ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_01_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_01_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_01_awready => ULP_M_AXI_CTRL_USER_01_awready,
      ULP_M_AXI_CTRL_USER_01_awvalid => ULP_M_AXI_CTRL_USER_01_awvalid,
      ULP_M_AXI_CTRL_USER_01_bready => ULP_M_AXI_CTRL_USER_01_bready,
      ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_bvalid => ULP_M_AXI_CTRL_USER_01_bvalid,
      ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_rready => ULP_M_AXI_CTRL_USER_01_rready,
      ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_01_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_01_rvalid => ULP_M_AXI_CTRL_USER_01_rvalid,
      ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_01_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_01_wready => ULP_M_AXI_CTRL_USER_01_wready,
      ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_01_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_01_wvalid => ULP_M_AXI_CTRL_USER_01_wvalid,
      ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_araddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_arprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_arready => ULP_M_AXI_CTRL_USER_02_arready,
      ULP_M_AXI_CTRL_USER_02_arvalid => ULP_M_AXI_CTRL_USER_02_arvalid,
      ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0) => ULP_M_AXI_CTRL_USER_02_awaddr(24 downto 0),
      ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0) => ULP_M_AXI_CTRL_USER_02_awprot(2 downto 0),
      ULP_M_AXI_CTRL_USER_02_awready => ULP_M_AXI_CTRL_USER_02_awready,
      ULP_M_AXI_CTRL_USER_02_awvalid => ULP_M_AXI_CTRL_USER_02_awvalid,
      ULP_M_AXI_CTRL_USER_02_bready => ULP_M_AXI_CTRL_USER_02_bready,
      ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_bresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_bvalid => ULP_M_AXI_CTRL_USER_02_bvalid,
      ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_rdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_rready => ULP_M_AXI_CTRL_USER_02_rready,
      ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0) => ULP_M_AXI_CTRL_USER_02_rresp(1 downto 0),
      ULP_M_AXI_CTRL_USER_02_rvalid => ULP_M_AXI_CTRL_USER_02_rvalid,
      ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0) => ULP_M_AXI_CTRL_USER_02_wdata(31 downto 0),
      ULP_M_AXI_CTRL_USER_02_wready => ULP_M_AXI_CTRL_USER_02_wready,
      ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0) => ULP_M_AXI_CTRL_USER_02_wstrb(3 downto 0),
      ULP_M_AXI_CTRL_USER_02_wvalid => ULP_M_AXI_CTRL_USER_02_wvalid,
      ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_arlock(0) => ULP_M_AXI_DATA_H2C_00_arlock(0),
      ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_arready => ULP_M_AXI_DATA_H2C_00_arready,
      ULP_M_AXI_DATA_H2C_00_arvalid => ULP_M_AXI_DATA_H2C_00_arvalid,
      ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_00_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_00_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_00_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_00_awlock(0) => ULP_M_AXI_DATA_H2C_00_awlock(0),
      ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_00_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_00_awready => ULP_M_AXI_DATA_H2C_00_awready,
      ULP_M_AXI_DATA_H2C_00_awvalid => ULP_M_AXI_DATA_H2C_00_awvalid,
      ULP_M_AXI_DATA_H2C_00_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_bready => ULP_M_AXI_DATA_H2C_00_bready,
      ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_bvalid => ULP_M_AXI_DATA_H2C_00_bvalid,
      ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_rdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_00_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_00_rlast => ULP_M_AXI_DATA_H2C_00_rlast,
      ULP_M_AXI_DATA_H2C_00_rready => ULP_M_AXI_DATA_H2C_00_rready,
      ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_00_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_00_rvalid => ULP_M_AXI_DATA_H2C_00_rvalid,
      ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0) => ULP_M_AXI_DATA_H2C_00_wdata(511 downto 0),
      ULP_M_AXI_DATA_H2C_00_wlast => ULP_M_AXI_DATA_H2C_00_wlast,
      ULP_M_AXI_DATA_H2C_00_wready => ULP_M_AXI_DATA_H2C_00_wready,
      ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0) => ULP_M_AXI_DATA_H2C_00_wstrb(63 downto 0),
      ULP_M_AXI_DATA_H2C_00_wvalid => ULP_M_AXI_DATA_H2C_00_wvalid,
      ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_araddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_arid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_arid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_arlock(0) => ULP_M_AXI_DATA_H2C_01_arlock(0),
      ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_arready => ULP_M_AXI_DATA_H2C_01_arready,
      ULP_M_AXI_DATA_H2C_01_arvalid => ULP_M_AXI_DATA_H2C_01_arvalid,
      ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0) => ULP_M_AXI_DATA_H2C_01_awaddr(39 downto 0),
      ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_01_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_01_awid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_awid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_01_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_awlock(0) => ULP_M_AXI_DATA_H2C_01_awlock(0),
      ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_01_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_01_awready => ULP_M_AXI_DATA_H2C_01_awready,
      ULP_M_AXI_DATA_H2C_01_awvalid => ULP_M_AXI_DATA_H2C_01_awvalid,
      ULP_M_AXI_DATA_H2C_01_bid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bready => ULP_M_AXI_DATA_H2C_01_bready,
      ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_bvalid => ULP_M_AXI_DATA_H2C_01_bvalid,
      ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_rdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_rid(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rid(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rlast => ULP_M_AXI_DATA_H2C_01_rlast,
      ULP_M_AXI_DATA_H2C_01_rready => ULP_M_AXI_DATA_H2C_01_rready,
      ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_01_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_01_rvalid => ULP_M_AXI_DATA_H2C_01_rvalid,
      ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0) => ULP_M_AXI_DATA_H2C_01_wdata(63 downto 0),
      ULP_M_AXI_DATA_H2C_01_wlast => ULP_M_AXI_DATA_H2C_01_wlast,
      ULP_M_AXI_DATA_H2C_01_wready => ULP_M_AXI_DATA_H2C_01_wready,
      ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0) => ULP_M_AXI_DATA_H2C_01_wstrb(7 downto 0),
      ULP_M_AXI_DATA_H2C_01_wvalid => ULP_M_AXI_DATA_H2C_01_wvalid,
      ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_araddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_arlock(0) => ULP_M_AXI_DATA_H2C_02_arlock(0),
      ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_arready => ULP_M_AXI_DATA_H2C_02_arready,
      ULP_M_AXI_DATA_H2C_02_arvalid => ULP_M_AXI_DATA_H2C_02_arvalid,
      ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0) => ULP_M_AXI_DATA_H2C_02_awaddr(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_02_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_02_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_02_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_02_awlock(0) => ULP_M_AXI_DATA_H2C_02_awlock(0),
      ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_02_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_02_awready => ULP_M_AXI_DATA_H2C_02_awready,
      ULP_M_AXI_DATA_H2C_02_awvalid => ULP_M_AXI_DATA_H2C_02_awvalid,
      ULP_M_AXI_DATA_H2C_02_bready => ULP_M_AXI_DATA_H2C_02_bready,
      ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_bvalid => ULP_M_AXI_DATA_H2C_02_bvalid,
      ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_rdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_rlast => ULP_M_AXI_DATA_H2C_02_rlast,
      ULP_M_AXI_DATA_H2C_02_rready => ULP_M_AXI_DATA_H2C_02_rready,
      ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_02_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_02_rvalid => ULP_M_AXI_DATA_H2C_02_rvalid,
      ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0) => ULP_M_AXI_DATA_H2C_02_wdata(31 downto 0),
      ULP_M_AXI_DATA_H2C_02_wlast => ULP_M_AXI_DATA_H2C_02_wlast,
      ULP_M_AXI_DATA_H2C_02_wready => ULP_M_AXI_DATA_H2C_02_wready,
      ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0) => ULP_M_AXI_DATA_H2C_02_wstrb(3 downto 0),
      ULP_M_AXI_DATA_H2C_02_wvalid => ULP_M_AXI_DATA_H2C_02_wvalid,
      ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_araddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_arburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_arid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_arlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_arlock(0) => ULP_M_AXI_DATA_H2C_03_arlock(0),
      ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_arprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_arready => ULP_M_AXI_DATA_H2C_03_arready,
      ULP_M_AXI_DATA_H2C_03_arvalid => ULP_M_AXI_DATA_H2C_03_arvalid,
      ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0) => ULP_M_AXI_DATA_H2C_03_awaddr(38 downto 0),
      ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0) => ULP_M_AXI_DATA_H2C_03_awburst(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awcache(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_awid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0) => ULP_M_AXI_DATA_H2C_03_awlen(7 downto 0),
      ULP_M_AXI_DATA_H2C_03_awlock(0) => ULP_M_AXI_DATA_H2C_03_awlock(0),
      ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0) => ULP_M_AXI_DATA_H2C_03_awprot(2 downto 0),
      ULP_M_AXI_DATA_H2C_03_awready => ULP_M_AXI_DATA_H2C_03_awready,
      ULP_M_AXI_DATA_H2C_03_awvalid => ULP_M_AXI_DATA_H2C_03_awvalid,
      ULP_M_AXI_DATA_H2C_03_bid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_bid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_bready => ULP_M_AXI_DATA_H2C_03_bready,
      ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_bresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_bvalid => ULP_M_AXI_DATA_H2C_03_bvalid,
      ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_rdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_rid(3 downto 0) => ULP_M_AXI_DATA_H2C_03_rid(3 downto 0),
      ULP_M_AXI_DATA_H2C_03_rlast => ULP_M_AXI_DATA_H2C_03_rlast,
      ULP_M_AXI_DATA_H2C_03_rready => ULP_M_AXI_DATA_H2C_03_rready,
      ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0) => ULP_M_AXI_DATA_H2C_03_rresp(1 downto 0),
      ULP_M_AXI_DATA_H2C_03_rvalid => ULP_M_AXI_DATA_H2C_03_rvalid,
      ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0) => ULP_M_AXI_DATA_H2C_03_wdata(127 downto 0),
      ULP_M_AXI_DATA_H2C_03_wlast => ULP_M_AXI_DATA_H2C_03_wlast,
      ULP_M_AXI_DATA_H2C_03_wready => ULP_M_AXI_DATA_H2C_03_wready,
      ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0) => ULP_M_AXI_DATA_H2C_03_wstrb(15 downto 0),
      ULP_M_AXI_DATA_H2C_03_wvalid => ULP_M_AXI_DATA_H2C_03_wvalid,
      blp_m_data_dna_from_ulp_00(2 downto 0) => blp_m_data_dna_from_ulp_00(2 downto 0),
      blp_m_data_memory_calib_complete_00(0) => blp_m_data_memory_calib_complete_00(0),
      blp_m_irq_cu_00(127 downto 0) => blp_m_irq_cu_00(127 downto 0),
      blp_s_aclk_ctrl_00 => blp_s_aclk_ctrl_00,
      blp_s_aclk_kernel2_ref_clk_00 => blp_s_aclk_kernel2_ref_clk_00,
      blp_s_aclk_kernel_ref_clk_00 => blp_s_aclk_kernel_ref_clk_00,
      blp_s_aclk_pcie_00 => blp_s_aclk_pcie_00,
      blp_s_aresetn_ctrl_00(0) => blp_s_aresetn_ctrl_00(0),
      blp_s_aresetn_kernel_ref_clk_00(0) => blp_s_aresetn_kernel_ref_clk_00(0),
      blp_s_aresetn_pcie_00(0) => blp_s_aresetn_pcie_00(0),
      blp_s_data_clkwiz_kernel_clk_out1_locked_00(0) => blp_s_data_clkwiz_kernel_clk_out1_locked_00(0),
      blp_s_data_dout_dna_00(0) => blp_s_data_dout_dna_00(0),
      blp_s_data_perstn_out_00(2 downto 0) => blp_s_data_perstn_out_00(2 downto 0),
      blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0) => blp_s_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_m_aclk_ctrl_00 => ulp_m_aclk_ctrl_00,
      ulp_m_aclk_kernel2_ref_clk_00 => ulp_m_aclk_kernel2_ref_clk_00,
      ulp_m_aclk_kernel_ref_clk_00 => ulp_m_aclk_kernel_ref_clk_00,
      ulp_m_aclk_pcie_00 => ulp_m_aclk_pcie_00,
      ulp_m_aresetn_ctrl_00(0) => ulp_m_aresetn_ctrl_00(0),
      ulp_m_aresetn_kernel_ref_clk_00(0) => ulp_m_aresetn_kernel_ref_clk_00(0),
      ulp_m_aresetn_pcie_00(0) => ulp_m_aresetn_pcie_00(0),
      ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0) => ulp_m_data_clkwiz_kernel_clk_out1_locked_00(0),
      ulp_m_data_dout_dna_00(0) => ulp_m_data_dout_dna_00(0),
      ulp_m_data_perstn_out_00(2 downto 0) => ulp_m_data_perstn_out_00(2 downto 0),
      ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0) => ulp_m_data_slice_pr_reset_to_ulp_00(1 downto 0),
      ulp_s_data_dna_from_ulp_00(2 downto 0) => ulp_s_data_dna_from_ulp_00(2 downto 0),
      ulp_s_data_memory_calib_complete_00(0) => ulp_s_data_memory_calib_complete_00(0),
      ulp_s_irq_cu_00(127 downto 0) => ulp_s_irq_cu_00(127 downto 0)
    );
end STRUCTURE;
