

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s'
================================================================
* Date:           Wed Aug 10 16:30:29 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.244 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1355|     1355| 6.775 us | 6.775 us |  1355|  1355|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      320|      320|         5|          -|          -|    64|    no    |
        |- Loop 2     |      516|      516|       258|          -|          -|     2|    no    |
        | + Loop 2.1  |      256|      256|         4|          -|          -|    64|    no    |
        |- Loop 3     |      516|      516|       258|          -|          -|     2|    no    |
        | + Loop 3.1  |      256|      256|         4|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    185|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|    4096|   2048|    0|
|Multiplexer      |        -|      -|       -|    475|    -|
|Register         |        -|      -|    1199|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|    5295|   2708|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       4|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_row_Array_V_0_0_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_1_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_2_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_3_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_4_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_5_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_6_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_7_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_8_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_9_U   |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_10_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_11_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_12_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_13_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_14_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_15_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_16_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_17_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_18_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_19_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_20_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_21_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_22_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_23_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_24_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_25_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_26_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_27_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_28_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_29_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_30_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_31_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_32_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_33_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_34_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_35_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_36_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_37_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_38_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_39_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_40_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_41_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_42_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_43_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_44_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_45_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_46_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_47_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_48_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_49_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_50_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_51_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_52_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_53_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_54_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_55_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_56_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_57_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_58_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_59_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_60_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_61_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_62_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |layer_in_row_Array_V_0_63_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_laye1iI  |        0|  64|  32|    0|    13|   16|     1|          208|
    |tmpinput_V_U                 |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpib3s  |        1|   0|   0|    0|   128|   16|     1|         2048|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                              |        1|4096|2048|    0|   960| 1040|    65|        15360|
    +-----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln124_fu_1295_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln125_fu_1333_p2   |     +    |      0|  0|  15|           7|           1|
    |add_ln126_fu_1339_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln134_fu_1422_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_1427_p2   |     +    |      0|  0|  15|           9|           9|
    |i0_fu_686_p2           |     +    |      0|  0|  15|           7|           1|
    |i1_fu_1366_p2          |     +    |      0|  0|  10|           2|           1|
    |i2_fu_1416_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln124_fu_1289_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln125_fu_1327_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln131_fu_1360_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln133_fu_1410_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln151_fu_680_p2   |   icmp   |      0|  0|  11|           7|           8|
    |or_ln126_fu_1313_p2    |    or    |      0|  0|   8|           8|           7|
    |or_ln134_fu_1384_p2    |    or    |      0|  0|   8|           8|           7|
    |xor_ln203_fu_698_p2    |    xor   |      0|  0|   8|           7|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 185|         100|          84|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |DataOut_V_0_reg_501  |  273|         64|   16|       1024|
    |ap_NS_fsm            |   85|         17|    1|         17|
    |i0_0_reg_489         |    9|          2|    7|         14|
    |i11_0_i_reg_658      |    9|          2|    2|          4|
    |i1_0_i_0_reg_635     |    9|          2|    2|          4|
    |i22_0_i_reg_669      |    9|          2|    7|         14|
    |i2_0_i_0_reg_646     |    9|          2|    7|         14|
    |output_V_address0    |   21|          4|    8|         32|
    |output_V_d0          |   15|          3|   16|         48|
    |tmpinput_V_address0  |   21|          4|    7|         28|
    |tmpinput_V_d0        |   15|          3|   16|         48|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  475|        105|   89|       1247|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |DataOut_V_0_reg_501          |  16|   0|   16|          0|
    |DataOut_V_32_reg_1841        |  16|   0|   16|          0|
    |DataOut_V_33_reg_1836        |  16|   0|   16|          0|
    |DataOut_V_34_reg_1831        |  16|   0|   16|          0|
    |DataOut_V_35_reg_1826        |  16|   0|   16|          0|
    |DataOut_V_36_reg_1821        |  16|   0|   16|          0|
    |DataOut_V_37_reg_1816        |  16|   0|   16|          0|
    |DataOut_V_38_reg_1811        |  16|   0|   16|          0|
    |DataOut_V_39_reg_1806        |  16|   0|   16|          0|
    |DataOut_V_40_reg_1801        |  16|   0|   16|          0|
    |DataOut_V_41_reg_1796        |  16|   0|   16|          0|
    |DataOut_V_42_reg_1791        |  16|   0|   16|          0|
    |DataOut_V_43_reg_1786        |  16|   0|   16|          0|
    |DataOut_V_44_reg_1781        |  16|   0|   16|          0|
    |DataOut_V_45_reg_1776        |  16|   0|   16|          0|
    |DataOut_V_46_reg_1771        |  16|   0|   16|          0|
    |DataOut_V_47_reg_1766        |  16|   0|   16|          0|
    |DataOut_V_48_reg_1761        |  16|   0|   16|          0|
    |DataOut_V_49_reg_1756        |  16|   0|   16|          0|
    |DataOut_V_50_reg_1751        |  16|   0|   16|          0|
    |DataOut_V_51_reg_1746        |  16|   0|   16|          0|
    |DataOut_V_52_reg_1741        |  16|   0|   16|          0|
    |DataOut_V_53_reg_1736        |  16|   0|   16|          0|
    |DataOut_V_54_reg_1731        |  16|   0|   16|          0|
    |DataOut_V_55_reg_1726        |  16|   0|   16|          0|
    |DataOut_V_56_reg_1721        |  16|   0|   16|          0|
    |DataOut_V_57_reg_1716        |  16|   0|   16|          0|
    |DataOut_V_58_reg_1711        |  16|   0|   16|          0|
    |DataOut_V_59_reg_1706        |  16|   0|   16|          0|
    |DataOut_V_60_reg_1701        |  16|   0|   16|          0|
    |DataOut_V_61_reg_1696        |  16|   0|   16|          0|
    |DataOut_V_62_reg_1691        |  16|   0|   16|          0|
    |DataOut_V_63_reg_1686        |  16|   0|   16|          0|
    |DataOut_V_64_reg_1681        |  16|   0|   16|          0|
    |DataOut_V_65_reg_1676        |  16|   0|   16|          0|
    |DataOut_V_66_reg_1671        |  16|   0|   16|          0|
    |DataOut_V_67_reg_1666        |  16|   0|   16|          0|
    |DataOut_V_68_reg_1661        |  16|   0|   16|          0|
    |DataOut_V_69_reg_1656        |  16|   0|   16|          0|
    |DataOut_V_70_reg_1651        |  16|   0|   16|          0|
    |DataOut_V_71_reg_1646        |  16|   0|   16|          0|
    |DataOut_V_72_reg_1641        |  16|   0|   16|          0|
    |DataOut_V_73_reg_1636        |  16|   0|   16|          0|
    |DataOut_V_74_reg_1631        |  16|   0|   16|          0|
    |DataOut_V_75_reg_1626        |  16|   0|   16|          0|
    |DataOut_V_76_reg_1621        |  16|   0|   16|          0|
    |DataOut_V_77_reg_1616        |  16|   0|   16|          0|
    |DataOut_V_78_reg_1611        |  16|   0|   16|          0|
    |DataOut_V_79_reg_1606        |  16|   0|   16|          0|
    |DataOut_V_80_reg_1601        |  16|   0|   16|          0|
    |DataOut_V_81_reg_1596        |  16|   0|   16|          0|
    |DataOut_V_82_reg_1591        |  16|   0|   16|          0|
    |DataOut_V_83_reg_1586        |  16|   0|   16|          0|
    |DataOut_V_84_reg_1581        |  16|   0|   16|          0|
    |DataOut_V_85_reg_1576        |  16|   0|   16|          0|
    |DataOut_V_86_reg_1571        |  16|   0|   16|          0|
    |DataOut_V_87_reg_1566        |  16|   0|   16|          0|
    |DataOut_V_88_reg_1561        |  16|   0|   16|          0|
    |DataOut_V_89_reg_1556        |  16|   0|   16|          0|
    |DataOut_V_90_reg_1551        |  16|   0|   16|          0|
    |DataOut_V_91_reg_1546        |  16|   0|   16|          0|
    |DataOut_V_92_reg_1541        |  16|   0|   16|          0|
    |DataOut_V_93_reg_1536        |  16|   0|   16|          0|
    |DataOut_V_94_reg_1531        |  16|   0|   16|          0|
    |DataOut_V_reg_1846           |  16|   0|   16|          0|
    |add_ln124_reg_1854           |   2|   0|    2|          0|
    |add_ln125_reg_1872           |   7|   0|    7|          0|
    |add_ln126_reg_1877           |   9|   0|    9|          0|
    |add_ln134_reg_1918           |   9|   0|    9|          0|
    |add_ln203_reg_1923           |   9|   0|    9|          0|
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |data_V_load_reg_1458         |  16|   0|   16|          0|
    |i0_0_reg_489                 |   7|   0|    7|          0|
    |i0_reg_1443                  |   7|   0|    7|          0|
    |i11_0_i_reg_658              |   2|   0|    2|          0|
    |i1_0_i_0_reg_635             |   2|   0|    2|          0|
    |i1_reg_1895                  |   2|   0|    2|          0|
    |i22_0_i_reg_669              |   7|   0|    7|          0|
    |i2_0_i_0_reg_646             |   7|   0|    7|          0|
    |i2_reg_1913                  |   7|   0|    7|          0|
    |output_V_load_reg_1887       |  16|   0|   16|          0|
    |tmpinput_V_addr_15_reg_1448  |   7|   0|    7|          0|
    |tmpinput_V_load_reg_1933     |  16|   0|   16|          0|
    |trunc_ln114_reg_1527         |   6|   0|    6|          0|
    |trunc_ln126_reg_1859         |   1|   0|    1|          0|
    |zext_ln126_21_reg_1864       |   1|   0|    9|          8|
    |zext_ln133_2_reg_1905        |   2|   0|    9|          7|
    |zext_ln134_9_reg_1900        |   1|   0|    9|          8|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1199|   0| 1222|         23|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config15> | return value |
|data_V_address0    | out |    6|  ap_memory |                        data_V                        |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                        |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                        |     array    |
|output_V_address0  | out |    8|  ap_memory |                       output_V                       |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                       |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                       |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                       |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

