<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element fir_compiler_ii_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M50DAF484C7G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="Effects_Pedal.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="avalon_mm_slave" internal="fir_compiler_ii_0.avalon_mm_slave" />
 <interface
   name="avalon_streaming_sink"
   internal="fir_compiler_ii_0.avalon_streaming_sink"
   type="avalon_streaming"
   dir="end">
  <port name="ast_sink_data" internal="ast_sink_data" />
  <port name="ast_sink_valid" internal="ast_sink_valid" />
  <port name="ast_sink_error" internal="ast_sink_error" />
 </interface>
 <interface
   name="avalon_streaming_source"
   internal="fir_compiler_ii_0.avalon_streaming_source"
   type="avalon_streaming"
   dir="start">
  <port name="ast_source_data" internal="ast_source_data" />
  <port name="ast_source_valid" internal="ast_source_valid" />
  <port name="ast_source_error" internal="ast_source_error" />
 </interface>
 <interface name="clk" internal="fir_compiler_ii_0.clk" type="clock" dir="end">
  <port name="clk" internal="clk" />
 </interface>
 <interface name="coeff_clock" internal="fir_compiler_ii_0.coeff_clock" />
 <interface name="coeff_reset" internal="fir_compiler_ii_0.coeff_reset" />
 <interface name="rst" internal="fir_compiler_ii_0.rst" type="reset" dir="end">
  <port name="reset_n" internal="reset_n" />
 </interface>
 <module
   name="fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="20.1"
   enabled="1"
   autoexport="1">
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter name="backPressure" value="false" />
  <parameter name="bankCount" value="1" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter name="clockRate" value="50" />
  <parameter name="clockSlack" value="10" />
  <parameter name="coeffBitWidth" value="32" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="coeffFracBitWidth" value="0" />
  <parameter name="coeffReload" value="false" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="coeffSetRealValue">7.03E-4,7.18E-4,0.001195,2.9E-5,-0.005806,-0.017204,0.00645,0.038342,0.011536,-0.00413,-0.018862,-0.035349,-0.030282,-0.011096,0.006613,0.016534,0.030864,0.031224,0.037154,0.031611,0.004052,-0.005541,0.004406,-0.019126,-0.048886,-0.043617,-0.0237,-0.002946,0.011473,0.025726,0.03015,0.04253,0.068644,0.089927,0.094091,0.090507,0.07197,0.047039,0.044989,0.049173,0.037576,0.020323,-0.00664,-0.032594,-0.03828,-0.056358,-0.05632,-0.03982,-0.041318,-0.056334,-0.06372,-0.064127,-0.057773,-0.045464,-0.044363,-0.042155,-0.039673,-0.022944,-0.015931,-0.014422,-0.014578,-0.018368,-0.022859,-0.008025,-0.003051,-0.012954,0.004866,0.002576,-0.00709,-0.018991,-0.021604,-0.004375,-0.005917,-0.028473,-0.036893,-0.025023,-0.014824,-0.022028,-0.028005,-0.020074,-0.009446,-0.0144,-0.012994,-0.006266,0.001649,0.009552,0.011795,0.001147,-0.018047,-0.026147,-0.023178,-0.013975,-0.009307,-0.014539,-0.004302,0.007044,0.005027,-0.001404,-0.006909,0.002486,0.008072,5.14E-4,-5.58E-4,0.001875,0.001758,0.001615,0.002059,0.002982,0.005141,0.002249,-0.001168,-0.001535,-5.34E-4,5.68E-4,0.002277,0.004892,0.004836,0.002561,7.28E-4,-0.002031,-0.002197,-0.001629,-5.02E-4,0.001659,0.001897,0.001463,3.61E-4,-6.27E-4</parameter>
  <parameter name="coeffSetRealValueImag">0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0</parameter>
  <parameter name="coeffType" value="int" />
  <parameter name="decimFactor" value="1" />
  <parameter name="delayRAMBlockThreshold" value="40" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="filterType" value="single" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <parameter name="inputBitWidth" value="12" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="inputFracBitWidth" value="0" />
  <parameter name="inputRate" value="10.75" />
  <parameter name="inputType" value="int" />
  <parameter name="interpFactor" value="1" />
  <parameter name="karatsuba" value="false" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="num_modes" value="2" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="outLsbBitRem" value="0" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outMsbBitRem" value="0" />
  <parameter name="outType" value="int" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="speedGrade" value="fast" />
  <parameter name="symmetryMode" value="nsym" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
