Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Thu Jul 25 02:28:36 2024

Device Selection
+------------------------+--------------+
| Family                 | PolarFireSoC |
| Device                 | MPFS095T     |
| Package                | FCSG325      |
| Speed Grade            | -1           |
| Core Voltage           | 1.0V         |
| Part Range             | EXT          |
| Default I/O technology | LVCMOS 1.8V  |
+------------------------+--------------+

Source Files
+---------+--------------------------------------------------------------------------------------------------------+
| Topcell | top                                                                                                    |
| Format  | Verilog                                                                                                |
| Source  | C:\Users\User\OneDrive\Desktop\Microship_ECE552\GIT_Microchip\LED_Blinker_SmartDesign\synthesis\top.vm |
+---------+--------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 37   | 93516 | 0.04       |
| DFF                       | 29   | 93516 | 0.03       |
| I/O Register              | 0    | 240   | 0.00       |
| User I/O                  | 9    | 80    | 11.25      |
| -- Single-ended I/O       | 9    | 80    | 11.25      |
| -- Differential I/O Pairs | 0    | 40    | 0.00       |
| uSRAM                     | 0    | 876   | 0.00       |
| LSRAM                     | 0    | 308   | 0.00       |
| Math                      | 0    | 292   | 0.00       |
| H-Chip Global             | 3    | 48    | 6.25       |
| PLL                       | 1    | 8     | 12.50      |
| DLL                       | 0    | 8     | 0.00       |
| CRN_INT                   | 1    | 24    | 4.17       |
| Transceiver Lanes         | 0    | 2     | 0.00       |
| Transceiver PCIe          | 0    | 2     | 0.00       |
| ICB_CLKINT                | 1    | 68    | 1.47       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 37   | 29  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 0    | 0   |
| Total Used            | 37   | 29  |
+-----------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 20     | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 5            | 0           | 0               |
| Output I/O                    | 4            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 21     | INT_NET | Net   : PF_CCC_C0_0_OUT0_FABCLK_0                          |
|        |         | Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1           |
|        |         | Source: NETLIST                                            |
| 4      | INT_NET | Net   : clockDivider_0_clk_out                             |
|        |         | Driver: clockDivider_0/N_1_inferred_clock_RNI7EQI1/U0_RGB1 |
|        |         | Source: NETLIST                                            |
| 4      | INT_NET | Net   : NN_1                                               |
|        |         | Driver: I_1/U0_RGB1                                        |
|        |         | Source: NETLIST                                            |
+--------+---------+------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 9      | INT_NET | Net   : rstn_c                      |
|        |         | Driver: rstn_ibuf                   |
| 9      | INT_NET | Net   : clockDivider_0/counter6_Z   |
|        |         | Driver: clockDivider_0/counter6     |
| 4      | INT_NET | Net   : masterAXI_0_dataOut[1]      |
|        |         | Driver: masterAXI_0/dataOut[1]      |
| 4      | INT_NET | Net   : masterAXI_0_dataOut[0]      |
|        |         | Driver: masterAXI_0/dataOut[0]      |
| 3      | INT_NET | Net   : clockDivider_0/counter_Z[0] |
|        |         | Driver: clockDivider_0/counter[0]   |
| 2      | INT_NET | Net   : clk_ibuf_Z                  |
|        |         | Driver: clk_ibuf                    |
| 2      | INT_NET | Net   : inValid_c                   |
|        |         | Driver: inValid_ibuf                |
| 2      | INT_NET | Net   : outBit1_c                   |
|        |         | Driver: slaveAXI_0/outBit1          |
| 2      | INT_NET | Net   : outBit2_c                   |
|        |         | Driver: slaveAXI_0/outBit2          |
| 2      | INT_NET | Net   : outBit3_c                   |
|        |         | Driver: slaveAXI_0/outBit3          |
+--------+---------+-------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 9      | INT_NET | Net   : rstn_c                      |
|        |         | Driver: rstn_ibuf                   |
| 9      | INT_NET | Net   : clockDivider_0/counter6_Z   |
|        |         | Driver: clockDivider_0/counter6     |
| 4      | INT_NET | Net   : masterAXI_0_dataOut[1]      |
|        |         | Driver: masterAXI_0/dataOut[1]      |
| 4      | INT_NET | Net   : masterAXI_0_dataOut[0]      |
|        |         | Driver: masterAXI_0/dataOut[0]      |
| 3      | INT_NET | Net   : clockDivider_0/counter_Z[0] |
|        |         | Driver: clockDivider_0/counter[0]   |
| 2      | INT_NET | Net   : clk_ibuf_Z                  |
|        |         | Driver: clk_ibuf                    |
| 2      | INT_NET | Net   : inValid_c                   |
|        |         | Driver: inValid_ibuf                |
| 2      | INT_NET | Net   : outBit1_c                   |
|        |         | Driver: slaveAXI_0/outBit1          |
| 2      | INT_NET | Net   : outBit2_c                   |
|        |         | Driver: slaveAXI_0/outBit2          |
| 2      | INT_NET | Net   : outBit3_c                   |
|        |         | Driver: slaveAXI_0/outBit3          |
+--------+---------+-------------------------------------+

