INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.sim/sim_1/impl/func/vedic16_16_TB_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic16_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sim_1/new/vedic16-16_TB.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic16_16_TB
INFO: [VRFC 10-2458] undeclared symbol result, assumed default net type wire [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sim_1/new/vedic16-16_TB.V:35]
