[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_xor",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_or",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_nand",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_xnor",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_nor",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_and",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Gates|Gates>out_anotb",
    "sources":[
      "~Gates|Gates>a",
      "~Gates|Gates>b"
    ]
  }
]