Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov 30 01:54:26 2018
| Host         : MY-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   292 |
| Unused register locations in slices containing registers |   896 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1701 |          589 |
| No           | No                    | Yes                    |              74 |           22 |
| No           | Yes                   | No                     |            1161 |          462 |
| Yes          | No                    | No                     |            1039 |          320 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1994 |          713 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                             Enable Signal                                                                                                                             |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                              |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                             |                1 |              1 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                  |                1 |              1 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                            |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                         |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                      |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                            |                1 |              1 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                          |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                        |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                2 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                             |                                                                                                                                                                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                    |                                                                                                                                                                                                             |                1 |              2 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                             |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                             |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                             |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                  |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3]_0[0]                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              4 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                               | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                              | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                   | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                 | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                      |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0                                                                                  |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                     | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_2_n_0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0                           |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                     | system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     |                                                                                                                                                                                                             |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                         | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_num_writes_dec_reg[0][0]                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0                                                                                                       |                                                                                                                                                                                                             |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                         |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                          |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |                3 |              5 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                        |                                                                                                                                                                                                             |                3 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                        |                                                                                                                                                                                                             |                1 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                             |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                          |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | system_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                    |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[1]                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                             |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                             |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/E[0]                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |                3 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                6 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                            |                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/RD_PRI_REG.wr_starve_cnt_reg[1][0]                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt_reg[2]_1[0]                                                                    |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                             |                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                             |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                              |                                                                                                                                                                                                             |                7 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                            |                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                           |                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                             |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                              |                                                                                                                                                                                                             |                7 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                          | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                      |                                                                                                                                                                                                             |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |                5 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                             |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                       | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                             |                4 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                             |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                        |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                        |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in0                                                                                                                                |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                             |               12 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                                                                                      |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                 |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                7 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                3 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[63]                                                                         |                                                                                                                                                                                                             |                5 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[16]                                                                                               |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                             |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                      |                                                                                                                                                                                                             |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                             |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                         | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                3 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               13 |             21 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             23 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                              |                6 |             23 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                9 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                   |                                                                                                                                                                                                             |                9 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                   |                                                                                                                                                                                                             |                7 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               13 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/sel_first_r_reg[0]                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                7 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                             |                7 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                             |                9 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                             |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               15 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                             |                7 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                         |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |                9 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                          |                8 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               18 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             28 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                             |                9 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                        |                                                                                                                                                                                                             |               11 |             29 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |               32 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch[0]                                                                                                                                  |                                                                                                                                                                                                             |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                   | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                      |               17 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                     |                                                                                                                                                                                                             |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                                                                                      |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                                                                                      |                8 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                               |               16 |             32 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                  |                                                                                                                                                                                                             |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                     |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | system_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                      |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                 | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |                5 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |                9 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |               13 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                          | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                 |               12 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                  |               10 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                             |               15 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     |                                                                                                                                                                                                             |               14 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                    |               14 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             |                                                                                                                                                                                                             |                5 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                             |               15 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                  |               13 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               12 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               14 |             43 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               15 |             45 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                        |                                                                                                                                                                                                             |               12 |             48 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               17 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               20 |             58 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               25 |             61 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                             |               28 |             63 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                             |               13 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                             |                                                                                                                                                                                                             |               18 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[0][0]                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               14 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                         |                                                                                                                                                                                                             |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                             |               15 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst/storage_data1_reg[0]_0[0]                                                    |                                                                                                                                                                                                             |               24 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                           |                                                                                                                                                                                                             |               17 |             65 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                             |               22 |             72 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                           |                                                                                                                                                                                                             |               10 |             75 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                             |               10 |             80 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               26 |             81 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |               30 |             82 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                             |               11 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               34 |             89 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                             |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                             |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                             |               13 |            104 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                             |               13 |            104 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                             |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                             |               33 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[15]                                                                                                                                                                                            |                                                                                                                                                                                                             |               16 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               43 |            133 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |               77 |            189 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                       |              102 |            241 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                             |              568 |           1650 |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                     4 |
| 3      |                     4 |
| 4      |                    47 |
| 5      |                    28 |
| 6      |                    34 |
| 7      |                     7 |
| 8      |                    27 |
| 9      |                     7 |
| 10     |                     4 |
| 11     |                     2 |
| 12     |                     8 |
| 13     |                     3 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                    93 |
+--------+-----------------------+


