Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Apr 29 12:40:49 2016
| Host         : XHDVENKATE30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/fir_timing_routed.rpt
| Design       : fir
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.943        0.000                      0                  888        0.094        0.000                      0                  888        4.232        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.943        0.000                      0                  888        0.094        0.000                      0                  888        4.232        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[0]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_155
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 x_read_reg_182_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    ap_clk
    SLICE_X13Y170        FDRE                                         r  x_read_reg_182_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDRE (Prop_fdre_C_Q)         0.100     0.684 r  x_read_reg_182_reg[15]/Q
                         net (fo=2, routed)           0.064     0.748    shift_reg_U/fir_shift_reg_ram_U/x_read_reg_182_reg[31][15]
    SLICE_X12Y170        LUT5 (Prop_lut5_I3_O)        0.028     0.776 r  shift_reg_U/fir_shift_reg_ram_U/q0[15]_i_1/O
                         net (fo=2, routed)           0.000     0.776    shift_reg_U/fir_shift_reg_ram_U/p_0_in[15]
    SLICE_X12Y170        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.781     0.781    shift_reg_U/fir_shift_reg_ram_U/ap_clk
    SLICE_X12Y170        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/C
                         clock pessimism             -0.186     0.595    
    SLICE_X12Y170        FDRE (Hold_fdre_C_D)         0.087     0.682    shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X0Y67    p_pn_reg_122_reg__0/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y169  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_24_24/SP/CLK



