# yaml-language-server: $schema=../../schemas/ext_schema.json

Zbs:
  long_name: Single-bit instructions
  description: |
    The single-bit instructions provide a mechanism to set, clear, invert, or extract a single bit
    in a register. The bit is specified by its index
  type: unprivileged
  company:
    name: RISC-V International
    url: https://riscv.org
  doc_license:
    name: Creative Commons Attribution 4.0 International License (CC-BY 4.0)
    url: https://creativecommons.org/licenses/by/4.0/
  versions:
  - version: 1.0
    state: ratified
    ratification_date: 2021-06
    url: https://drive.google.com/drive/u/0/folders/1_wqb-rXOVkGa6rqmugN3kwCftWDf1daU
    repositories:
      - url: https://github.com/riscv/riscv-bitmanip
        branch: main
    contributors:
      - name: Jacob Bachmeyer
      - name: Allen Baum
      - name: Ari Ben
      - name: Alex Bradbury
      - name: Steven Brager
      - name: Rogier Brussee
      - name: Michael Clark
      - name: Ken Dockser
      - name: Paul Donahue
      - name: Dennis Ferguson
      - name: Fabian Giesen
      - name: John Hauser
      - name: Robert Henry
      - name: Bruce Holt
      - name: Po-wei Huang
      - name: Ben Marshall
      - name: Rex McCrary
      - name: Lee Moore
      - name: Jiri Moravec
      - name: Samuel Neves
      - name: Markus Oberhumer
      - name: Christopher Olson
      - name: Nils Pipenbrinck
      - name: Joseph Rahmeh
      - name: Xue Saw
      - name: Tommy Thorn
      - name: Philipp Tomsich
      - name: Avishai Tvila
      - name: Andrew Waterman
      - name: Thomas Wicki
      - name: Claire Wolf


