--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml PC_Plus.twx PC_Plus.ncd -o PC_Plus.twr PC_Plus.pcf

Design file:              PC_Plus.ncd
Physical constraint file: PC_Plus.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PC_Plus1D<0>   |PCBranchD<0>   |    5.764|
PC_Plus1D<0>   |PCBranchD<1>   |    6.265|
PC_Plus1D<0>   |PCBranchD<2>   |    6.801|
PC_Plus1D<0>   |PCBranchD<3>   |    6.400|
PC_Plus1D<0>   |PCBranchD<4>   |    6.679|
PC_Plus1D<0>   |PCBranchD<5>   |    6.751|
PC_Plus1D<0>   |PCBranchD<6>   |    6.461|
PC_Plus1D<1>   |PCBranchD<1>   |    6.801|
PC_Plus1D<1>   |PCBranchD<2>   |    7.554|
PC_Plus1D<1>   |PCBranchD<3>   |    7.153|
PC_Plus1D<1>   |PCBranchD<4>   |    7.432|
PC_Plus1D<1>   |PCBranchD<5>   |    7.504|
PC_Plus1D<1>   |PCBranchD<6>   |    7.214|
PC_Plus1D<2>   |PCBranchD<2>   |    6.663|
PC_Plus1D<2>   |PCBranchD<3>   |    6.413|
PC_Plus1D<2>   |PCBranchD<4>   |    6.929|
PC_Plus1D<2>   |PCBranchD<5>   |    7.001|
PC_Plus1D<2>   |PCBranchD<6>   |    6.711|
PC_Plus1D<3>   |PCBranchD<3>   |    6.079|
PC_Plus1D<3>   |PCBranchD<4>   |    6.812|
PC_Plus1D<3>   |PCBranchD<5>   |    6.884|
PC_Plus1D<3>   |PCBranchD<6>   |    6.594|
PC_Plus1D<4>   |PCBranchD<4>   |    6.609|
PC_Plus1D<4>   |PCBranchD<5>   |    6.832|
PC_Plus1D<4>   |PCBranchD<6>   |    6.779|
PC_Plus1D<5>   |PCBranchD<5>   |    6.356|
PC_Plus1D<5>   |PCBranchD<6>   |    6.520|
PC_Plus1D<6>   |PCBranchD<6>   |    5.963|
ins_extend<0>  |PCBranchD<0>   |    5.905|
ins_extend<0>  |PCBranchD<1>   |    6.406|
ins_extend<0>  |PCBranchD<2>   |    6.942|
ins_extend<0>  |PCBranchD<3>   |    6.541|
ins_extend<0>  |PCBranchD<4>   |    6.820|
ins_extend<0>  |PCBranchD<5>   |    6.892|
ins_extend<0>  |PCBranchD<6>   |    6.602|
ins_extend<1>  |PCBranchD<1>   |    5.865|
ins_extend<1>  |PCBranchD<2>   |    6.618|
ins_extend<1>  |PCBranchD<3>   |    6.217|
ins_extend<1>  |PCBranchD<4>   |    6.496|
ins_extend<1>  |PCBranchD<5>   |    6.568|
ins_extend<1>  |PCBranchD<6>   |    6.278|
ins_extend<2>  |PCBranchD<2>   |    6.766|
ins_extend<2>  |PCBranchD<3>   |    6.516|
ins_extend<2>  |PCBranchD<4>   |    7.032|
ins_extend<2>  |PCBranchD<5>   |    7.104|
ins_extend<2>  |PCBranchD<6>   |    6.814|
ins_extend<3>  |PCBranchD<3>   |    6.187|
ins_extend<3>  |PCBranchD<4>   |    6.920|
ins_extend<3>  |PCBranchD<5>   |    6.992|
ins_extend<3>  |PCBranchD<6>   |    6.702|
ins_extend<4>  |PCBranchD<4>   |    6.313|
ins_extend<4>  |PCBranchD<5>   |    6.536|
ins_extend<4>  |PCBranchD<6>   |    6.483|
ins_extend<5>  |PCBranchD<5>   |    6.416|
ins_extend<5>  |PCBranchD<6>   |    6.580|
ins_extend<6>  |PCBranchD<6>   |    5.764|
---------------+---------------+---------+


Analysis completed Sun Jun 05 10:57:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



