load lang_qucs.so
load d_eqn.so
load bm_wrapper.so
load d_probe.so
load s_sparam.so
load public lang_verilog.so
load c_vpp.so
load c_hide.so
load public subst_wrap.so
load microstrip_wrap.so

include ../include/sources.v
hidemodule *

qucs
Pac:P1 _net13 gnd Num="1" Z="50 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
Pac:P2 _net6 gnd Num="2" Z="50 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
Pac:P3 _net2 gnd Num="3" Z="50 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
Pac:P4 _net8 gnd Num="4" Z="50 Ohm" P="0 dBm" f="1 GHz" Temp="26.85"
MCOUPLED:MSTC1 _net13 _net6 _net2 _net8 Subst="SubstTC1" W="0.518 mm" L="14.94 mm" S="0.185 mm" Model="Kirschning" DispModel="Kirschning" Temp="26.85"
# Eqn:Eqn1 reflect="dB(S[1,1])" isolated="dB(S[3,1])" through="dB(S[2,1])" coupled="dB(S[4,1])" Export="yes"
SUBST:SubstTC1 er="9.8" h="0.635 mm" t="17.5 um" tand="0.0001" rho="2.43902e-08" D="1.5e-07"

.list
.options lang=verilog
list
print dc v(nodes)
dc
sp port * 1e9 4e9 * 2
end
print ac v(nodes)
ac 1e9 4e9 * 2
end
