Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id A23993D3764
	for <lists+amd-gfx@lfdr.de>; Fri, 23 Jul 2021 11:11:12 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1BCC16F614;
	Fri, 23 Jul 2021 09:11:11 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM10-BN7-obe.outbound.protection.outlook.com
 (mail-bn7nam10on2076.outbound.protection.outlook.com [40.107.92.76])
 by gabe.freedesktop.org (Postfix) with ESMTPS id DC9886F613
 for <amd-gfx@lists.freedesktop.org>; Fri, 23 Jul 2021 09:11:09 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=FQrfU32JG4JiV/BGpJ8Fj2Ac9dzbGaiL0ZwwH41E2gYbUXLEyVtR0FHei7SXj1O2w/iFy9H/Q34HGdeidx1ohFbvxxNT0kG4HPBFllSp0FDjvZJJT/BMWrN7/0qi6l8v6B/qU23xwe2H6iYhC6r6qo+l3s2WC1NHfR3om6IRN2rnG10MZzMHB1fea1Fc9T5SVuOrH6+M26qDgWFgvt8B+BHx+yYoGbI8Pk+pDV60mnua++ZYfG5eZplzT1rZhMUyT2bd/iyyQ6P1FxA4cguprrPy7LXbJ5nP5NNaLvgukwk+hjPhig7meIdJk6xXLItoWE0jWiF7a+QaciKzZBjc6w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=nmO6tslx+zF+5btXrVxw/svbWnt4IKigURoXNPWS43w=;
 b=Hlkpqzin9xt1swIW6AhlRpxp8W0Sx3RMON9xu9/o6GbfB7zP6g/a5Tj83tGz5MMtHviE/AQYMF76eo1LTk2tQ9AJnruhscF4esb7atUAn2CGE0lytxOakfpPRUw5j5zxeYTNDMvPqCk0Dw/FpNTWbMa0ZWUpwKkrUifFR96m8aKZ/T/i9fjKjFdGzFSGDvd9ELjirA7yCLNBFF8Gpo8bKa7xtp3IlQbOk14LMI5USKxz9GeeDZBu5AbQmVnAUxjobcl6DBherwvdVlkWd3a54s5Hy4jktCAW3hPQqnsJ27KvY87aF0DnRAe047ISfCFRPvSBTBvLOdScdtqszX4GLw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=nmO6tslx+zF+5btXrVxw/svbWnt4IKigURoXNPWS43w=;
 b=I5b/dwhutZBnqQqxCaVjrCKaVQTsn0C99yfDBvsVZFejxtgFDMpm5zfy6+TTLtrdBpX/dCuqyXDBvyk9FiWrGR811xwQwZJKyOOCrvjyFYeB5Sjx2jzD7uk1Rf1gMOeDSOnuNw1wJu29YPKcyzlrD2jwFQtEmPG2ydWoAwoVuNQ=
Received: from DM6PR12MB2619.namprd12.prod.outlook.com (2603:10b6:5:45::18) by
 DM6PR12MB2826.namprd12.prod.outlook.com (2603:10b6:5:76::33) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.4352.24; Fri, 23 Jul 2021 09:11:07 +0000
Received: from DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::e9f8:55de:32f0:a7e6]) by DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::e9f8:55de:32f0:a7e6%7]) with mapi id 15.20.4331.034; Fri, 23 Jul 2021
 09:11:07 +0000
From: "Quan, Evan" <Evan.Quan@amd.com>
To: "Lazar, Lijo" <Lijo.Lazar@amd.com>, "amd-gfx@lists.freedesktop.org"
 <amd-gfx@lists.freedesktop.org>
Subject: RE: [PATCH 1/2] drm/amd/pm: restore user customized OD settings
 properly for NV1x
Thread-Topic: [PATCH 1/2] drm/amd/pm: restore user customized OD settings
 properly for NV1x
Thread-Index: AQHXfqifeeLDV50fl0aVa8y8c1VYEatOpKWAgAADICCAAAvBAIABaXAQgAAKZaCAAAbuAIAAGYpQ
Date: Fri, 23 Jul 2021 09:11:07 +0000
Message-ID: <DM6PR12MB2619BC1956C787751FFCBF34E4E59@DM6PR12MB2619.namprd12.prod.outlook.com>
References: <20210722032046.767094-1-evan.quan@amd.com>
 <b7ded1e9-08ae-212e-7fa4-2f797bbd228e@amd.com>
 <DM6PR12MB261987F64682AB6A0A337A30E4E49@DM6PR12MB2619.namprd12.prod.outlook.com>
 <47ba61d1-d76e-b10f-acb6-fa25bb4c4d44@amd.com>
 <DM6PR12MB2619A8E359A153660B23092EE4E59@DM6PR12MB2619.namprd12.prod.outlook.com>
 <DM6PR12MB2619A913DFA1F73B8FE32532E4E59@DM6PR12MB2619.namprd12.prod.outlook.com>
 <BL1PR12MB534990905ACF749947BF81FA97E59@BL1PR12MB5349.namprd12.prod.outlook.com>
In-Reply-To: <BL1PR12MB534990905ACF749947BF81FA97E59@BL1PR12MB5349.namprd12.prod.outlook.com>
Accept-Language: en-US, zh-CN
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Enabled=true;
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_SetDate=2021-07-23T09:11:05Z; 
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Method=Privileged;
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_Name=Public-AIP 2.0;
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_ActionId=e4c948a6-6ddc-400d-9f91-bd67e09e3873;
 MSIP_Label_d4243a53-6221-4f75-8154-e4b33a5707a1_ContentBits=1
authentication-results: amd.com; dkim=none (message not signed)
 header.d=none;amd.com; dmarc=none action=none header.from=amd.com;
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: b8d541aa-2811-4388-4cee-08d94db9ce56
x-ms-traffictypediagnostic: DM6PR12MB2826:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM6PR12MB2826EE0A96D5DA8CAA05EEF5E4E59@DM6PR12MB2826.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:1388;
x-ms-exchange-senderadcheck: 1
x-ms-exchange-antispam-relay: 0
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: I9sL+q9RRqgrynjRy2MlmCNK2htU+2+vOEKNPo0RJGO0506oVtXXuNJ7CMLnUaIvXhVzyvUK/LdCH+vqtwxaDw8l4Z9NdGlOtuMG9IfYIxkarIYoilUdtoEZL+bt/T5ul1NUUILP1qYjjq92GBoJ65mYeAIQr79hJLLvy2Hyl3KLn2IlSmmB+9t9SEHXYNOGjvQDdkPZSNFRpVtkzeOH+TCUsmgljTl/w7BpbBNZSB0kGAYFqKo0abypehZBbnqlN4CQuXrqzDjFC1QgS4neb4EP/GJb4sncIqoRHzpku+9UKU+gaRPAGNiKIVavzvtZiE6Zzg9/q06cU4LFgvXnlfY6Y0goLJ581k5+L5eTGFPee/5X44Qbc1oXkBBdxM3XM9wDx1iXxsRy3QssRREsEcJ0kJw9a0NAdKERxIGEQfGQYVA0w37FF97mZ8zQZoRyzgaPDPjw1BugTAq06+Wt36UIGOV7n0YxxKgFcHy/hAr6WuTBhHM94zp/cpyxGBMq6laZZdquKY1mq3tI1gc/OTo0qUpyMrVLcDqLwvQRY5CJT2iGyk2G5EOu+PCiewhSx1Oy7eBHk3WZpNSHdM69m47WnXZOIFG34fOGqdELoWZD0cPinpuKUQcpE9cxBX6/e3otwnZIQpzZbJxIfD8eaghKK5vWwpIaoTRcpkQ7JXBZWxXpd9HtNSIHLRrlx6MRMvWlfO7wA2ygSRI/3TA0ZRN2XieN3Jl/ovZ9eQdvCd0=
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB2619.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(376002)(136003)(39860400002)(346002)(366004)(396003)(26005)(76116006)(55016002)(8676002)(66574015)(6506007)(7696005)(4326008)(38100700002)(122000001)(71200400001)(86362001)(33656002)(66946007)(53546011)(9686003)(30864003)(66556008)(316002)(5660300002)(8936002)(478600001)(52536014)(83380400001)(186003)(2906002)(110136005)(66476007)(66446008)(64756008)(32563001)(38070700004);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?utf-8?B?ZVZrMGVQM1RZSWJ1ZXZsV05vWkNmUnVaeGZGS1VsK0J3ZHp4R3paSDE4ak1q?=
 =?utf-8?B?ODhGY0k1TzNydTNldklhTWI1MjRkeU5SOExMN3V0TVAweFdtemlmMW94NFNy?=
 =?utf-8?B?a093alBCcnlsYUs2WWh0S201OXA1b1NtL2Rpc25jZ09tY0Y5WnRobWV1M1Zn?=
 =?utf-8?B?ZkExVlBET0Nvc1NNTC8wbWd5QlFvUXpZT2JjZ21XTlpaRGRqMGtDVDRHbFhj?=
 =?utf-8?B?dkRFS0FsamZUQ2NKK2I5N21BazZXOVk1Uy9uOWs0eGVPK1ZaSUZXL2x1b2ww?=
 =?utf-8?B?YTdyZmlPRUhKWjRDU2JMaXBFTlpvcGhydkJJTzRhUHM0TkxsOVI1Mkt3ZTNm?=
 =?utf-8?B?V0Q3UlhvNElmVDFyOEtuRk9nb3hVem8yOG1sT1B6UWlnWWF0WTNuVnR4dURj?=
 =?utf-8?B?aEpQbUU2SFdIUS9MWDRxUjMrTnF3WEM5eWtqNm1Tc0VraUVXcTFKVzJTd0lT?=
 =?utf-8?B?cFFyUkt2cXBjV1JPbzAvbEpFQ3RQWUttWExVek51dG1GWExxTkpCQ1UwbGdh?=
 =?utf-8?B?WEhXRm9PdytWaHY5ZVpLK1VqMXhUTjJZRHg0UlJpQm5LQVQzcjdqVGptSjZY?=
 =?utf-8?B?ZFY4REwzMWZWNHE2aFI4RTlWZG5UMXZuVGdWcXRaeU1RU25sbEJNOFNQN2Nx?=
 =?utf-8?B?SGp4MCtmSkd1MzJNeUlUcm0ySEtZNTFELy9ncWtWMkJnSmJHbXBXMitsZlJn?=
 =?utf-8?B?ckw2VVVTOFhRRTE2aTBBRDN1eVpDRmxpYUd2em1xY1pISHNsU3NSR0tBaytR?=
 =?utf-8?B?MjdLazUzVVZDd3dRMElkQXNNVlFHSGFVWXpDQWZ3ZVpMOU0vZ0JDRnVOenNk?=
 =?utf-8?B?M0VNSitSSlptVjdUWUpCL1JZdFVIMlNaN1ZQc2U1VDliSUZQWlYzcGI4aFNV?=
 =?utf-8?B?MGRWUytwd2VSemtPdFlncUlOVzRXTzB1SGlXQnhMbnlOTWhrZzRLOE5oVHA0?=
 =?utf-8?B?Ym1CdmpzcExnc3JSSnZoOUdEbUsrR1FONFIzUTkwb3R4SnhJZ0N4eC9Bc3R5?=
 =?utf-8?B?UExVVStuU1VzOE9RMmZYMkY3eDZ6ZzA0QncrM1JYUTZOdit4MmxEa2tUSEhR?=
 =?utf-8?B?SlUzVDErZm5HVEIxa1dZM29IQXlmZVFYUndEbGcvc2hjWGhEN1U5V29yeGUy?=
 =?utf-8?B?akdpM3I4aUdjOFdBNGdkVVlqWk1GR2tlb0VMbnRVNlptVkZGQkNJTHcwbDRY?=
 =?utf-8?B?QXovUVcvWEFzbURXTXUzZDhieFFpKytEYlJKVXkzVjFSWitzVWhoRUtUaGU4?=
 =?utf-8?B?SlZnYW1lMXc2TitmcURRRmMzV25LQlNsSzdoQUdvZHhxVkN4THFEY2Z2Nmtx?=
 =?utf-8?B?eVR4ZHVRbWVuaVdUMHRzQzFqMXBzbUwvT3FUNXRNbFZxVll5WnplY2d6dzZ5?=
 =?utf-8?B?UVhWait2d1IyWFhSNFJmWG44V3hYWXM2blVKOVpiSUNBWlYwU1pJSVd3WXpC?=
 =?utf-8?B?ZTJMR0paWjBkdTgyUzVSVy9DZVNJWkx5K3ZsL09zd0dPTmsyc1JvdVVPSk1O?=
 =?utf-8?B?YlhSVUFhdXBSMXRPVzdkSDRnY0k0QW5ReHlhSEVueUhTZE1jc01IWWlNNWta?=
 =?utf-8?B?TlN0K0V2VFJJd1JENWNWRjVjanR4eVovbWpTM05oeWdUdGNRM01jVC8rSHZF?=
 =?utf-8?B?amlCOVBaeEtnbktQakJma2M5T0ZxRU1SRU1Remh1QzY5QStBL0NEQTNNNFNt?=
 =?utf-8?B?cWJSdGNrcnMycnVvdEplVGJ2azY3MWZhZ0lMRzBjeU9pSHJRS29MeG1wckRG?=
 =?utf-8?Q?u6Vu+ERbo/miw4wv+ixYa8klcaOTcQriK7sdSPH?=
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB2619.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: b8d541aa-2811-4388-4cee-08d94db9ce56
X-MS-Exchange-CrossTenant-originalarrivaltime: 23 Jul 2021 09:11:07.5106 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: bls0v+KKvd+lk4ohawa3WSlxJY22IRFJAWUcrXQ1NEEJTUnsyJD/4gpBml8guWox
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB2826
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

[Public]

I probably get your point. Please check the update V2.

BR
Evan
> -----Original Message-----
> From: Lazar, Lijo <Lijo.Lazar@amd.com>
> Sent: Friday, July 23, 2021 3:39 PM
> To: Quan, Evan <Evan.Quan@amd.com>; amd-gfx@lists.freedesktop.org
> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>
> Subject: RE: [PATCH 1/2] drm/amd/pm: restore user customized OD settings
> properly for NV1x
> 
> [Public]
> 
> Hi Evan,
> 
> In that case, using "od_edit" table for the intermediate table
> 
> During commit command, what if it's done like
> 	1) Copy and update table if od_edit table is different than user_od
> table
> 	2) Set the flag to false if od_edit table and boot_od table are
> different
> 
> Then current od settings may always be picked from user_od table and the
> flag may be used to distinguish if it's boot od settings or custom settings (for
> restore or other purposes).
> 
> Thanks,
> Lijo
> 
> -----Original Message-----
> From: Quan, Evan <Evan.Quan@amd.com>
> Sent: Friday, July 23, 2021 12:51 PM
> To: Lazar, Lijo <Lijo.Lazar@amd.com>; amd-gfx@lists.freedesktop.org
> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>
> Subject: RE: [PATCH 1/2] drm/amd/pm: restore user customized OD settings
> properly for NV1x
> 
> [AMD Official Use Only]
> 
> Hi Lijo,
> 
> Sorry, I doubled checked. The implementation of Navi1x is right.
> The original design for "restores to default settings" is a two-step process.
> That means for "case PP_OD_COMMIT_DPM_TABLE:" we must distinguish
> whether it's an usual customized od setting update or just restoring to
> defaults.
> And my current implementation for that is as below. Any comments?
> 
> +               if (memcmp(table_context->overdrive_table, table_context-
> >boot_overdrive_table,
> +                       sizeof(OverDriveTable_t))) {
> +                       smu->user_dpm_profile.committed_od = true;
> +                       memcpy(table_context->committed_overdrive_table,
> table_context->overdrive_table,
> +                                       sizeof(OverDriveTable_t));
> +               } else {
> +                       smu->user_dpm_profile.committed_od = false;
> +               }
> 
> BR
> Evan
> > -----Original Message-----
> > From: Quan, Evan
> > Sent: Friday, July 23, 2021 2:48 PM
> > To: Lazar, Lijo <Lijo.Lazar@amd.com>; amd-gfx@lists.freedesktop.org
> > Cc: Deucher, Alexander <Alexander.Deucher@amd.com>
> > Subject: RE: [PATCH 1/2] drm/amd/pm: restore user customized OD
> > settings properly for NV1x
> >
> > [AMD Official Use Only]
> >
> >
> >
> > > -----Original Message-----
> > > From: Lazar, Lijo <Lijo.Lazar@amd.com>
> > > Sent: Thursday, July 22, 2021 5:03 PM
> > > To: Quan, Evan <Evan.Quan@amd.com>; amd-gfx@lists.freedesktop.org
> > > Cc: Deucher, Alexander <Alexander.Deucher@amd.com>
> > > Subject: Re: [PATCH 1/2] drm/amd/pm: restore user customized OD
> > > settings properly for NV1x
> > >
> > >
> > >
> > > On 7/22/2021 2:03 PM, Quan, Evan wrote:
> > > > [AMD Official Use Only]
> > > >
> > > >
> > > >
> > > >> -----Original Message-----
> > > >> From: Lazar, Lijo <Lijo.Lazar@amd.com>
> > > >> Sent: Thursday, July 22, 2021 4:10 PM
> > > >> To: Quan, Evan <Evan.Quan@amd.com>; amd-
> > gfx@lists.freedesktop.org
> > > >> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>
> > > >> Subject: Re: [PATCH 1/2] drm/amd/pm: restore user customized OD
> > > >> settings properly for NV1x
> > > >>
> > > >>
> > > >>
> > > >> On 7/22/2021 8:50 AM, Evan Quan wrote:
> > > >>> The customized OD settings can be divided into two parts: those
> > > >>> committed ones and non-committed ones.
> > > >>>     - For those changes which had been fed to SMU before
> > S3/S4/Runpm
> > > >>>       suspend kicked, they are committed changes. They should be
> > > properly
> > > >>>       restored and fed to SMU on S3/S4/Runpm resume.
> > > >>>     - For those non-committed changes, they are restored only
> > > >>> without
> > > >> feeding
> > > >>>       to SMU.
> > > >>>
> > > >>> Change-Id: Iea7cf7908dfcd919a4d0205e10bff91b1149a440
> > > >>> Signed-off-by: Evan Quan <evan.quan@amd.com>
> > > >>> ---
> > > >>>    drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h       |  8 +++
> > > >>>    drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c     |  9 ++++
> > > >>>    .../gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c   | 52
> > > >> ++++++++++++++-----
> > > >>>    .../gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c    | 12 +++++
> > > >>>    4 files changed, 69 insertions(+), 12 deletions(-)
> > > >>>
> > > >>> diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
> > > >>> b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
> > > >>> index 3e89852e4820..8ba53f16d2d9 100644
> > > >>> --- a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
> > > >>> +++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
> > > >>> @@ -231,6 +231,7 @@ struct smu_user_dpm_profile {
> > > >>>    	uint32_t power_limit;
> > > >>>    	uint32_t fan_speed_percent;
> > > >>>    	uint32_t flags;
> > > >>> +	uint32_t committed_od;
> > > >>>
> > > >>>    	/* user clock state information */
> > > >>>    	uint32_t clk_mask[SMU_CLK_COUNT]; @@ -352,6 +353,7
> > @@ struct
> > > >>> smu_table_context
> > > >>>
> > > >>>    	void				*overdrive_table;
> > > >>>    	void                            *boot_overdrive_table;
> > > >>> +	void				*committed_overdrive_table;
> > > >>
> > > >> May be rename it to user_overdrive_table - OD table with user
> settings?
> > > > [Quan, Evan] Actually "overdrive_table " is  the
> > > > user_overdrive_table. It
> > > contains all the modification including those not committed( the
> > > commit is performed by echo "c" >
> > /sys/class/drm/card1/device/pp_od_clk_voltage).
> > > > The new member added refers to those user customized but
> committed
> > > only settings. That's why it was named as " committed_overdrive_table".
> > > Any good suggestion for the naming?
> > >
> > > As far as I understand, the problem is overdrive_table can have
> > > intemediary settings as the edit/commit is a two-step process. At
> > > any point we can have user_od_table keep the latest user mode settings.
> > > That is true when user restores to default settings also; that time
> > > we can just copy the boot settings back to user_od table and keep
> > > the flag as false indicating that there is no custom settings.
> > [Quan, Evan] For now, on Navi1x the "restores to default settings" is
> > also a two-step process. That will make "copy the boot settings back
> > to user_od table and keep the flag as false" tricky. However, it seems
> > that does not fit original design. As per original design, the "restores to
> default settings"
> > should be a one-step process. Let me correct them with new patch
> > series and proceed further discussion then.
> >
> > BR
> > Evan
> > >
> > > >>
> > > >>>    	uint32_t			gpu_metrics_table_size;
> > > >>>    	void				*gpu_metrics_table;
> > > >>> @@ -623,6 +625,12 @@ struct pptable_funcs {
> > > >>>    				 enum
> > PP_OD_DPM_TABLE_COMMAND
> > > >> type,
> > > >>>    				 long *input, uint32_t size);
> > > >>>
> > > >>> +	/**
> > > >>> +	 * @restore_committed_od_settings: Restore the
> customized and
> > > >> committed
> > > >>> +	 *                                 OD settings on S3/S4/Runpm resume.
> > > >>> +	 */
> > > >>> +	int (*restore_committed_od_settings)(struct smu_context
> *smu);
> > > >>> +
> > > >>>    	/**
> > > >>>    	 * @get_clock_by_type_with_latency: Get the speed and
> > latency
> > > >>> of
> > > >> a clock
> > > >>>    	 *                                  domain.
> > > >>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> > > >>> b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> > > >>> index ebe672142808..5f7d98e99f76 100644
> > > >>> --- a/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> > > >>> +++ b/drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c
> > > >>> @@ -416,6 +416,15 @@ static void
> > > smu_restore_dpm_user_profile(struct
> > > >> smu_context *smu)
> > > >>>    		}
> > > >>>    	}
> > > >>>
> > > >>> +	/* Restore customized and committed OD settings */
> > > >>> +	if (smu->user_dpm_profile.committed_od) {
> > > >>> +		if (smu->ppt_funcs-
> >restore_committed_od_settings) {
> > > >>> +			ret = smu->ppt_funcs-
> > > >>> restore_committed_od_settings(smu);
> > > >>> +			if (ret)
> > > >>> +				dev_err(smu->adev->dev, "Failed to
> upload
> > > >> customized OD settings\n");
> > > >>> +		}
> > > >>> +	}
> > > >>> +
> > > >>
> > > >> Just thinking if there is a need to handle it ASIC specific. The
> > > >> flags and table pointer are maintained in common structure. So
> > > >> can't we do the restore of user OD settings directly in this
> > > >> common flow instead of having each ASIC to implement the callback?
> > > > [Quan, Evan] The OD settings restoring is ASIC specific as it
> > > > performed on
> > > OD table and that(OD table) is ASIC specific.
> > >
> > > I was thinking in terms of final logic that is being done. The below
> > > structures are available in common table context and we have a
> > > common logic to update the table. If there is no custom OD settings
> > > available, we could handle it with the flag.
> > >
> > > +	struct smu_table_context *table_context = &smu->smu_table;
> > > +	void *od_table = table_context->committed_overdrive_table;
> > > +	int ret = 0;
> > > +
> > > +	ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0,
> > > (void *)od_table, true);
> > >
> > > >>
> > > >>>    	/* Disable restore flag */
> > > >>>    	smu->user_dpm_profile.flags &=
> > > >> ~SMU_DPM_USER_PROFILE_RESTORE;
> > > >>>    }
> > > >>> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> > > >>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> > > >>> index 59ea59acfb00..4752299d7f91 100644
> > > >>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> > > >>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c
> > > >>> @@ -2296,39 +2296,45 @@ static int
> > > >> navi10_set_default_od_settings(struct smu_context *smu)
> > > >>>    		(OverDriveTable_t *)smu-
> > >smu_table.boot_overdrive_table;
> > > >>>    	int ret = 0;
> > > >>>
> > > >>> -	ret = smu_cmn_update_table(smu,
> SMU_TABLE_OVERDRIVE, 0,
> > > >> (void *)od_table, false);
> > > >>> +	ret = smu_cmn_update_table(smu,
> SMU_TABLE_OVERDRIVE, 0,
> > > >> (void
> > > >>> +*)boot_od_table, false);
> > > >>>    	if (ret) {
> > > >>>    		dev_err(smu->adev->dev, "Failed to get overdrive
> > table!\n");
> > > >>>    		return ret;
> > > >>>    	}
> > > >>>
> > > >>> -	if (!od_table->GfxclkVolt1) {
> > > >>> +	if (!boot_od_table->GfxclkVolt1) {
> > > >>>    		ret =
> > navi10_overdrive_get_gfx_clk_base_voltage(smu,
> > > >>> -
> 	&od_table-
> > > >>> GfxclkVolt1,
> > > >>> -
> 	od_table-
> > > >>> GfxclkFreq1);
> > > >>> +
> > > >> 	&boot_od_table->GfxclkVolt1,
> > > >>> +
> > > >> 	boot_od_table->GfxclkFreq1);
> > > >>>    		if (ret)
> > > >>>    			return ret;
> > > >>>    	}
> > > >>>
> > > >>> -	if (!od_table->GfxclkVolt2) {
> > > >>> +	if (!boot_od_table->GfxclkVolt2) {
> > > >>>    		ret =
> > navi10_overdrive_get_gfx_clk_base_voltage(smu,
> > > >>> -
> 	&od_table-
> > > >>> GfxclkVolt2,
> > > >>> -
> 	od_table-
> > > >>> GfxclkFreq2);
> > > >>> +
> > > >> 	&boot_od_table->GfxclkVolt2,
> > > >>> +
> > > >> 	boot_od_table->GfxclkFreq2);
> > > >>>    		if (ret)
> > > >>>    			return ret;
> > > >>>    	}
> > > >>>
> > > >>> -	if (!od_table->GfxclkVolt3) {
> > > >>> +	if (!boot_od_table->GfxclkVolt3) {
> > > >>>    		ret =
> > navi10_overdrive_get_gfx_clk_base_voltage(smu,
> > > >>> -
> 	&od_table-
> > > >>> GfxclkVolt3,
> > > >>> -
> 	od_table-
> > > >>> GfxclkFreq3);
> > > >>> +
> > > >> 	&boot_od_table->GfxclkVolt3,
> > > >>> +
> > > >> 	boot_od_table->GfxclkFreq3);
> > > >>>    		if (ret)
> > > >>>    			return ret;
> > > >>>    	}
> > > >>>
> > > >>> -	memcpy(boot_od_table, od_table,
> sizeof(OverDriveTable_t));
> > > >>> +	navi10_dump_od_table(smu, boot_od_table);
> > > >>>
> > > >>> -	navi10_dump_od_table(smu, od_table);
> > > >>> +	/*
> > > >>> +	 * For S3/S4/Runpm, no need to install boot od table to
> > > >> overdrive_table as
> > > >>> +	 *   - either they already share the same OD settings on
> bootup
> > > >>> +	 *   - or they have user customized OD settings
> > > >>> +	 */
> > > >>> +	if (!smu->adev->in_suspend)
> > > >>> +		memcpy(od_table, boot_od_table,
> > > >> sizeof(OverDriveTable_t));
> > > >>>
> > > >>>    	return 0;
> > > >>>    }
> > > >>> @@ -2435,6 +2441,14 @@ static int
> > > >>> navi10_od_edit_dpm_table(struct
> > > >> smu_context *smu, enum PP_OD_DPM_TABL
> > > >>>    			dev_err(smu->adev->dev, "Failed to import
> > > >> overdrive table!\n");
> > > >>>    			return ret;
> > > >>>    		}
> > > >>> +		if (memcmp(table_context->overdrive_table,
> table_context-
> > > >>> boot_overdrive_table,
> > > >>> +			sizeof(OverDriveTable_t))) {
> > > >>
> > > >> Shouldn't this be - compare against the edited settings and last
> > > >> committed settings, overdrive_table vs committed_overdrive_table?
> > > >>
> > > >> Basically, user_od_table can be initialized with boot_od settings
> > > >> and the flag gives the indication that user_od table is being used or
> not.
> > > >> Before updating, check if the edited table (overdrive_table) and
> > > >> the current user_od table are different, then commit the new table.
> > > > [Quan, Evan] Yes, I also considered that. But that cannot handle
> > > > the case
> > > below:
> > > > 1 user made some customizations  -> 2 the customizations were
> > > > committed -> 3 user restored to default(boot) OD settings(by "echo
> > > > 'r'")
> > > and committed Although there were some changes between 2 and 3,
> > there
> > > is actually no real customized changes compared to default(boot) OD
> > settings.
> > >
> > > On restore to default, just copy the boot_table settings to user_od
> > > and keep the flag as false. We are using user_od as the latest user
> > > preferred settings and overdrive_table is only used for intermediate
> > updates.
> > >
> > > The flag decides whether to restore or not, but at any point we can
> > > refer the user_od table to look upon the latest preferred user
> > > settings (default or custom).
> > >
> > > Thanks,
> > > Lijo
> > >
> > > >>
> > > >>> +			smu->user_dpm_profile.committed_od =
> true;
> > > >>> +			memcpy(table_context-
> > > >>> committed_overdrive_table, table_context->overdrive_table,
> > > >>> +					sizeof(OverDriveTable_t));
> > > >>> +		} else {
> > > >>> +			smu->user_dpm_profile.committed_od =
> false;
> > > >>> +		}
> > > >>>    		break;
> > > >>>    	case PP_OD_EDIT_VDDC_CURVE:
> > > >>>    		if (!navi10_od_feature_is_supported(od_settings,
> > > >>> SMU_11_0_ODCAP_GFXCLK_CURVE)) { @@ -2499,6 +2513,19 @@
> > static
> > > int
> > > >> navi10_od_edit_dpm_table(struct smu_context *smu, enum
> > > PP_OD_DPM_TABL
> > > >>>    	return ret;
> > > >>>    }
> > > >>>
> > > >>> +static int navi10_restore_committed_od_settings(struct
> > > >>> +smu_context
> > > >>> +*smu) {
> > > >>> +	struct smu_table_context *table_context = &smu-
> >smu_table;
> > > >>> +	void *od_table = table_context-
> >committed_overdrive_table;
> > > >>> +	int ret = 0;
> > > >>> +
> > > >>> +	ret = smu_cmn_update_table(smu,
> SMU_TABLE_OVERDRIVE, 0,
> > > >> (void *)od_table, true);
> > > >>> +	if (ret)
> > > >>> +		dev_err(smu->adev->dev, "Failed to import
> overdrive
> > > >> table!\n");
> > > >>> +
> > > >>> +	return ret;
> > > >>> +}
> > > >>
> > > >> As mentioned before, not sure if this is needed as callback. Even
> > > >> if, this can be something common for smuv11, there is nothing
> > > >> ASIC specific in this logic, right?
> > > > [Quan, Evan] Yes, in patch2 of the series, it was made as a SMUV11
> > > common API.
> > > >
> > > > BR
> > > > Evan
> > > >>
> > > >> Thanks,
> > > >> Lijo
> > > >>
> > > >>>    static int navi10_run_btc(struct smu_context *smu)
> > > >>>    {
> > > >>>    	int ret = 0;
> > > >>> @@ -3262,6 +3289,7 @@ static const struct pptable_funcs
> > > >> navi10_ppt_funcs = {
> > > >>>    	.set_soft_freq_limited_range =
> > > >> smu_v11_0_set_soft_freq_limited_range,
> > > >>>    	.set_default_od_settings = navi10_set_default_od_settings,
> > > >>>    	.od_edit_dpm_table = navi10_od_edit_dpm_table,
> > > >>> +	.restore_committed_od_settings =
> > > >>> +navi10_restore_committed_od_settings,
> > > >>>    	.run_btc = navi10_run_btc,
> > > >>>    	.set_power_source = smu_v11_0_set_power_source,
> > > >>>    	.get_pp_feature_mask = smu_cmn_get_pp_feature_mask,
> > diff --git
> > > >>> a/drivers/gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c
> > > >>> b/drivers/gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c
> > > >>> index 0a5d46ac9ccd..28fc3f17c1b1 100644
> > > >>> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c
> > > >>> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c
> > > >>> @@ -422,10 +422,20 @@ int smu_v11_0_init_smc_tables(struct
> > > >> smu_context *smu)
> > > >>>    			ret = -ENOMEM;
> > > >>>    			goto err3_out;
> > > >>>    		}
> > > >>> +
> > > >>> +		smu_table->committed_overdrive_table =
> > > >>> +			kzalloc(tables[SMU_TABLE_OVERDRIVE].size,
> > > >> GFP_KERNEL);
> > > >>> +		if (!smu_table->committed_overdrive_table) {
> > > >>> +			ret = -ENOMEM;
> > > >>> +			goto err4_out;
> > > >>> +		}
> > > >>> +
> > > >>>    	}
> > > >>>
> > > >>>    	return 0;
> > > >>>
> > > >>> +err4_out:
> > > >>> +	kfree(smu_table->boot_overdrive_table);
> > > >>>    err3_out:
> > > >>>    	kfree(smu_table->overdrive_table);
> > > >>>    err2_out:
> > > >>> @@ -442,12 +452,14 @@ int smu_v11_0_fini_smc_tables(struct
> > > >> smu_context *smu)
> > > >>>    	struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
> > > >>>
> > > >>>    	kfree(smu_table->gpu_metrics_table);
> > > >>> +	kfree(smu_table->committed_overdrive_table);
> > > >>>    	kfree(smu_table->boot_overdrive_table);
> > > >>>    	kfree(smu_table->overdrive_table);
> > > >>>    	kfree(smu_table->max_sustainable_clocks);
> > > >>>    	kfree(smu_table->driver_pptable);
> > > >>>    	kfree(smu_table->clocks_table);
> > > >>>    	smu_table->gpu_metrics_table = NULL;
> > > >>> +	smu_table->committed_overdrive_table = NULL;
> > > >>>    	smu_table->boot_overdrive_table = NULL;
> > > >>>    	smu_table->overdrive_table = NULL;
> > > >>>    	smu_table->max_sustainable_clocks = NULL;
> > > >>>
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
