ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 06, 2020 at 00:34:58 CST
ncverilog
	top.sv
	-c
file: top.sv
	module worklib.pc_controller:sv
		errors: 0, warnings: 0
	module worklib.pause_instruction_controller:sv
		errors: 0, warnings: 0
	module worklib.decoder:sv
		errors: 0, warnings: 0
	module worklib.control:sv
		errors: 0, warnings: 0
	module worklib.register:sv
		errors: 0, warnings: 0
	module worklib.imm_extended:sv
		errors: 0, warnings: 0
	module worklib.if_id_rst_controller:sv
		errors: 0, warnings: 0
	module worklib.id_exe_rst_controller:sv
		errors: 0, warnings: 0
	module worklib.alu_rd:sv
		errors: 0, warnings: 0
	module worklib.alu_in_selector:sv
		errors: 0, warnings: 0
	module worklib.alu_addr:sv
		errors: 0, warnings: 0
	module worklib.alu_pc:sv
		errors: 0, warnings: 0
	module worklib.load_hazard:sv
		errors: 0, warnings: 0
	module worklib.divider4:sv
		errors: 0, warnings: 0
	module worklib.low_byte_control_write_data:sv
		errors: 0, warnings: 0
	module worklib.low_byte_control_read_data:sv
		errors: 0, warnings: 0
	module worklib.wb_controller:sv
		errors: 0, warnings: 0
	module worklib.forwarding_unit:sv
		errors: 0, warnings: 0
	module worklib.cpu:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
  SRAM i_SRAM (
            |
ncelab: *E,CUVMUR (./SRAM_wrapper.sv,11|12): instance 'top.IM1@SRAM_wrapper<module>.i_SRAM' of design unit 'SRAM' is unresolved in 'worklib.SRAM_wrapper:sv'.
  SRAM i_SRAM (
            |
ncelab: *E,CUVMUR (./SRAM_wrapper.sv,11|12): instance 'top.DM1@SRAM_wrapper<module>.i_SRAM' of design unit 'SRAM' is unresolved in 'worklib.SRAM_wrapper:sv'.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	15.20-s039: Exiting on Oct 06, 2020 at 00:34:58 CST  (total: 00:00:00)
