Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 25 19:17:14 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.693     -243.454                     68                 1041        0.100        0.000                      0                 1041       -0.350       -0.350                       1                   723  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      1.117        0.000                      0                  589        0.127        0.000                      0                  589        3.000        0.000                       0                   393  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.757        0.000                      0                   83        0.189        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                   3.674        0.000                      0                   32        0.265        0.000                      0                   32        2.100        0.000                       0                    51  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            7.650        0.000                      0                    9        0.211        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  
  rstLEDclk/clk__0                                       6.501        0.000                      0                   61        0.146        0.000                      0                   61        4.650        0.000                       0                    33  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    3.106        0.000                      0                    6        2.468        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.678        0.000                      0                    1        0.255        0.000                      0                    1  
clk_div_int                                      clk                                                    1.237        0.000                      0                  110        2.871        0.000                      0                  110  
rstLEDclk/clk__0                                 clk                                                    3.656        0.000                      0                    1        0.259        0.000                      0                    1  
rst_in                                           clk                                                    0.218        0.000                      0                    8        1.333        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.338        0.000                      0                    6        1.987        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.921        0.000                      0                    1        1.874        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.950       -2.281                      5                   61        0.375        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -8.693     -240.824                     61                   61        0.567        0.000                      0                   61  
clk                                              MMCME2_BASE_inst_n_2                                   1.294        0.000                      0                   32        0.155        0.000                      0                   32  
clk                                              clk_div_int                                            1.541        0.000                      0                    1        5.096        0.000                      0                    1  
rst_in                                           clk_div_int                                           -0.077       -0.153                      3                    9        1.628        0.000                      0                    9  
rst_in                                           rstLEDclk/clk__0                                       2.223        0.000                      0                    1        0.914        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.904        0.000                      0                    8        0.532        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.688        0.000                      0                    2        0.618        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.609        0.000                      0                   30        0.633        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.814        0.000                      0                   10        0.524        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.851        0.000                      0                   43        0.100        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -0.595       -1.137                      2                    2        7.567        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     5.059        0.000                      0                    2        1.848        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     4.293        0.000                      0                    2        1.914        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -0.527       -0.527                      1                    1        7.484        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     5.288        0.000                      0                    1        1.747        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     4.507        0.000                      0                    1        1.831        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                       1.504        0.000                      0                    2        5.744        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -0.851       -0.851                      1                    1        7.358        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       5.299        0.000                      0                    5        0.488        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -0.489       -0.489                      1                    2        6.016        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       4.266        0.000                      0                    6        0.340        0.000                      0                    6  
**async_default**                                rst_in                                           clk                                                    0.061        0.000                      0                   65        6.219        0.000                      0                   65  
**async_default**                                rst_in                                           clkPS_int                                              2.177        0.000                      0                    1        0.495        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 7.307        0.000                      0                    2        0.582        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 7.110        0.000                      0                    1        0.696        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 3.089        0.000                      0                    5        3.408        0.000                      0                    5  
**async_default**                                clk                                              rst_in                                                 6.943        0.000                      0                    5        0.437        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 0.833        0.000                      0                   10        4.438        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 6.416ns (76.263%)  route 1.997ns (23.737%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.752    13.000    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 6.416ns (76.263%)  route 1.997ns (23.737%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.752    13.000    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 6.416ns (76.263%)  route 1.997ns (23.737%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.752    13.000    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 6.416ns (76.516%)  route 1.969ns (23.484%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.724    12.972    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 6.437ns (77.218%)  route 1.899ns (22.782%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.195 r  PID/PD/y2_carry__8/O[1]
                         net (fo=2, routed)           0.375    11.570    PID/PD/y2_carry__8_n_6
    SLICE_X11Y90         LUT2 (Prop_lut2_I0_O)        0.155    11.725 r  PID/PD/y1_carry__12_i_3/O
                         net (fo=1, routed)           0.000    11.725    PID/PD/y1_carry__12_i_3_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.049 r  PID/PD/y1_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.049    PID/PD/y1_carry__12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.269 r  PID/PD/y1_carry__13/O[1]
                         net (fo=3, routed)           0.654    12.923    PID/PD/p_1_in[31]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.405    14.120    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 6.344ns (76.201%)  route 1.981ns (23.799%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.135 r  PID/PD/y2_carry__7/O[1]
                         net (fo=2, routed)           0.375    11.510    PID/PD/y2_carry__7_n_6
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.155    11.665 r  PID/PD/y1_carry__11_i_3/O
                         net (fo=1, routed)           0.000    11.665    PID/PD/y1_carry__11_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.989 r  PID/PD/y1_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.989    PID/PD/y1_carry__11_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.187    12.176 r  PID/PD/y1_carry__12/O[3]
                         net (fo=3, routed)           0.736    12.912    PID/PD/p_1_in[29]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.395    14.130    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 6.416ns (77.297%)  route 1.884ns (22.703%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.640    12.887    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 6.416ns (77.297%)  route 1.884ns (22.703%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.640    12.887    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 6.416ns (77.297%)  route 1.884ns (22.703%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.640    12.887    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 PID/PD/y2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/y2__0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 6.416ns (77.355%)  route 1.878ns (22.645%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.709     4.587    PID/PD/clk_in
    DSP48_X0Y34          DSP48E1                                      r  PID/PD/y2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.397     7.984 r  PID/PD/y2__1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.984    PID/PD/y2__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.286     9.270 r  PID/PD/y2__2/P[0]
                         net (fo=2, routed)           0.870    10.140    PID/PD/y2__2_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.053    10.193 r  PID/PD/y2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.193    PID/PD/y2_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.503 r  PID/PD/y2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    PID/PD/y2_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.563 r  PID/PD/y2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.563    PID/PD/y2_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.623 r  PID/PD/y2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.623    PID/PD/y2_carry__1_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.683 r  PID/PD/y2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.683    PID/PD/y2_carry__2_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.743 r  PID/PD/y2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.743    PID/PD/y2_carry__3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.803 r  PID/PD/y2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.803    PID/PD/y2_carry__4_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.863 r  PID/PD/y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.863    PID/PD/y2_carry__5_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.923 r  PID/PD/y2_carry__6/CO[3]
                         net (fo=1, routed)           0.000    10.923    PID/PD/y2_carry__6_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.983 r  PID/PD/y2_carry__7/CO[3]
                         net (fo=1, routed)           0.000    10.983    PID/PD/y2_carry__7_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.043 r  PID/PD/y2_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.043    PID/PD/y2_carry__8_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.255 r  PID/PD/y2_carry__9/O[1]
                         net (fo=2, routed)           0.375    11.630    PID/PD/y2_carry__9_n_6
    SLICE_X11Y91         LUT2 (Prop_lut2_I0_O)        0.155    11.785 r  PID/PD/y1_carry__13_i_3/O
                         net (fo=1, routed)           0.000    11.785    PID/PD/y1_carry__13_i_3_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.109 r  PID/PD/y1_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.109    PID/PD/y1_carry__13_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.248 r  PID/PD/y1_carry__14/O[0]
                         net (fo=14, routed)          0.633    12.881    PID/PD/p_1_in[34]
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.598    14.272    PID/PD/clk_in
    DSP48_X1Y35          DSP48E1                                      r  PID/PD/y2__0/CLK
                         clock pessimism              0.288    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.408    14.117    PID/PD/y2__0
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                  1.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PID/PD/b1x0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/b0x1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (75.994%)  route 0.055ns (24.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.624     1.725    PID/PD/clk_in
    SLICE_X13Y79         FDRE                                         r  PID/PD/b1x0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100     1.825 r  PID/PD/b1x0_reg[13]/Q
                         net (fo=1, routed)           0.055     1.881    PID/PD/b1x0[13]
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.028     1.909 r  PID/PD/b0x10_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.909    PID/PD/b0x10_carry__2_i_3_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.956 r  PID/PD/b0x10_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.956    PID/PD/b0x10_carry__2_n_6
    SLICE_X12Y79         FDRE                                         r  PID/PD/b0x1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.842     2.091    PID/PD/clk_in
    SLICE_X12Y79         FDRE                                         r  PID/PD/b0x1_reg[13]/C
                         clock pessimism             -0.354     1.736    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.092     1.828    PID/PD/b0x1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PID/PD/y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b1x00__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.336%)  route 0.175ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.633     1.734    PID/PD/clk_in
    SLICE_X11Y91         FDRE                                         r  PID/PD/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.100     1.834 r  PID/PD/y_reg[31]/Q
                         net (fo=17, routed)          0.175     2.009    PID/PI/y[15]
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.918     2.167    PID/PI/clk_in
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/CLK
                         clock pessimism             -0.353     1.814    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_A[24])
                                                      0.056     1.870    PID/PI/b1x00__0
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PID/PD/y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b1x00__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.336%)  route 0.175ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.633     1.734    PID/PD/clk_in
    SLICE_X11Y91         FDRE                                         r  PID/PD/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.100     1.834 r  PID/PD/y_reg[31]/Q
                         net (fo=17, routed)          0.175     2.009    PID/PI/y[15]
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.918     2.167    PID/PI/clk_in
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/CLK
                         clock pessimism             -0.353     1.814    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_A[25])
                                                      0.056     1.870    PID/PI/b1x00__0
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PID/PD/y_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b1x00__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.336%)  route 0.175ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.633     1.734    PID/PD/clk_in
    SLICE_X11Y91         FDRE                                         r  PID/PD/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.100     1.834 r  PID/PD/y_reg[31]/Q
                         net (fo=17, routed)          0.175     2.009    PID/PI/y[15]
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.918     2.167    PID/PI/clk_in
    DSP48_X0Y37          DSP48E1                                      r  PID/PI/b1x00__0/CLK
                         clock pessimism             -0.353     1.814    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_A[26])
                                                      0.056     1.870    PID/PI/b1x00__0
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.037%)  route 0.113ns (46.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst1/FSM_onehot_state_f_reg[13]/Q
                         net (fo=4, routed)           0.113     1.979    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[13]
    SLICE_X6Y55          LUT6 (Prop_lut6_I3_O)        0.028     2.007 r  AD9783_inst1/FSM_onehot_state_f[14]_i_1/O
                         net (fo=1, routed)           0.000     2.007    AD9783_inst1/FSM_onehot_state_f[14]_i_1_n_0
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     1.863    AD9783_inst1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.772%)  route 0.115ns (47.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X7Y56          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst1/FSM_onehot_state_f_reg[5]/Q
                         net (fo=6, routed)           0.115     1.980    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X6Y56          LUT2 (Prop_lut2_I1_O)        0.028     2.008 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.008    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X6Y56          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.087     1.863    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.601%)  route 0.115ns (47.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst1/FSM_onehot_state_f_reg[13]/Q
                         net (fo=4, routed)           0.115     1.981    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[13]
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.028     2.009 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.356     1.776    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     1.863    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PID/PI/b1x0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PI/b0x1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.844%)  route 0.105ns (47.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.633     1.734    PID/PI/clk_in
    SLICE_X10Y90         FDRE                                         r  PID/PI/b1x0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.118     1.852 r  PID/PI/b1x0_reg[28]/Q
                         net (fo=1, routed)           0.105     1.958    PID/PI/b1x0_reg_n_0_[28]
    SLICE_X8Y89          FDRE                                         r  PID/PI/b0x1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.852     2.101    PID/PI/clk_in
    SLICE_X8Y89          FDRE                                         r  PID/PI/b0x1_reg[28]/C
                         clock pessimism             -0.335     1.765    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.040     1.805    PID/PI/b0x1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 PID/PD/b1x0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/b0x1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (67.894%)  route 0.082ns (32.106%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.626     1.727    PID/PD/clk_in
    SLICE_X13Y81         FDRE                                         r  PID/PD/b1x0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.100     1.827 r  PID/PD/b1x0_reg[23]/Q
                         net (fo=1, routed)           0.082     1.910    PID/PD/b1x0[23]
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.028     1.938 r  PID/PD/b0x10_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.938    PID/PD/b0x10_carry__4_i_1_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.984 r  PID/PD/b0x10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.984    PID/PD/b0x10_carry__4_n_4
    SLICE_X12Y81         FDRE                                         r  PID/PD/b0x1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.844     2.093    PID/PD/clk_in
    SLICE_X12Y81         FDRE                                         r  PID/PD/b0x1_reg[23]/C
                         clock pessimism             -0.354     1.738    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.092     1.830    PID/PD/b0x1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 PID/PD/b1x0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID/PD/b0x1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (67.894%)  route 0.082ns (32.106%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.628     1.729    PID/PD/clk_in
    SLICE_X13Y83         FDRE                                         r  PID/PD/b1x0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.100     1.829 r  PID/PD/b1x0_reg[31]/Q
                         net (fo=1, routed)           0.082     1.912    PID/PD/b1x0[31]
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.028     1.940 r  PID/PD/b0x10_carry__6_i_1/O
                         net (fo=1, routed)           0.000     1.940    PID/PD/b0x10_carry__6_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.986 r  PID/PD/b0x10_carry__6/O[3]
                         net (fo=1, routed)           0.000     1.986    PID/PD/b0x10_carry__6_n_4
    SLICE_X12Y83         FDRE                                         r  PID/PD/b0x1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.846     2.095    PID/PD/clk_in
    SLICE_X12Y83         FDRE                                         r  PID/PD/b0x1_reg[31]/C
                         clock pessimism             -0.354     1.740    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.092     1.832    PID/PD/b0x1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         10.000      6.708      DSP48_X0Y37      PID/PI/b1x00__0/CLK
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X10Y94     PID/PI/b1x0_reg[33]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X28Y57     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X13Y81     PID/PD/b1x0_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X13Y80     PID/PD/b1x0_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X13Y80     PID/PD/b1x0_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X29Y58     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X10Y94     PID/PI/b1x0_reg[33]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X28Y57     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X29Y58     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y94     PID/PD/signal_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y94     PID/PD/signal_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y94     PID/PD/signal_out_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y84     PID/PD/b1x0_reg[32]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y84     PID/PD/b1x0_reg[33]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y84     PID/PD/b1x0_reg[34]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y84     PID/PD/b1x0_reg[35]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y85     PID/PD/b1x0_reg[36]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X13Y85     PID/PD/b1x0_reg[37]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.503ns (10.181%)  route 4.438ns (89.819%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.269    10.406 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.818    11.225    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.066    11.291 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.415    11.706    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.168    11.874 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.204    15.078    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              1.007    20.114    
                         clock uncertainty           -0.035    20.079    
    SLICE_X0Y59          FDRE (Setup_fdre_C_CE)      -0.244    19.835    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                         -15.078    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.322ns (7.156%)  route 4.178ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.306    14.637    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.008    20.115    
                         clock uncertainty           -0.035    20.080    
    SLICE_X4Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.836    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.322ns (7.156%)  route 4.178ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.306    14.637    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              1.008    20.115    
                         clock uncertainty           -0.035    20.080    
    SLICE_X4Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.836    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.322ns (7.156%)  route 4.178ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.306    14.637    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.008    20.115    
                         clock uncertainty           -0.035    20.080    
    SLICE_X4Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.836    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.322ns (7.156%)  route 4.178ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.306    14.637    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.008    20.115    
                         clock uncertainty           -0.035    20.080    
    SLICE_X4Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.836    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.503ns (11.205%)  route 3.986ns (88.795%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.269    10.406 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=7, routed)           0.818    11.225    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.066    11.291 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.349    11.640    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.168    11.808 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.818    14.626    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              1.007    20.114    
                         clock uncertainty           -0.035    20.079    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.244    19.835    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.322ns (7.179%)  route 4.163ns (92.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.292    14.622    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.003    20.111    
                         clock uncertainty           -0.035    20.076    
    SLICE_X3Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.832    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.322ns (7.179%)  route 4.163ns (92.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.292    14.622    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.003    20.111    
                         clock uncertainty           -0.035    20.076    
    SLICE_X3Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.832    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.322ns (7.179%)  route 4.163ns (92.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.292    14.622    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              1.003    20.111    
                         clock uncertainty           -0.035    20.076    
    SLICE_X3Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.832    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.322ns (7.179%)  route 4.163ns (92.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    1.003ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.269    10.406 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.872    11.278    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.331 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.292    14.622    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              1.003    20.111    
                         clock uncertainty           -0.035    20.076    
    SLICE_X3Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.832    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                         -14.622    
  -------------------------------------------------------------------
                         slack                                  5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.285%)  route 0.132ns (50.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     4.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.100     4.272 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/Q
                         net (fo=2, routed)           0.132     4.404    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.028     4.432 r  AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1/O
                         net (fo=1, routed)           0.000     4.432    AD9783_inst1/AD_9783_SPI_inst/data_out[4]_C_i_1_n_0
    SLICE_X0Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.889     4.183    
    SLICE_X0Y54          FDCE (Hold_fdce_C_D)         0.060     4.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.130ns (47.703%)  route 0.143ns (52.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     4.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.100     4.272 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/Q
                         net (fo=2, routed)           0.143     4.414    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.030     4.444 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.000     4.444    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.886     4.186    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.068     4.254    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.091     4.262 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.109     4.370    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.900     4.171    
    SLICE_X3Y57          FDCE (Hold_fdce_C_D)         0.006     4.177    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.091     4.262 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/Q
                         net (fo=1, routed)           0.108     4.370    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4_n_0
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.900     4.171    
    SLICE_X3Y57          FDCE (Hold_fdce_C_D)         0.005     4.176    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.118     4.289 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/Q
                         net (fo=2, routed)           0.139     4.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I2_O)        0.028     4.456 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.456    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.900     4.171    
    SLICE_X2Y58          FDCE (Hold_fdce_C_D)         0.087     4.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.190%)  route 0.155ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     4.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     4.272 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.155     4.427    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.886     4.186    
    SLICE_X1Y54          FDPE (Hold_fdpe_C_D)         0.041     4.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.642%)  route 0.159ns (61.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.100     4.271 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.159     4.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X1Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.886     4.185    
    SLICE_X1Y57          FDPE (Hold_fdpe_C_D)         0.040     4.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.763%)  route 0.178ns (58.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.100     4.271 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.178     4.449    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X6Y54          LUT6 (Prop_lut6_I4_O)        0.028     4.477 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.477    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.886     4.185    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.087     4.272    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.272    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.777%)  route 0.158ns (55.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665     4.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.100     4.272 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.158     4.430    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.028     4.458 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     4.458    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X1Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.886     4.186    
    SLICE_X1Y55          FDCE (Hold_fdce_C_D)         0.060     4.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           4.458    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.220%)  route 0.149ns (53.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.100     4.271 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/Q
                         net (fo=2, routed)           0.149     4.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.028     4.448 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     4.448    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.900     4.171    
    SLICE_X0Y57          FDCE (Hold_fdce_C_D)         0.060     4.231    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X3Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y56    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y57    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X3Y55    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y56    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X1Y56    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X0Y55    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X1Y54    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y55  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y53  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y55  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y53  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X0Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y58  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y57  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y56  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.267%)  route 0.380ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.970ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.684     7.970    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_fdre_C_Q)         0.246     8.216 r  AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.380     8.596    AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    12.450    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism              0.565    13.016    
                         clock uncertainty           -0.072    12.944    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.674    12.270    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.267%)  route 0.380ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 12.451 - 5.000 ) 
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.685     7.971    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y235         FDRE (Prop_fdre_C_Q)         0.246     8.217 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.380     8.597    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    12.451    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism              0.565    13.017    
                         clock uncertainty           -0.072    12.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D2)      -0.674    12.271    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.267%)  route 0.380ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.964ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.678     7.964    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.246     8.210 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.380     8.590    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.565    13.011    
                         clock uncertainty           -0.072    12.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.674    12.265    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.267%)  route 0.380ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 12.444 - 5.000 ) 
    Source Clock Delay      (SCD):    7.962ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.676     7.962    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.246     8.208 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.380     8.588    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    12.444    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism              0.565    13.010    
                         clock uncertainty           -0.072    12.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.674    12.264    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.267%)  route 0.380ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 12.442 - 5.000 ) 
    Source Clock Delay      (SCD):    7.959ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.673     7.959    AD9783_inst1/clkD
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.246     8.205 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.380     8.585    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    12.442    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism              0.565    13.008    
                         clock uncertainty           -0.072    12.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.674    12.262    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 12.320 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.363     8.403    AD9783_inst1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.461    12.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.515    12.836    
                         clock uncertainty           -0.072    12.764    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D2)      -0.674    12.090    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 12.321 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.246     8.040 r  AD9783_inst1/data_in_reg[19]/Q
                         net (fo=1, routed)           0.363     8.403    AD9783_inst1/data_in[19]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    12.321    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.515    12.837    
                         clock uncertainty           -0.072    12.765    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D2)      -0.674    12.091    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 12.322 - 5.000 ) 
    Source Clock Delay      (SCD):    7.795ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.246     8.041 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.363     8.404    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.463    12.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    12.838    
                         clock uncertainty           -0.072    12.766    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.674    12.092    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 12.453 - 5.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.246     8.222 r  AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.363     8.585    AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    12.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    13.019    
                         clock uncertainty           -0.072    12.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.674    12.273    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.273    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.246ns (40.368%)  route 0.363ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 12.455 - 5.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.246     8.223 r  AD9783_inst1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.363     8.586    AD9783_inst1/data_in[20]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    12.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.565    13.021    
                         clock uncertainty           -0.072    12.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D2)      -0.674    12.275    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  3.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.047    AD9783_inst1/clkD
    SLICE_X0Y10          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.147 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.139     3.287    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     3.741    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.108    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.021    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.042    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.142 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.139     3.282    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=1, routed)           0.139     3.171    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D1)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.680     3.012    AD9783_inst1/clkD
    SLICE_X0Y202         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_fdre_C_Q)         0.100     3.112 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.139     3.252    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.691    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism             -0.617     3.073    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     2.986    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           0.139     3.172    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     3.591    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.993    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D1)       -0.087     2.906    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y204         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y204         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.139     3.251    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D1)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.677     3.009    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y210         FDRE (Prop_fdre_C_Q)         0.100     3.109 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           0.139     3.249    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     3.688    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.617     3.070    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D1)       -0.087     2.983    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.672     3.004    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.100     3.104 r  AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.139     3.244    AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.926     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism             -0.617     3.065    
    OLOGIC_X0Y218        ODDR (Hold_oddr_C_D1)       -0.087     2.978    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.678     3.010    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y208         FDRE (Prop_fdre_C_Q)         0.100     3.110 r  AD9783_inst1/data_in_reg[7]/Q
                         net (fo=1, routed)           0.139     3.250    AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.689    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.617     3.071    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     2.984    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y194         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=1, routed)           0.139     3.171    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D1)       -0.087     2.904    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y215     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y235     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y10      AD9783_inst1/data_in_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y208     AD9783_inst1/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y223     AD9783_inst1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y235     AD9783_inst1/data_in_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y194     AD9783_inst1/data_in_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y196     AD9783_inst1/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y202     AD9783_inst1/data_in_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      AD9783_inst1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y194     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y223     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y221     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y219     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y194     AD9783_inst1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y196     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y202     AD9783_inst1/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.958ns  (logic 0.269ns (13.739%)  route 1.689ns (86.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269    10.849 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.689    12.537    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.284    
                         clock uncertainty           -0.080    20.204    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.187    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.727ns  (logic 0.269ns (15.573%)  route 1.458ns (84.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 19.808 - 11.250 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269    10.849 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.458    12.307    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    19.808    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.281    
                         clock uncertainty           -0.080    20.201    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.184    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.184    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.805ns  (logic 0.269ns (14.903%)  route 1.536ns (85.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269    10.849 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.536    12.385    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.457    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.650ns  (logic 0.269ns (16.307%)  route 1.381ns (83.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 20.004 - 11.250 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269    10.849 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.381    12.229    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    20.004    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.551    
                         clock uncertainty           -0.080    20.471    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.454    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.454    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.273ns  (logic 0.269ns (21.136%)  route 1.004ns (78.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 19.803 - 11.250 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269    10.849 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.004    11.852    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    19.803    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.276    
                         clock uncertainty           -0.080    20.196    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.179    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.179    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.270ns  (logic 0.322ns (25.347%)  route 0.948ns (74.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269    10.650 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.948    11.598    ADC1/state
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.053    11.651 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.651    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.472    20.480    
                         clock uncertainty           -0.080    20.400    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.035    20.435    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.435    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.871ns  (logic 0.399ns (45.786%)  route 0.472ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.246    10.627 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.472    11.099    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y60          LUT6 (Prop_lut6_I2_O)        0.153    11.252 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.252    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.381    
                         clock uncertainty           -0.080    20.301    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.035    20.336    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.336    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.882ns  (logic 0.414ns (46.922%)  route 0.468ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.246    10.627 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.095    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y60          LUT4 (Prop_lut4_I1_O)        0.168    11.263 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.263    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.381    
                         clock uncertainty           -0.080    20.301    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.063    20.364    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.783ns  (logic 0.322ns (41.132%)  route 0.461ns (58.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.269    10.650 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.461    11.110    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.053    11.163 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.163    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    15.756    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    19.811    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.381    
                         clock uncertainty           -0.080    20.301    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.034    20.335    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.335    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  9.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.468%)  route 0.156ns (54.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.100     4.818 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.974    ADC1/state
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.030     5.004 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.004    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.688     4.718    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.075     4.793    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.084%)  route 0.156ns (54.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.100     4.818 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.974    ADC1/state
    SLICE_X0Y60          LUT3 (Prop_lut3_I1_O)        0.028     5.002 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.002    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.688     4.718    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.060     4.778    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.555ns  (logic 0.128ns (23.049%)  route 0.427ns (76.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 5.482 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.100     4.818 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.427     5.246    ADC1/state
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.028     5.274 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.274    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.958     5.482    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.496     4.985    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.060     5.045    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           5.274    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.900%)  route 0.193ns (60.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.100     4.818 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.193     5.011    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.028     5.039 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     5.039    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.688     4.718    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.060     4.778    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.730%)  route 0.498ns (83.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.873 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.498     5.371    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     5.400    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.903    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.970    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.970    
                         arrival time                           5.371    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.824ns  (logic 0.100ns (12.131%)  route 0.724ns (87.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 5.405 - 1.250 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.873 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.724     5.598    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     5.405    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.908    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.975    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.598    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.100ns (12.617%)  route 0.693ns (87.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 5.479 - 1.250 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.873 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.693     5.566    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     5.479    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.802    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.869    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           5.566    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.927ns  (logic 0.100ns (10.788%)  route 0.827ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.873 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.827     5.700    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     5.409    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.912    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.979    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.700    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.869ns  (logic 0.100ns (11.507%)  route 0.769ns (88.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.873 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.769     5.642    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     3.445    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     5.483    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.806    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.873    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           5.642    
  -------------------------------------------------------------------
                         slack                                  0.769    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y60      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y60      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y49      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y60      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y60      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y60      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.520ns (16.025%)  route 2.725ns (83.975%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.503    10.480    counter[0]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.600    17.235    
                         clock uncertainty           -0.035    17.200    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219    16.981    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.520ns (16.025%)  route 2.725ns (83.975%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.503    10.480    counter[0]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.600    17.235    
                         clock uncertainty           -0.035    17.200    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219    16.981    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.520ns (16.025%)  route 2.725ns (83.975%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.503    10.480    counter[0]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.600    17.235    
                         clock uncertainty           -0.035    17.200    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219    16.981    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.520ns (16.025%)  route 2.725ns (83.975%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.503    10.480    counter[0]_i_1__1_n_0
    SLICE_X2Y53          FDRE                                         r  counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.600    17.235    
                         clock uncertainty           -0.035    17.200    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219    16.981    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         16.981    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 16.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.585    10.562    counter[0]_i_1__1_n_0
    SLICE_X2Y47          FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.502    17.332    
                         clock uncertainty           -0.035    17.297    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.219    17.078    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 16.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.585    10.562    counter[0]_i_1__1_n_0
    SLICE_X2Y47          FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.502    17.332    
                         clock uncertainty           -0.035    17.297    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.219    17.078    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 16.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.585    10.562    counter[0]_i_1__1_n_0
    SLICE_X2Y47          FDRE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.502    17.332    
                         clock uncertainty           -0.035    17.297    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.219    17.078    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.520ns (15.630%)  route 2.807ns (84.370%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.830ns = ( 16.830 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.585    10.562    counter[0]_i_1__1_n_0
    SLICE_X2Y47          FDRE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.502    17.332    
                         clock uncertainty           -0.035    17.297    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.219    17.078    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.520ns (16.510%)  route 2.630ns (83.490%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.408    10.385    counter[0]_i_1__1_n_0
    SLICE_X2Y54          FDRE                                         r  counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y54          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.578    17.213    
                         clock uncertainty           -0.035    17.178    
    SLICE_X2Y54          FDRE (Setup_fdre_C_CE)      -0.219    16.959    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.520ns (16.510%)  route 2.630ns (83.490%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns = ( 16.635 - 10.000 ) 
    Source Clock Delay      (SCD):    7.235ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.708     7.235    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.308     7.543 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.599     8.142    counter_reg__1[26]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.053     8.195 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.669     8.864    counter[0]_i_14_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.053     8.917 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.596     9.513    counter[0]_i_13_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.053     9.566 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.358     9.924    counter[0]_i_4_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.053     9.977 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.408    10.385    counter[0]_i_1__1_n_0
    SLICE_X2Y54          FDRE                                         r  counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.635    DIVclk_BUFG
    SLICE_X2Y54          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.578    17.213    
                         clock uncertainty           -0.035    17.178    
    SLICE_X2Y54          FDRE (Setup_fdre_C_CE)      -0.219    16.959    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.174ns (36.989%)  route 0.296ns (63.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.798    DIVclk_BUFG
    SLICE_X2Y50          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.118     2.916 f  counter_reg[12]/Q
                         net (fo=4, routed)           0.140     3.056    counter_reg__1[12]
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.028     3.084 r  counter[0]_i_7/O
                         net (fo=2, routed)           0.156     3.240    counter[0]_i_7_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.028     3.268 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     3.268    rst_in_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.461     3.062    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.060     3.122    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.266ns (65.394%)  route 0.141ns (34.606%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.257 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.257    counter_reg[12]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y50          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.278ns (66.386%)  route 0.141ns (33.614%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.269 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.269    counter_reg[12]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y50          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.285ns (66.938%)  route 0.141ns (33.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.276 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.276    counter_reg[12]_i_1_n_6
    SLICE_X2Y50          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y50          FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.292ns (67.473%)  route 0.141ns (32.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     3.283 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.283    counter_reg[12]_i_1_n_4
    SLICE_X2Y50          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y50          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.293ns (67.548%)  route 0.141ns (32.452%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.243 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.243    counter_reg[12]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.284 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.284    counter_reg[16]_i_1_n_7
    SLICE_X2Y51          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y51          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.305ns (68.422%)  route 0.141ns (31.578%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.243 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.243    counter_reg[12]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.296 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.296    counter_reg[16]_i_1_n_5
    SLICE_X2Y51          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y51          FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.193ns (61.926%)  route 0.119ns (38.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.797    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.118     2.915 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.119     3.034    counter_reg__1[26]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.109 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.109    counter_reg[24]_i_1_n_5
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.450    DIVclk_BUFG
    SLICE_X2Y53          FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.653     2.797    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.092     2.889    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.193ns (61.926%)  route 0.119ns (38.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.119     3.087    counter_reg__1[2]
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.162 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.162    counter_reg[0]_i_2_n_5
    SLICE_X2Y47          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X2Y47          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.673     2.850    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.092     2.942    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.312ns (68.910%)  route 0.141ns (31.090%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
    SLICE_X2Y49          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.118     2.968 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.140     3.108    counter_reg__1[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.215 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.216    counter_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.243 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.243    counter_reg[12]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.303 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.303    counter_reg[16]_i_1_n_6
    SLICE_X2Y51          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.451    DIVclk_BUFG
    SLICE_X2Y51          FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.461     2.990    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.092     3.082    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  DIVclk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y47    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y49    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y49    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y50    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y50    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y50    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y50    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y51    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y51    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y47    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y49    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y49    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y47    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y47    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y47    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y48    counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y48    counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y48    counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y48    counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y53    counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y53    counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y53    counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y53    counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y54    counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y54    counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y47    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y49    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y49    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y50    counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y43      ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X4Y41      ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y56      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y57      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X7Y42      ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y43      ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y58      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y58      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y56      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y56      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X3Y57      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X3Y57      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X3Y57      AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X3Y57      AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.361ns (29.919%)  route 0.846ns (70.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.846    11.291    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT3 (Prop_lut3_I1_O)        0.053    11.344 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000    11.344    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537    14.210    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.071    14.450    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.373ns (30.609%)  route 0.846ns (69.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.846    11.291    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.065    11.356 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.356    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537    14.210    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.092    14.471    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.361ns (33.997%)  route 0.701ns (66.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.701    11.146    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.053    11.199 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.199    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537    14.210    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.073    14.452    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.371ns (34.613%)  route 0.701ns (65.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.701    11.146    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.063    11.209 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.209    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537    14.210    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.092    14.471    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.361ns (41.029%)  route 0.519ns (58.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.519    10.964    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.053    11.017 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.017    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537    14.210    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y55          FDCE (Setup_fdce_C_D)        0.072    14.451    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.361ns (43.778%)  route 0.464ns (56.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    10.137ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.308    10.445 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.464    10.909    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.053    10.962 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000    10.962    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X7Y55          FDCE (Setup_fdce_C_D)        0.035    14.474    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.614%)  route 0.197ns (57.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.197     4.486    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.028     4.514 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.514    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X7Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.060     2.045    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.622%)  route 0.264ns (64.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.264     4.553    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.028     4.581 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.581    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.854     2.103    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.087     2.042    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.600ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.148ns (30.843%)  route 0.332ns (69.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.332     4.621    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.030     4.651 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.651    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.854     2.103    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.096     2.051    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.607ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.553%)  route 0.332ns (69.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.332     4.621    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.028     4.649 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.649    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.854     2.103    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.087     2.042    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.651ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.147ns (27.653%)  route 0.385ns (72.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.385     4.674    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.029     4.703 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.703    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.854     2.103    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.096     2.051    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           4.703    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.659ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.146ns (27.517%)  route 0.385ns (72.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.171ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605     1.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091     1.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646     3.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     3.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664     4.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.118     4.289 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.385     4.674    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X8Y55          LUT3 (Prop_lut3_I1_O)        0.028     4.702 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.702    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.854     2.103    AD9783_inst1/clk_in
    SLICE_X8Y55          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.087     2.042    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  2.659    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.940ns  (logic 0.053ns (5.638%)  route 0.887ns (94.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.887    10.780    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.053    10.833 f  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.833    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y55          FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X6Y55          FDCE (Setup_fdce_C_D)        0.072    14.511    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  3.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.028ns (6.307%)  route 0.416ns (93.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.416     2.299    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.028     2.327 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.327    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.985    
    SLICE_X6Y55          FDCE (Hold_fdce_C_D)         0.087     2.072    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__2/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.283ns  (logic 0.573ns (25.102%)  route 1.710ns (74.897%))
  Logic Levels:           0  
  Clock Path Skew:        -4.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q2
                         net (fo=4, routed)           1.710    12.660    PID/PD/e_in[2]
    DSP48_X1Y33          DSP48E1                                      r  PID/PD/b1x00__2/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.594    14.268    PID/PD/clk_in
    DSP48_X1Y33          DSP48E1                                      r  PID/PD/b1x00__2/CLK
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.381    13.897    PID/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         13.897    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.338ns  (logic 0.573ns (24.505%)  route 1.765ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.765    12.716    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.338ns  (logic 0.573ns (24.505%)  route 1.765ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.765    12.716    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.338ns  (logic 0.573ns (24.505%)  route 1.765ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.765    12.716    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.338ns  (logic 0.573ns (24.505%)  route 1.765ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.765    12.716    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00__1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.245ns  (logic 0.573ns (25.521%)  route 1.672ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        -4.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.672    12.616    PID/PD/e_in[1]
    DSP48_X1Y32          DSP48E1                                      r  PID/PD/b1x00__1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.592    14.266    PID/PD/clk_in
    DSP48_X1Y32          DSP48E1                                      r  PID/PD/b1x00__1/CLK
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    13.895    PID/PD/b1x00__1
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.263ns  (logic 0.573ns (25.321%)  route 1.690ns (74.679%))
  Logic Levels:           0  
  Clock Path Skew:        -4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q6
                         net (fo=4, routed)           1.690    12.633    PID/PD/e_in[9]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b1x00/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.265ns  (logic 0.573ns (25.294%)  route 1.692ns (74.706%))
  Logic Levels:           0  
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.121ns = ( 10.371 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.944 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.692    12.636    PID/PD/e_in[1]
    DSP48_X0Y32          DSP48E1                                      r  PID/PD/b1x00/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.594    14.268    PID/PD/clk_in
    DSP48_X0Y32          DSP48E1                                      r  PID/PD/b1x00/CLK
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.306    13.972    PID/PD/b1x00
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.220ns  (logic 0.573ns (25.812%)  route 1.647ns (74.188%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.647    12.597    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID/PD/b0x11__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.220ns  (logic 0.573ns (25.812%)  route 1.647ns (74.188%))
  Logic Levels:           0  
  Clock Path Skew:        -4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    9.128ns = ( 10.378 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.951 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=40, routed)          1.647    12.597    PID/PD/e_in[14]
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.589    14.263    PID/PD/clk_in
    DSP48_X1Y31          DSP48E1                                      r  PID/PD/b0x11__0/CLK
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.306    13.967    PID/PD/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  1.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.964 r  ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.159    ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.953     2.202    ADC1/clk_in
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           5.159    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.890ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.108    ADC1/p_0_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           5.108    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.931%)  route 0.246ns (56.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.246     5.214    ADC1/p_24_out
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.214    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.231     5.144    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.927ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.231     5.144    ADC1/p_6_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.881     2.130    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.041     2.217    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.231     5.144    ADC1/p_1_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.934ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.905%)  route 0.237ns (55.095%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.237     5.150    ADC1/p_3_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.881     2.130    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.040     2.216    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.935ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.429ns  (logic 0.193ns (45.017%)  route 0.236ns (54.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.236     5.149    ADC1/p_5_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.881     2.130    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.038     2.214    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           5.149    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.974ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.474ns  (logic 0.193ns (40.685%)  route 0.281ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.281     5.195    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.648%)  route 0.282ns (59.352%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.282     5.195    ADC1/p_7_out
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.881     2.130    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.982    
                         clock uncertainty            0.194     2.176    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.043     2.219    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  2.976    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        0.963ns  (logic 0.053ns (5.501%)  route 0.910ns (94.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 13.955 - 10.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 9.540 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 f  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.910    10.450    rstLEDclk/DIVclk
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.053    10.503 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    10.503    rstLEDclk/div_clk_i_1_n_0
    SLICE_X51Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.160    
                         clock uncertainty           -0.035    14.124    
    SLICE_X51Y146        FDRE (Setup_fdre_C_D)        0.035    14.159    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.028ns (6.676%)  route 0.391ns (93.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.391     2.136    rstLEDclk/DIVclk
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.164 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.164    rstLEDclk/div_clk_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.843    
    SLICE_X51Y146        FDRE (Hold_fdre_C_D)         0.061     1.904    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.053ns (4.155%)  route 1.223ns (95.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.823    13.524    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.053    13.577 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.977    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.053ns (4.155%)  route 1.223ns (95.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.823    13.524    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.053    13.577 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.977    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y54          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.274ns  (logic 0.053ns (4.160%)  route 1.221ns (95.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.823    13.524    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.053    13.577 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.398    13.975    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.265ns  (logic 0.053ns (4.189%)  route 1.212ns (95.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.972    13.673    AD9783_inst1/rst_in
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.726 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.240    13.966    AD9783_inst1/rst_out1_out
    SLICE_X5Y56          FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X5Y56          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.131ns  (logic 0.053ns (4.685%)  route 1.078ns (95.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.823    13.524    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.053    13.577 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.256    13.833    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X6Y56          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    14.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X6Y56          FDRE (Setup_fdre_C_CE)      -0.219    14.220    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.095ns  (logic 0.053ns (4.842%)  route 1.042ns (95.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.042    13.743    ADC1/rst_in
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053    13.796 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.796    ADC1/spi_data[7]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.791    14.464    ADC1/clk_in
    SLICE_X5Y42          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.035    14.668    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.071ns  (logic 0.053ns (4.949%)  route 1.018ns (95.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.018    13.719    ADC1/rst_in
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.053    13.772 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.772    ADC1/spi_data[8]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.791    14.464    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.035    14.668    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.031ns  (logic 0.053ns (5.141%)  route 0.978ns (94.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.978    13.679    ADC1/rst_in
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.053    13.732 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.732    ADC1/spi_data[9]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.791    14.464    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.034    14.667    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  0.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.028ns (5.601%)  route 0.472ns (94.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.472     3.422    ADC1/rst_in
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.028     3.450 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.450    ADC1/spi_data[9]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.057    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.060     2.117    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.028ns (5.366%)  route 0.494ns (94.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.494     3.444    ADC1/rst_in
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.028     3.472 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.472    ADC1/spi_data[8]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.057    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.060     2.117    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.028ns (4.874%)  route 0.547ns (95.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.547     3.496    ADC1/rst_in
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.028     3.524 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.524    ADC1/spi_data[7]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.955     2.204    ADC1/clk_in
    SLICE_X5Y42          FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.060     2.116    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.028ns (5.087%)  route 0.522ns (94.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.411     3.360    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.028     3.388 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.112     3.500    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X6Y56          FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X6Y56          FDRE (Hold_fdre_C_CE)        0.030     2.015    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.028ns (4.659%)  route 0.573ns (95.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.411     3.360    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.028     3.388 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.162     3.551    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X5Y55          FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X5Y55          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.028ns (4.632%)  route 0.577ns (95.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.411     3.360    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.028     3.388 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.166     3.554    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y54          FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y54          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.028ns (4.632%)  route 0.577ns (95.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.411     3.360    AD9783_inst1/rst_in
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.028     3.388 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.166     3.554    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X4Y54          FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y54          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.028ns (4.596%)  route 0.581ns (95.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.485     3.435    AD9783_inst1/rst_in
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.463 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.096     3.559    AD9783_inst1/rst_out1_out
    SLICE_X5Y56          FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X5Y56          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.985    
    SLICE_X5Y56          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  1.564    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.987ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.870ns  (logic 0.412ns (3.790%)  route 10.458ns (96.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     5.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     6.260 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    16.331    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    16.394 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.387    16.781    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Setup_fdpe_C_D)       -0.158    19.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -16.781    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 0.402ns (3.746%)  route 10.329ns (96.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     5.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     6.260 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    16.331    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.053    16.384 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.258    16.642    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y53          FDCE (Setup_fdce_C_D)       -0.034    19.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.483ns  (logic 0.412ns (3.930%)  route 10.071ns (96.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     5.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     6.260 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    16.331    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    16.394 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.000    16.394    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.034    19.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.311    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.402ns (3.841%)  route 10.063ns (96.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     5.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     6.260 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.063    16.323    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.053    16.376 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    16.376    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y56          FDCE (Setup_fdce_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 0.402ns (3.862%)  route 10.008ns (96.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     5.911    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     6.260 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.008    16.268    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.053    16.321 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    16.321    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y56          FDPE (Setup_fdpe_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -16.321    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        10.154ns  (logic 0.405ns (3.989%)  route 9.749ns (96.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.478     5.372    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053     5.425 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.510     5.935    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          LDCE (EnToQ_ldce_G_Q)        0.349     6.284 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           9.351    15.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.056    15.691 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.397    16.089    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y57          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    19.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -16.089    
  -------------------------------------------------------------------
                         slack                                  3.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.987ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.158ns (3.406%)  route 4.481ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.224     2.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          LDCE (EnToQ_ldce_G_Q)        0.128     2.462 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           4.322     6.784    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.030     6.814 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.158     6.973    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     4.924    
    SLICE_X2Y57          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.986    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.986    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.156ns (3.147%)  route 4.802ns (96.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.215     2.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.128     2.453 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.802     7.255    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.028     7.283 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     7.283    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y56          FDCE (Hold_fdce_C_D)         0.060     4.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           7.283    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.307ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.159ns (3.196%)  route 4.816ns (96.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.215     2.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.128     2.453 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.816     7.269    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.031     7.300 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.000     7.300    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y55          FDCE (Hold_fdce_C_D)         0.068     4.993    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.993    
                         arrival time                           7.300    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.329ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 0.156ns (3.127%)  route 4.834ns (96.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.215     2.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.128     2.453 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.834     7.286    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.028     7.314 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     7.314    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y56          FDPE (Hold_fdpe_C_D)         0.060     4.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.985    
                         arrival time                           7.314    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.156ns (3.070%)  route 4.925ns (96.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.215     2.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.128     2.453 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.816     7.269    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.028     7.297 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.109     7.406    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y53          FDCE (Hold_fdce_C_D)         0.040     4.965    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           7.406    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.159ns (3.100%)  route 4.969ns (96.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.198     2.082    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.110 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.215     2.325    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.128     2.453 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           4.816     7.269    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.031     7.300 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.153     7.453    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Hold_fdpe_C_D)        -0.002     4.923    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.923    
                         arrival time                           7.453    
  -------------------------------------------------------------------
                         slack                                  2.530    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 0.453ns (4.983%)  route 8.639ns (95.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.679     5.533    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.053     5.586 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.526     6.112    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          LDCE (EnToQ_ldce_G_Q)        0.389     6.501 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           8.295    14.796    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I1_O)        0.064    14.860 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.344    15.204    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)       -0.151    19.125    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                  3.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.174ns (3.974%)  route 4.205ns (96.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.299     2.164    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.028     2.192 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.227     2.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          LDCE (EnToQ_ldce_G_Q)        0.143     2.562 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           4.061     6.623    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X1Y57          LUT5 (Prop_lut5_I1_O)        0.031     6.654 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.144     6.797    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.924    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)        -0.001     4.923    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.923    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  1.874    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.950ns,  Total Violation       -2.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.705ns  (logic 0.573ns (4.181%)  route 13.132ns (95.819%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.909     5.803    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.053     5.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420     6.276    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349     6.625 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    16.138    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    16.194 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.415    16.609    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.168    16.777 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.204    19.982    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X0Y59          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -19.982    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.253ns  (logic 0.573ns (4.323%)  route 12.680ns (95.677%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.909     5.803    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.053     5.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420     6.276    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349     6.625 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    16.138    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    16.194 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.349    16.543    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.168    16.711 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.818    19.530    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -19.530    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 0.573ns (4.347%)  route 12.609ns (95.653%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.909     5.803    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.053     5.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420     6.276    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349     6.625 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    16.138    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    16.194 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.353    16.547    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I3_O)        0.168    16.715 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.743    19.459    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X1Y59          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.870ns  (logic 0.412ns (3.790%)  route 10.458ns (96.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     8.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    19.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    19.066 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.387    19.454    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Setup_fdpe_C_D)       -0.158    19.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -19.454    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 0.402ns (3.746%)  route 10.329ns (96.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     8.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    19.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.053    19.056 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.258    19.314    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y53          FDCE (Setup_fdce_C_D)       -0.034    19.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.483ns  (logic 0.412ns (3.930%)  route 10.071ns (96.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     8.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    19.003    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    19.066 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.000    19.066    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.034    19.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.311    
                         arrival time                         -19.066    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 0.402ns (3.841%)  route 10.063ns (96.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     8.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.063    18.995    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.053    19.048 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    19.048    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y56          FDCE (Setup_fdce_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -19.048    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 0.402ns (3.862%)  route 10.008ns (96.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.583ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     8.583    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349     8.932 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.008    18.940    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.053    18.993 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    18.993    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y56          FDPE (Setup_fdpe_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        10.154ns  (logic 0.405ns (3.989%)  route 9.749ns (96.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.607ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     4.894 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151     8.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053     8.097 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.510     8.607    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          LDCE (EnToQ_ldce_G_Q)        0.349     8.956 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           9.351    18.308    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.056    18.364 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.397    18.761    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y57          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    19.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -18.761    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.212ns  (logic 0.053ns (0.735%)  route 7.159ns (99.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.853    13.746    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.053    13.799 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.306    17.106    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X4Y55          FDCE (Setup_fdce_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -17.106    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.028ns (0.817%)  route 3.398ns (99.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.910     3.794    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.028     3.822 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.487     5.309    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y59          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.924    
    SLICE_X0Y59          FDRE (Hold_fdre_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.028ns (0.805%)  route 3.452ns (99.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500     5.363    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     4.924    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.028ns (0.805%)  route 3.452ns (99.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500     5.363    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.924    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.028ns (0.805%)  route 3.452ns (99.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500     5.363    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.924    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.028ns (0.805%)  route 3.452ns (99.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500     5.363    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     4.924    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.028ns (0.803%)  route 3.460ns (99.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.064     3.948    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.028     3.976 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.395     5.371    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y60          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.070    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.923    
    SLICE_X1Y60          FDRE (Hold_fdre_C_CE)        0.010     4.933    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.371    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.028ns (0.798%)  route 3.482ns (99.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531     5.394    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.925    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.935    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.028ns (0.798%)  route 3.482ns (99.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531     5.394    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.925    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.935    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.028ns (0.798%)  route 3.482ns (99.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531     5.394    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     4.925    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.935    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.028ns (0.798%)  route 3.482ns (99.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     1.883 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.952     3.835    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.028     3.863 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531     5.394    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     4.925    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.935    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.394    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack       -8.693ns,  Total Violation     -240.824ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.693ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.705ns  (logic 0.573ns (4.181%)  route 13.132ns (95.819%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    9.019ns = ( 14.019 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.845    13.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.053    13.599 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420    14.019    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349    14.368 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    23.881    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    23.937 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.415    24.352    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.168    24.520 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           3.204    27.725    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X0Y59          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -27.725    
  -------------------------------------------------------------------
                         slack                                 -8.693    

Slack (VIOLATED) :        -8.241ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.253ns  (logic 0.573ns (4.323%)  route 12.680ns (95.677%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    9.019ns = ( 14.019 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.845    13.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.053    13.599 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420    14.019    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349    14.368 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    23.881    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    23.937 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.349    24.286    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.168    24.454 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           2.818    27.273    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X1Y60          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -27.273    
  -------------------------------------------------------------------
                         slack                                 -8.241    

Slack (VIOLATED) :        -8.170ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.182ns  (logic 0.573ns (4.347%)  route 12.609ns (95.653%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    9.019ns = ( 14.019 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.845    13.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.053    13.599 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420    14.019    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.349    14.368 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           9.513    23.881    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.056    23.937 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=3, routed)           0.353    24.290    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X1Y57          LUT5 (Prop_lut5_I3_O)        0.168    24.458 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           2.743    27.202    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X1Y59          FDRE (Setup_fdre_C_CE)      -0.244    19.032    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.032    
                         arrival time                         -27.202    
  -------------------------------------------------------------------
                         slack                                 -8.170    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.870ns  (logic 0.412ns (3.790%)  route 10.458ns (96.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 14.348 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486    14.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349    14.697 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    24.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    24.831 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.387    25.218    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Setup_fdpe_C_D)       -0.158    19.119    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -25.218    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.731ns  (logic 0.402ns (3.746%)  route 10.329ns (96.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 14.348 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486    14.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349    14.697 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    24.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.053    24.821 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.258    25.079    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y53          FDCE (Setup_fdce_C_D)       -0.034    19.243    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                         -25.079    
  -------------------------------------------------------------------
                         slack                                 -5.836    

Slack (VIOLATED) :        -5.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.483ns  (logic 0.412ns (3.930%)  route 10.071ns (96.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 14.348 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486    14.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349    14.697 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.071    24.768    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y55          LUT3 (Prop_lut3_I1_O)        0.063    24.831 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.000    24.831    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.034    19.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.311    
                         arrival time                         -24.831    
  -------------------------------------------------------------------
                         slack                                 -5.520    

Slack (VIOLATED) :        -5.501ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.465ns  (logic 0.402ns (3.841%)  route 10.063ns (96.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 14.348 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486    14.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349    14.697 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.063    24.760    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.053    24.813 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    24.813    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y56          FDCE (Setup_fdce_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -24.813    
  -------------------------------------------------------------------
                         slack                                 -5.501    

Slack (VIOLATED) :        -5.446ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.410ns  (logic 0.402ns (3.862%)  route 10.008ns (96.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns = ( 14.348 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486    14.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.349    14.697 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          10.008    24.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.053    24.758 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    24.758    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y56          FDPE (Setup_fdpe_C_D)        0.035    19.312    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -24.758    
  -------------------------------------------------------------------
                         slack                                 -5.446    

Slack (VIOLATED) :        -5.390ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.154ns  (logic 0.405ns (3.989%)  route 9.749ns (96.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    9.372ns = ( 14.372 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.108    13.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.510    14.372    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          LDCE (EnToQ_ldce_G_Q)        0.349    14.721 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           9.351    24.072    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.056    24.128 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.397    24.526    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y57          SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y57          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    19.136    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                         -24.526    
  -------------------------------------------------------------------
                         slack                                 -5.390    

Slack (VIOLATED) :        -5.262ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        10.595ns  (logic 0.416ns (3.927%)  route 10.179ns (96.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    8.792ns = ( 13.792 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.673    13.374    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053    13.427 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.365    13.792    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          LDCE (EnToQ_ldce_G_Q)        0.349    14.141 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)           9.697    23.839    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.067    23.906 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_P_i_1__0/O
                         net (fo=1, routed)           0.481    24.387    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_P_i_1__0_n_0
    SLICE_X4Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X4Y57          FDPE (Setup_fdpe_C_D)       -0.151    19.125    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.125    
                         arrival time                         -24.387    
  -------------------------------------------------------------------
                         slack                                 -5.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.028ns (1.097%)  route 2.523ns (98.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         1.108     4.058    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y57          LUT5 (Prop_lut5_I0_O)        0.028     4.086 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.415     5.501    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out2_out
    SLICE_X1Y59          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     4.924    
    SLICE_X1Y59          FDRE (Hold_fdre_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.028ns (1.062%)  route 2.609ns (98.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         1.122     4.072    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y57          LUT5 (Prop_lut5_I3_O)        0.028     4.100 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.487     5.587    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out3_out
    SLICE_X0Y59          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y59          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     4.924    
    SLICE_X0Y59          FDRE (Hold_fdre_C_CE)        0.010     4.934    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.028ns (0.970%)  route 2.860ns (99.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         1.464     4.414    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X1Y57          LUT5 (Prop_lut5_I1_O)        0.028     4.442 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.395     5.838    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X1Y60          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.070    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y60          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     4.923    
    SLICE_X1Y60          FDRE (Hold_fdre_C_CE)        0.010     4.933    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.838    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             6.369ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.508ns  (logic 0.156ns (6.219%)  route 2.352ns (93.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    3.880ns = ( 8.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.726     8.675    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.028     8.703 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.176     8.880    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          LDCE (EnToQ_ldce_G_Q)        0.128     9.008 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=1, routed)           2.352    11.360    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I1_O)        0.028    11.388 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    11.388    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     4.924    
                         clock uncertainty            0.035     4.959    
    SLICE_X3Y57          FDCE (Hold_fdce_C_D)         0.060     5.019    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                          11.388    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.858ns  (logic 0.156ns (5.459%)  route 2.702ns (94.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500    11.420    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     4.924    
                         clock uncertainty            0.035     4.959    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.969    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                          11.420    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.858ns  (logic 0.156ns (5.459%)  route 2.702ns (94.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500    11.420    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     4.924    
                         clock uncertainty            0.035     4.959    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.969    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                          11.420    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.858ns  (logic 0.156ns (5.459%)  route 2.702ns (94.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500    11.420    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     4.924    
                         clock uncertainty            0.035     4.959    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.969    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                          11.420    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.858ns  (logic 0.156ns (5.459%)  route 2.702ns (94.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.500    11.420    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     4.924    
                         clock uncertainty            0.035     4.959    
    SLICE_X4Y56          FDCE (Hold_fdce_C_CE)        0.010     4.969    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.969    
                         arrival time                          11.420    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.480ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.156ns (5.401%)  route 2.732ns (94.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531    11.451    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     4.925    
                         clock uncertainty            0.035     4.960    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.970    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.970    
                         arrival time                          11.451    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.888ns  (logic 0.156ns (5.401%)  route 2.732ns (94.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    3.562ns = ( 8.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.405     8.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     8.383 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179     8.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          LDCE (EnToQ_ldce_G_Q)        0.128     8.690 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=7, routed)           1.202     9.892    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.028     9.920 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.531    11.451    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     4.925    
                         clock uncertainty            0.035     4.960    
    SLICE_X3Y55          FDCE (Hold_fdce_C_CE)        0.010     4.970    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.970    
                         arrival time                          11.451    
  -------------------------------------------------------------------
                         slack                                  6.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 0.361ns (5.515%)  route 6.184ns (94.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 12.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    PID/PI/clk_in
    SLICE_X6Y95          FDRE                                         r  PID/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.894 f  PID/PI/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.184    11.078    PID/PI/D[26]
    SLICE_X0Y223         LUT1 (Prop_lut1_I0_O)        0.053    11.131 r  PID/PI/data_in[10]_i_1/O
                         net (fo=1, routed)           0.000    11.131    AD9783_inst1/D[10]
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512    12.371    AD9783_inst1/clkD
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    12.576    
                         clock uncertainty           -0.186    12.390    
    SLICE_X0Y223         FDRE (Setup_fdre_C_D)        0.035    12.425    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.308ns (4.840%)  route 6.055ns (95.160%))
  Logic Levels:           0  
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 12.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    PID/PI/clk_in
    SLICE_X6Y95          FDRE                                         r  PID/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  PID/PI/signal_out_reg[10]/Q
                         net (fo=2, routed)           6.055    10.949    AD9783_inst1/D[26]
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.512    12.371    AD9783_inst1/clkD
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism              0.204    12.576    
                         clock uncertainty           -0.186    12.390    
    SLICE_X0Y223         FDRE (Setup_fdre_C_D)       -0.020    12.370    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.361ns (5.368%)  route 6.365ns (94.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.643ns = ( 12.643 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.649     4.527    PID/PI/clk_in
    SLICE_X8Y96          FDRE                                         r  PID/PI/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.308     4.835 f  PID/PI/signal_out_reg[15]/Q
                         net (fo=2, routed)           6.365    11.199    PID/PI/D[31]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.053    11.252 r  PID/PI/data_in[15]_i_1/O
                         net (fo=1, routed)           0.000    11.252    AD9783_inst1/D[15]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.784    12.643    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism              0.204    12.848    
                         clock uncertainty           -0.186    12.662    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.035    12.697    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.308ns (4.906%)  route 5.969ns (95.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    PID/PI/clk_in
    SLICE_X6Y95          FDRE                                         r  PID/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  PID/PI/signal_out_reg[5]/Q
                         net (fo=2, routed)           5.969    10.863    AD9783_inst1/D[21]
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)       -0.020    12.383    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.361ns (5.796%)  route 5.868ns (94.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    PID/PI/clk_in
    SLICE_X6Y95          FDRE                                         r  PID/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.894 f  PID/PI/signal_out_reg[5]/Q
                         net (fo=2, routed)           5.868    10.761    PID/PI/D[21]
    SLICE_X0Y206         LUT1 (Prop_lut1_I0_O)        0.053    10.814 r  PID/PI/data_in[5]_i_1/O
                         net (fo=1, routed)           0.000    10.814    AD9783_inst1/D[5]
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y206         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.361ns (5.781%)  route 5.883ns (94.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 12.384 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.650     4.528    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  PID/PI/signal_out_reg[7]/Q
                         net (fo=2, routed)           5.883    10.719    PID/PI/D[23]
    SLICE_X0Y208         LUT1 (Prop_lut1_I0_O)        0.053    10.772 r  PID/PI/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000    10.772    AD9783_inst1/D[7]
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.525    12.384    AD9783_inst1/clkD
    SLICE_X0Y208         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    12.589    
                         clock uncertainty           -0.186    12.403    
    SLICE_X0Y208         FDRE (Setup_fdre_C_D)        0.035    12.438    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.308ns (4.832%)  route 6.066ns (95.168%))
  Logic Levels:           0  
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.643ns = ( 12.643 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.649     4.527    PID/PI/clk_in
    SLICE_X8Y96          FDRE                                         r  PID/PI/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.308     4.835 r  PID/PI/signal_out_reg[15]/Q
                         net (fo=2, routed)           6.066    10.901    AD9783_inst1/D[31]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.784    12.643    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism              0.204    12.848    
                         clock uncertainty           -0.186    12.662    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.020    12.642    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 0.361ns (6.018%)  route 5.638ns (93.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 12.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.650     4.528    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 f  PID/PI/signal_out_reg[3]/Q
                         net (fo=2, routed)           5.638    10.474    PID/PI/D[19]
    SLICE_X0Y198         LUT1 (Prop_lut1_I0_O)        0.053    10.527 r  PID/PI/data_in[3]_i_1/O
                         net (fo=1, routed)           0.000    10.527    AD9783_inst1/D[3]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.253    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism              0.204    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)        0.035    12.307    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.308ns (5.243%)  route 5.566ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.253ns = ( 12.253 - 5.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.650     4.528    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.308     4.836 r  PID/PI/signal_out_reg[3]/Q
                         net (fo=2, routed)           5.566    10.402    AD9783_inst1/D[19]
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.394    12.253    AD9783_inst1/clkD
    SLICE_X0Y198         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism              0.204    12.458    
                         clock uncertainty           -0.186    12.272    
    SLICE_X0Y198         FDRE (Setup_fdre_C_D)       -0.020    12.252    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 PID/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.308ns (5.204%)  route 5.611ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.373ns = ( 12.373 - 5.000 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.649     4.527    PID/PI/clk_in
    SLICE_X8Y96          FDRE                                         r  PID/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.308     4.835 r  PID/PI/signal_out_reg[11]/Q
                         net (fo=2, routed)           5.611    10.445    AD9783_inst1/D[27]
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.514    12.373    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.578    
                         clock uncertainty           -0.186    12.392    
    SLICE_X0Y221         FDRE (Setup_fdre_C_D)       -0.020    12.372    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  1.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.248ns (6.128%)  route 3.799ns (93.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.964ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  PID/PI/signal_out_reg[13]/Q
                         net (fo=2, routed)           3.799     8.258    AD9783_inst1/D[29]
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.678     7.964    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
                         clock pessimism             -0.204     7.759    
                         clock uncertainty            0.186     7.945    
    SLICE_X0Y219         FDRE (Hold_fdre_C_D)         0.158     8.103    AD9783_inst1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -8.103    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.290ns (7.037%)  route 3.831ns (92.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.965ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.248     4.459 f  PID/PI/signal_out_reg[8]/Q
                         net (fo=2, routed)           3.831     8.291    PID/PI/D[24]
    SLICE_X0Y218         LUT1 (Prop_lut1_I0_O)        0.042     8.333 r  PID/PI/data_in[8]_i_1/O
                         net (fo=1, routed)           0.000     8.333    AD9783_inst1/D[8]
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.679     7.965    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism             -0.204     7.760    
                         clock uncertainty            0.186     7.946    
    SLICE_X0Y218         FDRE (Hold_fdre_C_D)         0.216     8.162    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.162    
                         arrival time                           8.333    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.248ns (6.096%)  route 3.820ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        3.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.965ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y99          FDRE                                         r  PID/PI/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  PID/PI/signal_out_reg[8]/Q
                         net (fo=2, routed)           3.820     8.280    AD9783_inst1/D[24]
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.679     7.965    AD9783_inst1/clkD
    SLICE_X0Y218         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism             -0.204     7.760    
                         clock uncertainty            0.186     7.946    
    SLICE_X0Y218         FDRE (Hold_fdre_C_D)         0.158     8.104    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -8.104    
                         arrival time                           8.280    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.290ns (7.007%)  route 3.849ns (92.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.971ns
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537     4.210    PID/PI/clk_in
    SLICE_X8Y96          FDRE                                         r  PID/PI/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.248     4.458 f  PID/PI/signal_out_reg[12]/Q
                         net (fo=2, routed)           3.849     8.307    PID/PI/D[28]
    SLICE_X0Y235         LUT1 (Prop_lut1_I0_O)        0.042     8.349 r  PID/PI/data_in[12]_i_1/O
                         net (fo=1, routed)           0.000     8.349    AD9783_inst1/D[12]
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.685     7.971    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.204     7.766    
                         clock uncertainty            0.186     7.952    
    SLICE_X0Y235         FDRE (Hold_fdre_C_D)         0.216     8.168    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.168    
                         arrival time                           8.349    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.248ns (6.217%)  route 3.741ns (93.783%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     4.270    PID/PI/clk_in
    SLICE_X6Y93          FDRE                                         r  PID/PI/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.248     4.518 r  PID/PI/signal_out_reg[1]/Q
                         net (fo=2, routed)           3.741     8.259    AD9783_inst1/D[17]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.158     7.933    AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.259    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.290ns (6.779%)  route 3.988ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.964ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.248     4.459 f  PID/PI/signal_out_reg[13]/Q
                         net (fo=2, routed)           3.988     8.447    PID/PI/D[29]
    SLICE_X0Y219         LUT1 (Prop_lut1_I0_O)        0.042     8.489 r  PID/PI/data_in[13]_i_1/O
                         net (fo=1, routed)           0.000     8.489    AD9783_inst1/D[13]
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.678     7.964    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.759    
                         clock uncertainty            0.186     7.945    
    SLICE_X0Y219         FDRE (Hold_fdre_C_D)         0.216     8.161    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.161    
                         arrival time                           8.489    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.290ns (7.123%)  route 3.781ns (92.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     4.270    PID/PI/clk_in
    SLICE_X6Y93          FDRE                                         r  PID/PI/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.248     4.518 f  PID/PI/signal_out_reg[1]/Q
                         net (fo=2, routed)           3.781     8.299    PID/PI/D[17]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.042     8.341 r  PID/PI/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     8.341    AD9783_inst1/D[1]
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y196         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y196         FDRE (Hold_fdre_C_D)         0.216     7.991    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.991    
                         arrival time                           8.341    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.248ns (5.807%)  route 4.023ns (94.193%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.971ns
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.537     4.210    PID/PI/clk_in
    SLICE_X8Y96          FDRE                                         r  PID/PI/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.248     4.458 r  PID/PI/signal_out_reg[12]/Q
                         net (fo=2, routed)           4.023     8.481    AD9783_inst1/D[28]
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.685     7.971    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.204     7.766    
                         clock uncertainty            0.186     7.952    
    SLICE_X0Y235         FDRE (Hold_fdre_C_D)         0.158     8.110    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -8.110    
                         arrival time                           8.481    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.290ns (6.534%)  route 4.148ns (93.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.974ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.248     4.459 f  PID/PI/signal_out_reg[6]/Q
                         net (fo=2, routed)           4.148     8.607    PID/PI/D[22]
    SLICE_X0Y210         LUT1 (Prop_lut1_I0_O)        0.042     8.649 r  PID/PI/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000     8.649    AD9783_inst1/D[6]
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism             -0.204     7.769    
                         clock uncertainty            0.186     7.955    
    SLICE_X0Y210         FDRE (Hold_fdre_C_D)         0.216     8.171    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.171    
                         arrival time                           8.649    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 PID/PI/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.248ns (5.656%)  route 4.137ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.974ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.538     4.211    PID/PI/clk_in
    SLICE_X8Y97          FDRE                                         r  PID/PI/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.248     4.459 r  PID/PI/signal_out_reg[6]/Q
                         net (fo=2, routed)           4.137     8.596    AD9783_inst1/D[22]
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=49, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X0Y210         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism             -0.204     7.769    
                         clock uncertainty            0.186     7.955    
    SLICE_X0Y210         FDRE (Hold_fdre_C_D)         0.158     8.113    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -8.113    
                         arrival time                           8.596    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.194ns (18.835%)  route 0.836ns (81.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.124     2.256 f  ADC1/FR_out_reg[1]/Q
                         net (fo=1, routed)           0.224     2.479    ADC1/FR_out_reg_n_0_[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.035     2.514 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.612     3.127    ADC1/BS_state_i_2_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I3_O)        0.035     3.162 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.162    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.414ns  (logic 0.300ns (21.220%)  route 1.114ns (78.780%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    4.268ns = ( 14.268 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.595    14.268    ADC1/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC1/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.216    14.484 f  ADC1/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.236    14.720    ADC1/FR_out_reg_n_0_[7]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.042    14.762 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.878    15.640    ADC1/BS_state_i_3_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.042    15.682 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.682    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.216    10.586    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.586    
                         arrival time                          15.682    
  -------------------------------------------------------------------
                         slack                                  5.096    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            3  Failing Endpoints,  Worst Slack       -0.077ns,  Total Violation       -0.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.000ns (0.000%)  route 0.857ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.857     4.504    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.427    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.000ns (0.000%)  route 0.812ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.812     4.460    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.713    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.861    
                         clock uncertainty           -0.194     4.667    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.422    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.422    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.000ns (0.000%)  route 0.870ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4.771 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.870     4.517    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.919    
                         clock uncertainty           -0.194     4.725    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.480    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.000ns (0.000%)  route 0.617ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.617     4.264    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868    
                         clock uncertainty           -0.194     4.674    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.000ns (0.000%)  route 0.648ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.648     4.295    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.035ns (4.041%)  route 0.831ns (95.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.831     4.478    ADC1/rst_in
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.035     4.513 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.513    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.035ns (4.358%)  route 0.768ns (95.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.768     4.415    ADC1/rst_in
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.035     4.450 f  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.450    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y60          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.041ns (5.067%)  route 0.768ns (94.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.768     4.415    ADC1/rst_in
    SLICE_X0Y60          LUT4 (Prop_lut4_I3_O)        0.041     4.456 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.456    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y60          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.049     4.721    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.721    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.035ns (13.382%)  route 0.227ns (86.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 4.773 - 1.250 ) 
    Source Clock Delay      (SCD):    3.647ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.227     3.874    ADC1/rst_in
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.035     3.909 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.909    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=405, routed)         0.697     3.048    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.921    
                         clock uncertainty           -0.194     4.727    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.031     4.758    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -3.909    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.042ns (11.427%)  route 0.326ns (88.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         0.326    12.371    ADC1/rst_in
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.042    12.413 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    12.413    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.216    10.785    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.785    
                         arrival time                          12.413    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             2.605ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.154ns  (logic 0.050ns (4.332%)  route 1.104ns (95.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.104    13.150    ADC1/rst_in
    SLICE_X0Y60          LUT4 (Prop_lut4_I3_O)        0.050    13.200 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.200    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.225    10.595    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.595    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.607ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.146ns  (logic 0.042ns (3.664%)  route 1.104ns (96.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.104    13.150    ADC1/rst_in
    SLICE_X0Y60          LUT3 (Prop_lut3_I2_O)        0.042    13.192 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.192    ADC1/counter[0]_i_1__0_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.215    10.585    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          13.192    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.995ns  (logic 0.000ns (0.000%)  route 0.995ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         0.995    13.041    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    f  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          13.041    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.720ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.260ns  (logic 0.042ns (3.333%)  route 1.218ns (96.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.218    13.264    ADC1/rst_in
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.042    13.306 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    13.306    ADC1/BS_state_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    SLICE_X0Y60          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.216    10.586    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.586    
                         arrival time                          13.306    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.782ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.930ns  (logic 0.000ns (0.000%)  route 0.930ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         0.930    12.976    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          12.976    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.986ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.329ns  (logic 0.000ns (0.000%)  route 1.329ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 10.576 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.329    13.375    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    f  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901    10.576    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.371    
                         clock uncertainty            0.194    10.565    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.389    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.389    
                         arrival time                          13.375    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.071ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.209ns  (logic 0.000ns (0.000%)  route 1.209ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.121ns = ( 10.371 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.209    13.255    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.696    10.371    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.166    
                         clock uncertainty            0.194    10.360    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.184    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.184    
                         arrival time                          13.255    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.289ns  (logic 0.000ns (0.000%)  route 1.289ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.128ns = ( 10.378 - 1.250 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.289    13.335    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=405, routed)         1.965     6.093    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.703    10.378    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.173    
                         clock uncertainty            0.194    10.367    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.191    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.191    
                         arrival time                          13.335    
  -------------------------------------------------------------------
                         slack                                  3.144    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        2.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.007ns  (logic 0.053ns (2.641%)  route 1.954ns (97.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 16.441 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.954    14.655    rst_in
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.053    14.708 r  rst_led_i_1/O
                         net (fo=1, routed)           0.000    14.708    p_0_in__0
    SLICE_X0Y103         FDRE                                         r  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.404    16.441    DIVclk_BUFG
    SLICE_X0Y103         FDRE                                         r  rst_led_reg/C
                         clock pessimism              0.490    16.931    
                         clock uncertainty           -0.035    16.896    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.035    16.931    rst_led_reg
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  2.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.028ns (2.891%)  route 0.941ns (97.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.941     3.890    rst_in
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.028     3.918 f  rst_led_i_1/O
                         net (fo=1, routed)           0.000     3.918    p_0_in__0
    SLICE_X0Y103         FDRE                                         f  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.813     3.378    DIVclk_BUFG
    SLICE_X0Y103         FDRE                                         r  rst_led_reg/C
                         clock pessimism             -0.433     2.945    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.060     3.005    rst_led_reg
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.914    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.998ns  (logic 0.035ns (1.752%)  route 1.963ns (98.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 14.172 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 7.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.725     9.277    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y55          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605    11.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091    11.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646    13.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    14.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y55          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.319    
                         clock uncertainty           -0.035    14.284    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.102    14.182    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.990ns  (logic 0.035ns (1.759%)  route 1.955ns (98.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 7.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.716     9.269    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605    11.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091    11.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646    13.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    14.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.318    
                         clock uncertainty           -0.035    14.283    
    SLICE_X1Y58          FDPE (Recov_fdpe_C_PRE)     -0.095    14.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.990ns  (logic 0.035ns (1.759%)  route 1.955ns (98.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 7.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.716     9.269    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605    11.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091    11.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646    13.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    14.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.318    
                         clock uncertainty           -0.035    14.283    
    SLICE_X1Y58          FDPE (Recov_fdpe_C_PRE)     -0.095    14.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        1.982ns  (logic 0.035ns (1.766%)  route 1.947ns (98.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 14.172 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 7.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.708     9.261    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y56          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605    11.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091    11.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646    13.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.665    14.172    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.319    
                         clock uncertainty           -0.035    14.284    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.095    14.189    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.053ns (0.760%)  route 6.921ns (99.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.948    11.867    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.053ns (0.764%)  route 6.885ns (99.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.912    11.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y56          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 0.053ns (0.765%)  route 6.876ns (99.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.903    11.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 0.053ns (0.759%)  route 6.926ns (99.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.953    11.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y58          FDCE (Recov_fdce_C_CLR)     -0.192    19.085    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  7.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.028ns (0.795%)  route 3.495ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.440     5.406    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     4.924    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.050     4.874    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.874    
                         arrival time                           5.406    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.028ns (0.795%)  route 3.494ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.439     5.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y56          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.405    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.028ns (0.795%)  route 3.496ns (99.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.441     5.407    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     4.924    
    SLICE_X0Y58          FDCE (Remov_fdce_C_CLR)     -0.069     4.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -4.855    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.028ns (0.791%)  route 3.514ns (99.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.459     5.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y54          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             2.770ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.096ns  (logic 0.042ns (1.357%)  route 3.054ns (98.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.661    12.614    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y55          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y55          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.124     9.844    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -9.844    
                         arrival time                          12.614    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.784ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.080ns  (logic 0.042ns (1.364%)  route 3.038ns (98.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.644    12.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y56          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X1Y56          FDPE (Remov_fdpe_C_PRE)     -0.155     9.813    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -9.813    
                         arrival time                          12.598    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.820ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.114ns  (logic 0.042ns (1.349%)  route 3.072ns (98.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X1Y58          FDPE (Remov_fdpe_C_PRE)     -0.155     9.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -9.812    
                         arrival time                          12.632    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.820ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.114ns  (logic 0.042ns (1.349%)  route 3.072ns (98.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.678    12.632    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X1Y58          FDPE (Remov_fdpe_C_PRE)     -0.155     9.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -9.812    
                         arrival time                          12.632    
  -------------------------------------------------------------------
                         slack                                  2.820    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.244ns  (logic 0.035ns (1.560%)  route 2.209ns (98.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns = ( 7.257 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.363     7.619    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.846     9.500    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.605    11.706    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.091    11.797 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.646    13.443    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    13.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.664    14.171    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.318    
                         clock uncertainty           -0.035    14.283    
    SLICE_X1Y57          FDPE (Recov_fdpe_C_PRE)     -0.095    14.188    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.053ns (0.732%)  route 7.190ns (99.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.163     9.017    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.053     9.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.028    12.098    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.028ns (0.776%)  route 3.580ns (99.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.080     3.945    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.028     3.973 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.501     5.473    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     4.924    
    SLICE_X0Y57          FDCE (Remov_fdce_C_CLR)     -0.069     4.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.855    
                         arrival time                           5.473    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 0.042ns (1.192%)  route 3.483ns (98.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.486ns = ( 9.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    10.044    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.042    10.086 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.925    13.011    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X1Y57          FDPE (Remov_fdpe_C_PRE)     -0.155     9.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -9.812    
                         arrival time                          13.011    
  -------------------------------------------------------------------
                         slack                                  3.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.557ns  (logic 0.053ns (0.619%)  route 8.504ns (99.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.026    12.920    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.053    12.973 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           5.477    18.450    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X4Y57          FDPE (Recov_fdpe_C_PRE)     -0.217    19.059    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.059    
                         arrival time                         -18.450    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.394ns  (logic 0.053ns (0.829%)  route 6.341ns (99.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151    13.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.190    16.287    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y58          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.394ns  (logic 0.053ns (0.829%)  route 6.341ns (99.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151    13.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.190    16.287    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y58          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.364ns  (logic 0.053ns (0.833%)  route 6.311ns (99.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151    13.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.161    16.258    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y55          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y55          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y55          FDPE (Recov_fdpe_C_PRE)     -0.228    19.049    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.348ns  (logic 0.053ns (0.835%)  route 6.295ns (99.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.151    13.044    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           3.144    16.241    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y56          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.241    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.307ns  (logic 0.053ns (0.840%)  route 6.254ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.644    10.538    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    10.591 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    16.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.307ns  (logic 0.053ns (0.840%)  route 6.254ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.644    10.538    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    10.591 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    16.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.307ns  (logic 0.053ns (0.840%)  route 6.254ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.644    10.538    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    10.591 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    16.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.307ns  (logic 0.053ns (0.840%)  route 6.254ns (99.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.644    10.538    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    10.591 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    16.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.225ns  (logic 0.053ns (0.851%)  route 6.172ns (99.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.144    13.038    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.053    13.091 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.028    16.118    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -16.118    
  -------------------------------------------------------------------
                         slack                                  2.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.934ns  (logic 0.042ns (4.496%)  route 0.892ns (95.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.317    10.452    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.149     9.819    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          10.452    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.934ns  (logic 0.042ns (4.496%)  route 0.892ns (95.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.317    10.452    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X5Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X5Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.149     9.819    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          10.452    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.042ns (4.003%)  route 1.007ns (95.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.432    10.568    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X3Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.149     9.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.818    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.042ns (4.003%)  route 1.007ns (95.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.432    10.568    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X3Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.149     9.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.818    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.042ns (4.003%)  route 1.007ns (95.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.432    10.568    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X3Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.149     9.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -9.818    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.042ns (4.003%)  route 1.007ns (95.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.432    10.568    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X3Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.149     9.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -9.818    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.049ns  (logic 0.042ns (4.003%)  route 1.007ns (95.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.136ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.432    10.568    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X3Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.707    10.136    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism             -0.204     9.932    
                         clock uncertainty            0.035     9.967    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.149     9.818    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         -9.818    
                         arrival time                          10.568    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.229ns  (logic 0.042ns (3.416%)  route 1.187ns (96.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.612    10.748    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X6Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X6Y54          FDCE (Remov_fdce_C_CLR)     -0.115     9.853    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -9.853    
                         arrival time                          10.748    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.328ns  (logic 0.042ns (3.164%)  route 1.286ns (96.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.575    10.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.042    10.135 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=9, routed)           0.711    10.846    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X0Y53          FDCE (Remov_fdce_C_CLR)     -0.149     9.819    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.298ns  (logic 0.042ns (1.273%)  route 3.256ns (98.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.137ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.643    10.162    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.042    10.204 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           2.613    12.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.598     4.476    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.246     4.722 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.483     8.204    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     8.429 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.708    10.137    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.204     9.933    
                         clock uncertainty            0.035     9.968    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.149     9.819    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          12.816    
  -------------------------------------------------------------------
                         slack                                  2.997    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.322ns (3.718%)  route 8.338ns (96.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.729     7.583    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.053     7.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    13.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.322ns (3.718%)  route 8.338ns (96.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.729     7.583    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.053     7.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    13.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.322ns (3.718%)  route 8.338ns (96.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.729     7.583    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.053     7.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    13.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.322ns (3.718%)  route 8.338ns (96.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.729     7.583    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.053     7.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           5.610    13.246    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y54          FDPE (Recov_fdpe_C_PRE)     -0.217    19.060    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.322ns (4.307%)  route 7.154ns (95.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.097     8.952    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.053     9.005 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.057    12.062    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.322ns (4.324%)  route 7.124ns (95.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.107ns = ( 19.107 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.269     4.855 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           1.647     6.502    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.053     6.555 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           5.477    12.032    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.597    19.107    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    19.311    
                         clock uncertainty           -0.035    19.276    
    SLICE_X4Y57          FDPE (Recov_fdpe_C_PRE)     -0.217    19.059    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.059    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.322ns (4.386%)  route 7.019ns (95.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    11.926    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.322ns (4.386%)  route 7.019ns (95.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    11.926    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.322ns (4.386%)  route 7.019ns (95.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    11.926    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.322ns (4.386%)  route 7.019ns (95.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    11.926    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  7.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.128ns (3.546%)  route 3.481ns (96.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     1.865 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.822     2.687    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.028     2.715 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.659     5.375    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X4Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.883     5.070    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X4Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     4.923    
    SLICE_X4Y57          FDPE (Remov_fdpe_C_PRE)     -0.072     4.851    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.851    
                         arrival time                           5.375    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.128ns (3.479%)  route 3.551ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992     3.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.559     5.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.444    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.128ns (3.479%)  route 3.551ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992     3.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.559     5.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.444    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.128ns (3.479%)  route 3.551ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992     3.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.559     5.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.444    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.128ns (3.479%)  route 3.551ns (96.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992     3.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.559     5.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X0Y55          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.444    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.128ns (3.375%)  route 3.665ns (96.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           2.120     3.986    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.028     4.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.545     5.558    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y55          FDCE (Remov_fdce_C_CLR)     -0.069     4.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.128ns (3.019%)  route 4.111ns (96.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.397     3.262    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.028     3.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.005    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.128ns (3.019%)  route 4.111ns (96.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.397     3.262    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.028     3.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.005    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.128ns (3.019%)  route 4.111ns (96.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.397     3.262    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.028     3.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.005    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.128ns (3.019%)  route 4.111ns (96.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.397     3.262    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.028     3.290 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.005    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  1.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.470ns  (logic 0.053ns (1.186%)  route 4.417ns (98.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    17.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -17.171    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.470ns  (logic 0.053ns (1.186%)  route 4.417ns (98.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    17.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -17.171    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.470ns  (logic 0.053ns (1.186%)  route 4.417ns (98.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    17.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -17.171    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.470ns  (logic 0.053ns (1.186%)  route 4.417ns (98.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.064    17.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X0Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -17.171    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.437ns  (logic 0.053ns (1.194%)  route 4.384ns (98.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.328    14.029    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.053    14.082 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.057    17.138    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X1Y55          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y55          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X1Y55          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -17.138    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.199ns  (logic 0.053ns (1.262%)  route 4.146ns (98.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.119    13.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.053    13.873 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.028    16.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X0Y57          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y57          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y57          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -16.900    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.107ns  (logic 0.053ns (1.290%)  route 4.054ns (98.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.948    16.809    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -16.809    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.072ns  (logic 0.053ns (1.302%)  route 4.019ns (98.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.912    16.773    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y56          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y56          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y56          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.063ns  (logic 0.053ns (1.305%)  route 4.010ns (98.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.903    16.764    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X0Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.255    19.022    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.113ns  (logic 0.053ns (1.289%)  route 4.060ns (98.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 19.108 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.953    16.814    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X2Y58          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.197    14.357 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.956    17.313    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    17.510 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.598    19.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y58          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    19.312    
                         clock uncertainty           -0.035    19.277    
    SLICE_X2Y58          FDCE (Recov_fdce_C_CLR)     -0.192    19.085    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -16.814    
  -------------------------------------------------------------------
                         slack                                  2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.028ns (1.398%)  route 1.975ns (98.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.405     3.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028     3.383 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.570     4.953    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X3Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X3Y53          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.028ns (1.376%)  route 2.007ns (98.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.549     3.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.459     4.985    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X2Y55          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X2Y55          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X2Y55          FDPE (Remov_fdpe_C_PRE)     -0.052     4.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.028ns (1.383%)  route 1.996ns (98.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.549     3.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.447     4.974    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y56          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y56          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y56          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.974    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.028ns (1.382%)  route 1.998ns (98.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.549     3.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.449     4.976    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     4.924    
    SLICE_X1Y58          FDPE (Remov_fdpe_C_PRE)     -0.072     4.852    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.028ns (1.382%)  route 1.998ns (98.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.549     3.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.449     4.976    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X1Y58          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y58          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     4.924    
    SLICE_X1Y58          FDPE (Remov_fdpe_C_PRE)     -0.072     4.852    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.028ns (1.363%)  route 2.027ns (98.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.482     3.431    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.028     3.459 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.545     5.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X1Y57          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.884     5.071    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y57          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     4.924    
    SLICE_X1Y57          FDPE (Remov_fdpe_C_PRE)     -0.072     4.852    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.342     3.292    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.320 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.034    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.342     3.292    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.320 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.034    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.342     3.292    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.320 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.034    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.342     3.292    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.320 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.715     6.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y54          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.824     2.073    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.113     2.186 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           1.925     4.110    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.187 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.072    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X1Y54          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     4.925    
    SLICE_X1Y54          FDPE (Remov_fdpe_C_PRE)     -0.072     4.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           6.034    
  -------------------------------------------------------------------
                         slack                                  1.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -0.595ns,  Total Violation       -1.137ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.053ns (0.858%)  route 6.124ns (99.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 10.391 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    11.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    10.391    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.375    10.766    
                         clock uncertainty           -0.035    10.731    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    10.476    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.053ns (0.868%)  route 6.050ns (99.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 10.370 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    10.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248     9.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393     9.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042     9.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    10.370    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.375    10.745    
                         clock uncertainty           -0.035    10.710    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    10.455    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                 -0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.567ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.066ns  (logic 0.028ns (0.913%)  route 3.038ns (99.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 7.812 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 11.883 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118    11.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055    13.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028    13.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983    14.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     7.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.396     7.416    
                         clock uncertainty            0.035     7.451    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     7.382    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.382    
                         arrival time                          14.950    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.644ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.152ns  (logic 0.028ns (0.888%)  route 3.124ns (99.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 11.883 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118    11.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055    13.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028    13.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069    15.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     7.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.396     7.425    
                         clock uncertainty            0.035     7.460    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     7.391    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.391    
                         arrival time                          15.035    
  -------------------------------------------------------------------
                         slack                                  7.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.352ns  (logic 0.053ns (0.990%)  route 5.299ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 20.391 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    15.245    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248    19.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393    19.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    19.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    20.391    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.595    
                         clock uncertainty           -0.035    20.560    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    20.305    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.305    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.278ns  (logic 0.053ns (1.004%)  route 5.225ns (98.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 20.370 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248    19.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393    19.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    19.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    20.370    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.574    
                         clock uncertainty           -0.035    20.539    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    20.284    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.284    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  5.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.561ns  (logic 0.028ns (1.093%)  route 2.533ns (98.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 7.812 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.550     8.433    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     8.461 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     9.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     7.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.665    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     7.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           9.444    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.647ns  (logic 0.028ns (1.058%)  route 2.619ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.550     8.433    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     8.461 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     7.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.674    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     7.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.605    
                         arrival time                           9.530    
  -------------------------------------------------------------------
                         slack                                  1.925    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        4.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.311ns  (logic 0.053ns (1.601%)  route 3.258ns (98.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 20.391 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    16.012    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248    19.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393    19.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    19.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    20.391    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.595    
                         clock uncertainty           -0.035    20.560    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    20.305    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.305    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.237ns  (logic 0.053ns (1.637%)  route 3.184ns (98.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 20.370 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.248    19.518 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.393    19.912    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    19.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    20.370    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.574    
                         clock uncertainty           -0.035    20.539    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    20.284    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.284    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  4.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.914ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.560ns  (logic 0.028ns (1.795%)  route 1.532ns (98.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 7.812 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     9.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     7.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.665    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     7.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.596    
                         arrival time                           9.510    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.991ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.646ns  (logic 0.028ns (1.701%)  route 1.618ns (98.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     9.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.147     7.280 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.238     7.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.035     7.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     7.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.674    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     7.605    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.605    
                         arrival time                           9.596    
  -------------------------------------------------------------------
                         slack                                  1.991    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.527ns,  Total Violation       -0.527ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.053ns (0.835%)  route 6.294ns (99.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 10.534 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.163     9.017    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.053     9.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    11.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.216     9.486 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    10.044    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.042    10.086 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    10.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.368    10.902    
                         clock uncertainty           -0.035    10.866    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    10.674    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                 -0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.484ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        3.134ns  (logic 0.028ns (0.893%)  route 3.106ns (99.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 7.921 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.080    13.945    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.028    13.973 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026    14.999    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.363     7.619    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.391     7.530    
                         clock uncertainty            0.035     7.565    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.515    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.515    
                         arrival time                          14.999    
  -------------------------------------------------------------------
                         slack                                  7.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        5.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.329ns  (logic 0.053ns (0.995%)  route 5.276ns (99.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 20.534 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.144    13.038    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.053    13.091 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    15.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    20.044    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.042    20.086 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.738    
                         clock uncertainty           -0.035    20.702    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    20.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.510    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                  5.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.588ns  (logic 0.028ns (1.082%)  route 2.560ns (98.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 7.921 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.533     8.417    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.028     8.445 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.363     7.619    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.774    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.724    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.724    
                         arrival time                           9.471    
  -------------------------------------------------------------------
                         slack                                  1.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        4.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.303ns  (logic 0.053ns (1.605%)  route 3.250ns (98.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 20.534 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.119    13.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.053    13.873 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    16.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.216    19.486 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.558    20.044    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.042    20.086 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.534    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.738    
                         clock uncertainty           -0.035    20.702    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    20.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.510    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                  4.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.605ns  (logic 0.028ns (1.745%)  route 1.577ns (98.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 7.921 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.551     8.500    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.028     8.528 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.124     7.257 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.363     7.619    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.035     7.654 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.774    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.724    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.724    
                         arrival time                           9.555    
  -------------------------------------------------------------------
                         slack                                  1.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.053ns (0.858%)  route 6.124ns (99.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 12.661 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    11.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    12.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    12.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    12.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    12.865    
                         clock uncertainty           -0.035    12.830    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    12.575    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.053ns (0.868%)  route 6.050ns (99.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 12.640 - 5.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    10.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    12.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    12.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    12.640    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    12.844    
                         clock uncertainty           -0.035    12.809    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    12.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  1.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.066ns  (logic 0.028ns (0.913%)  route 3.038ns (99.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 11.883 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118    11.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055    13.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028    13.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983    14.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     9.386    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.239    
                         clock uncertainty            0.035     9.274    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     9.205    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.205    
                         arrival time                          14.950    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.152ns  (logic 0.028ns (0.888%)  route 3.124ns (99.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 11.883 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118    11.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055    13.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028    13.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069    15.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     9.395    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.248    
                         clock uncertainty            0.035     9.283    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     9.214    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.214    
                         arrival time                          15.035    
  -------------------------------------------------------------------
                         slack                                  5.821    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.851ns,  Total Violation       -0.851ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.053ns (0.835%)  route 6.294ns (99.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 10.373 - 5.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.163     9.017    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.053     9.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    11.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.365     9.883    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.042     9.925 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    10.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    10.577    
                         clock uncertainty           -0.035    10.542    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    10.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                 -0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.358ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        3.134ns  (logic 0.028ns (0.893%)  route 3.106ns (99.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.803 - 5.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 11.865 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.080    13.945    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.028    13.973 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026    14.999    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.222     7.502    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.035     7.537 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.656    
                         clock uncertainty            0.035     7.691    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.641    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.641    
                         arrival time                          14.999    
  -------------------------------------------------------------------
                         slack                                  7.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        5.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.329ns  (logic 0.053ns (0.995%)  route 5.276ns (99.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 20.373 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.144    13.038    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.053    13.091 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    15.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.365    19.883    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.042    19.925 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.375    20.748    
                         clock uncertainty           -0.035    20.713    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    20.521    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.521    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.261ns  (logic 0.053ns (1.007%)  route 5.208ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.472ns = ( 22.472 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.029    12.923    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.053    12.976 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    15.155    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.558    22.077    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.119 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    22.472    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.375    22.847    
                         clock uncertainty           -0.035    22.812    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    22.557    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.557    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.352ns  (logic 0.053ns (0.990%)  route 5.299ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 22.661 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    15.245    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    22.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    22.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.375    23.036    
                         clock uncertainty           -0.035    23.001    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    22.746    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.278ns  (logic 0.053ns (1.004%)  route 5.225ns (98.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 22.640 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    22.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    22.640    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.375    23.015    
                         clock uncertainty           -0.035    22.980    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    22.725    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.777ns  (logic 0.053ns (1.909%)  route 2.724ns (98.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 20.428 - 15.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.755    10.649    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.053    10.702 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.968    12.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.554    20.073    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.042    20.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    20.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.375    20.803    
                         clock uncertainty           -0.035    20.768    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.255    20.513    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.513    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  7.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.561ns  (logic 0.028ns (1.093%)  route 2.533ns (98.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.550     8.433    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     8.461 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     9.444    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     9.386    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.396     8.990    
                         clock uncertainty            0.035     9.025    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     8.956    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -8.956    
                         arrival time                           9.444    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.647ns  (logic 0.028ns (1.058%)  route 2.619ns (98.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.550     8.433    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.028     8.461 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     9.530    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     9.395    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.396     8.999    
                         clock uncertainty            0.035     9.034    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     8.965    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.965    
                         arrival time                           9.530    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.585ns  (logic 0.028ns (1.083%)  route 2.557ns (98.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.485     8.369    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.028     8.397 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.072     9.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.729     9.009    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.044 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.206     9.250    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.396     8.854    
                         clock uncertainty            0.035     8.889    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.069     8.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.820    
                         arrival time                           9.468    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.395ns  (logic 0.028ns (2.007%)  route 1.367ns (97.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.376     7.260    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.028     7.288 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.990     8.278    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.381     7.661    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.190     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.396     7.490    
                         clock uncertainty            0.035     7.525    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.069     7.456    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.456    
                         arrival time                           8.278    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.588ns  (logic 0.028ns (1.082%)  route 2.560ns (98.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.803 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     6.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.118     6.883 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.533     8.417    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.028     8.445 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.471    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.222     7.502    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.035     7.537 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.396     7.407    
                         clock uncertainty            0.035     7.442    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.392    
                         arrival time                           9.471    
  -------------------------------------------------------------------
                         slack                                  2.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.489ns,  Total Violation       -0.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.322ns (5.156%)  route 5.924ns (94.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.968    10.831    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.554    10.073    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.042    10.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    10.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.632    
                         clock uncertainty           -0.035    10.597    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.255    10.342    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.322ns (4.880%)  route 6.276ns (95.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.472ns = ( 12.472 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.097     8.952    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.053     9.005 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    11.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.558    12.077    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.042    12.119 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    12.472    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    12.676    
                         clock uncertainty           -0.035    12.641    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    12.386    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  1.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.016ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.128ns (3.855%)  route 3.192ns (96.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           2.120    13.986    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.028    14.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.072    15.085    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.729     9.009    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.044 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.206     9.250    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     9.103    
                         clock uncertainty            0.035     9.138    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.069     9.069    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.069    
                         arrival time                          15.085    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             7.171ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        3.111ns  (logic 0.128ns (4.115%)  route 2.983ns (95.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 11.765 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664    11.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100    11.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992    13.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028    13.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.990    14.876    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.381     7.661    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.190     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.739    
                         clock uncertainty            0.035     7.774    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.069     7.705    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.705    
                         arrival time                          14.876    
  -------------------------------------------------------------------
                         slack                                  7.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.375ns  (logic 0.053ns (1.571%)  route 3.322ns (98.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 20.428 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.968    16.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.554    20.073    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.042    20.115 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    20.428    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.632    
                         clock uncertainty           -0.035    20.597    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.255    20.342    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.342    
                         arrival time                         -16.076    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.303ns  (logic 0.053ns (1.605%)  route 3.250ns (98.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 20.373 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.119    13.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.053    13.873 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    16.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.365    19.883    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.042    19.925 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    20.373    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.577    
                         clock uncertainty           -0.035    20.542    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    20.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.350    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.559ns  (logic 0.053ns (1.489%)  route 3.506ns (98.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.472ns = ( 22.472 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.328    14.029    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.053    14.082 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    16.261    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.558    22.077    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.119 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    22.472    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    22.676    
                         clock uncertainty           -0.035    22.641    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    22.386    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                         -16.261    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.563ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.311ns  (logic 0.053ns (1.601%)  route 3.258ns (98.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 22.661 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    16.012    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    22.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    22.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.865    
                         clock uncertainty           -0.035    22.830    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    22.575    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  6.563    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.237ns  (logic 0.053ns (1.637%)  route 3.184ns (98.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 22.640 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    22.182    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.042    22.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    22.640    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    22.844    
                         clock uncertainty           -0.035    22.809    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    22.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.748ns  (logic 0.000ns (0.000%)  route 0.748ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 20.688 - 15.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         0.748    13.449    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597    19.270    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248    19.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.767    20.286    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.042    20.328 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.360    20.688    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.892    
                         clock uncertainty           -0.035    20.857    
    SLICE_X4Y53          LDCE (Recov_ldce_G_CLR)     -0.255    20.602    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.602    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  7.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.560ns  (logic 0.028ns (1.795%)  route 1.532ns (98.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 9.386 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     9.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     9.386    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     9.239    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     9.170    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.170    
                         arrival time                           9.510    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.646ns  (logic 0.028ns (1.701%)  route 1.618ns (98.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     9.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.813     9.092    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.127 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     9.395    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.248    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     9.179    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.179    
                         arrival time                           9.596    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.000ns (0.000%)  route 0.376ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 8.042 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.376     8.325    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.514     7.794    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.035     7.829 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.213     8.042    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.895    
    SLICE_X4Y53          LDCE (Remov_ldce_G_CLR)     -0.069     7.826    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.826    
                         arrival time                           8.325    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.758ns  (logic 0.028ns (1.592%)  route 1.730ns (98.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.659     8.608    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.072     9.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          1.729     9.009    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.035     9.044 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.206     9.250    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     9.103    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.069     9.034    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.034    
                         arrival time                           9.708    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.605ns  (logic 0.028ns (1.745%)  route 1.577ns (98.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.803 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.551     8.500    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.028     8.528 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.222     7.502    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.035     7.537 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     7.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.656    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     7.606    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.606    
                         arrival time                           9.555    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.679ns  (logic 0.028ns (1.668%)  route 1.651ns (98.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 7.886 - 5.000 ) 
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.660     8.610    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.028     8.638 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.990     9.628    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.381     7.661    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.035     7.696 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.190     7.886    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.739    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.069     7.670    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.670    
                         arrival time                           9.628    
  -------------------------------------------------------------------
                         slack                                  1.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.313    14.014    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X28Y57         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X28Y57         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.313    14.014    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X28Y57         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X28Y57         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.313    14.014    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X28Y57         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X28Y57         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.000ns (0.000%)  route 1.276ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.276    13.977    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X28Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X28Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X28Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.276ns  (logic 0.000ns (0.000%)  route 1.276ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.276    13.977    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X28Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X28Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X28Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.273ns  (logic 0.000ns (0.000%)  route 1.273ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.273    13.975    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X29Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.273ns  (logic 0.000ns (0.000%)  route 1.273ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.273    13.975    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X29Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.273ns  (logic 0.000ns (0.000%)  route 1.273ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.273    13.975    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X29Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.273ns  (logic 0.000ns (0.000%)  route 1.273ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.273    13.975    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X29Y58         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.487    14.160    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X29Y58         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.255    14.074    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.254ns  (logic 0.000ns (0.000%)  route 1.254ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.254    13.955    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X30Y52         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.488    14.161    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X30Y52         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.366    
                         clock uncertainty           -0.035    14.330    
    SLICE_X30Y52         FDCE (Recov_fdce_C_CLR)     -0.255    14.075    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  0.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.219ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.000ns (0.000%)  route 0.291ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.291     8.241    ADC1/rst_in
    SLICE_X1Y45          FDPE                                         f  ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X1Y45          FDPE                                         r  ADC1/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X1Y45          FDPE (Remov_fdpe_C_PRE)     -0.072     2.022    ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           8.241    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.219ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[4]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.000ns (0.000%)  route 0.291ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.291     8.241    ADC1/rst_in
    SLICE_X1Y45          FDPE                                         f  ADC1/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X1Y45          FDPE                                         r  ADC1/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X1Y45          FDPE (Remov_fdpe_C_PRE)     -0.072     2.022    ADC1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           8.241    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.221ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.000ns (0.000%)  route 0.293ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.293     8.243    ADC1/rst_in
    SLICE_X0Y45          FDPE                                         f  ADC1/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X0Y45          FDPE                                         r  ADC1/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.072     2.022    ADC1/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[2]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.000ns (0.000%)  route 0.293ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.293     8.243    ADC1/rst_in
    SLICE_X0Y45          FDPE                                         f  ADC1/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.957     2.206    ADC1/clk_in
    SLICE_X0Y45          FDPE                                         r  ADC1/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.072     2.022    ADC1/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           8.243    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.334ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.000ns (0.000%)  route 0.407ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.407     8.357    ADC1/rst_in
    SLICE_X5Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X5Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.357    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.000ns (0.000%)  route 0.407ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.407     8.357    ADC1/rst_in
    SLICE_X5Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X5Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.357    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.000ns (0.000%)  route 0.407ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.407     8.357    ADC1/rst_in
    SLICE_X5Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X5Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.357    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.336ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.410     8.360    ADC1/rst_in
    SLICE_X4Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X4Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.410     8.360    ADC1/rst_in
    SLICE_X4Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X4Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.410     8.360    ADC1/rst_in
    SLICE_X4Y44          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.956     2.205    ADC1/clk_in
    SLICE_X4Y44          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                  6.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        2.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.691ns  (logic 0.000ns (0.000%)  route 3.691ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         3.691    16.393    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.833    14.506    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -16.393    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.000ns (0.000%)  route 1.846ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     1.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     1.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     2.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     2.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.950 r  rst_in_reg/Q
                         net (fo=135, routed)         1.846     4.796    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.946     2.195    ADC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     4.255    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism             -0.147     4.107    
                         clock uncertainty            0.194     4.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     4.301    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        7.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.053ns (0.858%)  route 6.124ns (99.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.464ns = ( 18.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    11.071    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    18.668    
                         clock uncertainty           -0.035    18.633    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    18.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.053ns (0.868%)  route 6.050ns (99.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 18.443 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.308     4.894 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.973     8.867    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    10.997    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    18.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    18.647    
                         clock uncertainty           -0.035    18.612    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    18.357    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  7.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.028ns (0.913%)  route 3.038ns (99.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     4.950    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.643     4.290    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.325 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     4.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     4.437    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     4.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.950    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.028ns (0.888%)  route 3.124ns (99.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.118     1.883 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.055     3.938    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.028     3.966 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     5.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.643     4.290    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.325 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     4.593    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     4.446    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     4.377    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           5.035    
  -------------------------------------------------------------------
                         slack                                  0.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        7.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.053ns (0.835%)  route 6.294ns (99.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 18.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           4.163     9.017    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.053     9.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    11.201    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.799    17.844    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.042    17.886 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    18.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    18.538    
                         clock uncertainty           -0.035    18.503    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    18.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.311    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  7.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.028ns (0.893%)  route 3.106ns (99.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.080     3.945    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.028     3.973 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     4.999    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.552     4.199    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.234 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     4.500    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.353    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     4.303    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.696    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.329ns  (logic 0.053ns (0.995%)  route 5.276ns (99.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 18.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.144    13.038    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.053    13.091 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    15.222    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.799    17.844    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.042    17.886 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    18.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    18.538    
                         clock uncertainty           -0.035    18.503    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    18.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.311    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.352ns  (logic 0.053ns (0.990%)  route 5.299ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.464ns = ( 18.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    15.245    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    18.668    
                         clock uncertainty           -0.035    18.633    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    18.378    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.278ns  (logic 0.053ns (1.004%)  route 5.225ns (98.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 18.443 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.148    13.041    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.053    13.094 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.171    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    18.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    18.647    
                         clock uncertainty           -0.035    18.612    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    18.357    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.261ns  (logic 0.053ns (1.007%)  route 5.208ns (98.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 9.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     9.586    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.308     9.894 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          3.029    12.923    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.053    12.976 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    15.155    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         1.250    18.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    18.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.609ns  (logic 0.035ns (2.175%)  route 1.574ns (97.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns = ( 13.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 7.280 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.884     7.133    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.147     7.280 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.430     7.710    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.035     7.745 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.143     8.888    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543    11.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100    11.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362    12.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718    12.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100    12.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.342    13.292    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028    13.320 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.159    13.479    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    13.626    
                         clock uncertainty           -0.035    13.591    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.117    13.474    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.364ns  (logic 0.042ns (1.777%)  route 2.322ns (98.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.792ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          0.643    10.162    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.042    10.204 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.678    11.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         0.673     8.374    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.427 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.365     8.792    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     8.588    
                         clock uncertainty            0.035     8.623    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.149     8.474    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.474    
                         arrival time                          11.882    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             4.658ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.457ns  (logic 0.042ns (0.942%)  route 4.415ns (99.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.636ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.560    12.079    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.042    12.121 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.855    13.975    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         1.470     9.171    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.053     9.224 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.412     9.636    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204     9.432    
                         clock uncertainty            0.035     9.467    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.149     9.318    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.318    
                         arrival time                          13.975    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.946ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.458ns  (logic 0.042ns (0.942%)  route 4.416ns (99.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.348ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.662    12.180    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    12.222 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.754    13.976    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         1.108     8.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.862 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.486     9.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204     9.144    
                         clock uncertainty            0.035     9.179    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.149     9.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -9.030    
                         arrival time                          13.976    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.000ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.536ns  (logic 0.042ns (0.926%)  route 4.494ns (99.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.372ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.662    12.180    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.042    12.222 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.832    14.054    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         1.108     8.809    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.053     8.862 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.510     9.372    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204     9.168    
                         clock uncertainty            0.035     9.203    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.149     9.054    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.054    
                         arrival time                          14.054    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.106ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.507ns  (logic 0.042ns (0.932%)  route 4.465ns (99.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.202ns
    Source Clock Delay      (SCD):    4.518ns = ( 9.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.597     9.270    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDCE (Prop_fdce_C_Q)         0.248     9.518 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=15, routed)          2.664    12.183    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.042    12.225 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.800    14.025    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         0.923     8.624    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.053     8.677 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.526     9.202    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204     8.998    
                         clock uncertainty            0.035     9.033    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.115     8.918    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.918    
                         arrival time                          14.025    
  -------------------------------------------------------------------
                         slack                                  5.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.322ns (4.812%)  route 6.370ns (95.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.503ns = ( 18.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.269     5.051 r  ADC1/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.575     7.625    ADC1/LTC2195_SPI_inst/spi_data[2]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.053     7.678 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.795    11.473    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         1.069    18.114    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    18.156 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.346    18.503    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.707    
                         clock uncertainty           -0.035    18.672    
    SLICE_X4Y41          LDCE (Recov_ldce_G_CLR)     -0.255    18.417    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.322ns (5.156%)  route 5.924ns (94.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 17.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           3.955     8.810    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.053     8.863 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.968    10.831    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.580    17.626    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.042    17.668 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    17.981    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.185    
                         clock uncertainty           -0.035    18.150    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.255    17.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         17.895    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 0.322ns (5.264%)  route 5.795ns (94.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 18.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.903     4.781    ADC1/clk_in
    SLICE_X5Y42          FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.903     6.953    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.053     7.006 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.891    10.897    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.895    17.940    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.982 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.345    18.327    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.532    
                         clock uncertainty           -0.035    18.496    
    SLICE_X7Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.241    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.241    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 0.322ns (4.880%)  route 6.276ns (95.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.708     4.586    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           4.097     8.952    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.053     9.005 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    11.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         1.250    18.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.895    
                         clock uncertainty           -0.035    18.859    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    18.604    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.322ns (5.377%)  route 5.666ns (94.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 18.364 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.904     4.782    ADC1/clk_in
    SLICE_X4Y43          FDRE                                         r  ADC1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.269     5.051 r  ADC1/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.032     7.082    ADC1/LTC2195_SPI_inst/spi_data[1]
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.053     7.135 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.634    10.769    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.927    17.973    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.042    18.015 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.349    18.364    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.568    
                         clock uncertainty           -0.035    18.533    
    SLICE_X2Y43          LDCE (Recov_ldce_G_CLR)     -0.192    18.341    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.341    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  7.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.128ns (4.412%)  route 2.773ns (95.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.716     1.817    ADC1/clk_in
    SLICE_X5Y43          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.100     1.917 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.844     2.761    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     2.789 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.929     4.718    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.616     4.263    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.298 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.200     4.498    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.350    
    SLICE_X7Y42          LDCE (Remov_ldce_G_CLR)     -0.069     4.281    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.718    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.128ns (3.855%)  route 3.192ns (96.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X5Y55          FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           2.120     3.986    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.028     4.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.072     5.085    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.847     4.494    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.529 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.206     4.735    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.588    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.069     4.519    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.128ns (4.147%)  route 2.959ns (95.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.716     1.817    ADC1/clk_in
    SLICE_X5Y43          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.100     1.917 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          0.994     2.911    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.939 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.965     4.904    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.627     4.274    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.035     4.309 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.204     4.513    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.366    
    SLICE_X2Y43          LDCE (Remov_ldce_G_CLR)     -0.050     4.316    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.904    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.128ns (4.008%)  route 3.066ns (95.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.716     1.817    ADC1/clk_in
    SLICE_X5Y43          FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.100     1.917 f  ADC1/spi_trigger_reg/Q
                         net (fo=13, routed)          1.114     3.031    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.028     3.059 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.952     5.011    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.716     4.363    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.398 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.201     4.599    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.452    
    SLICE_X4Y41          LDCE (Remov_ldce_G_CLR)     -0.069     4.383    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.128ns (4.115%)  route 2.983ns (95.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.664     1.765    AD9783_inst1/clk_in
    SLICE_X4Y54          FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.100     1.865 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.992     3.857    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.028     3.885 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.990     4.876    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.388     4.035    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.190     4.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.113    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.069     4.044    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  0.832    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.158ns  (logic 0.053ns (1.028%)  route 5.105ns (98.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 18.327 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.214    13.915    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.053    13.968 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.891    17.859    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.895    17.940    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.982 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.345    18.327    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.655    18.983    
                         clock uncertainty           -0.035    18.947    
    SLICE_X7Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.692    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.204ns  (logic 0.053ns (1.018%)  route 5.151ns (98.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.503ns = ( 18.503 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.357    14.058    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I1_O)        0.053    14.111 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.795    17.905    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         1.069    18.114    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.042    18.156 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.346    18.503    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.655    19.158    
                         clock uncertainty           -0.035    19.122    
    SLICE_X4Y41          LDCE (Recov_ldce_G_CLR)     -0.255    18.868    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.868    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.786ns  (logic 0.053ns (1.107%)  route 4.733ns (98.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.364ns = ( 18.364 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.099    13.800    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I1_O)        0.053    13.853 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.634    17.487    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.927    17.973    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.042    18.015 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.349    18.364    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.655    19.019    
                         clock uncertainty           -0.035    18.984    
    SLICE_X2Y43          LDCE (Recov_ldce_G_CLR)     -0.192    18.792    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.375ns  (logic 0.053ns (1.571%)  route 3.322ns (98.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 17.981 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.353    14.054    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.053    14.107 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.968    16.076    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.580    17.626    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.042    17.668 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.313    17.981    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.655    18.636    
                         clock uncertainty           -0.035    18.601    
    SLICE_X1Y53          LDCE (Recov_ldce_G_CLR)     -0.255    18.346    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.346    
                         arrival time                         -16.076    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.303ns  (logic 0.053ns (1.605%)  route 3.250ns (98.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.334ns = ( 18.334 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.119    13.820    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.053    13.873 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.131    16.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.799    17.844    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.042    17.886 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.448    18.334    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.655    18.989    
                         clock uncertainty           -0.035    18.954    
    SLICE_X2Y56          LDCE (Recov_ldce_G_CLR)     -0.192    18.762    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.559ns  (logic 0.053ns (1.489%)  route 3.506ns (98.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.691ns = ( 18.691 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.328    14.029    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.053    14.082 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.179    16.261    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         1.250    18.295    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.337 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.353    18.691    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.655    19.346    
                         clock uncertainty           -0.035    19.310    
    SLICE_X5Y57          LDCE (Recov_ldce_G_CLR)     -0.255    19.055    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                         -16.261    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.311ns  (logic 0.053ns (1.601%)  route 3.258ns (98.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.464ns = ( 18.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.151    16.012    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.437    18.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.655    19.119    
                         clock uncertainty           -0.035    19.084    
    SLICE_X3Y58          LDCE (Recov_ldce_G_CLR)     -0.255    18.829    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.829    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.237ns  (logic 0.053ns (1.637%)  route 3.184ns (98.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.443ns = ( 18.443 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.107    13.808    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.053    13.861 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.077    15.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.939    17.985    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.042    18.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.416    18.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.655    19.098    
                         clock uncertainty           -0.035    19.063    
    SLICE_X3Y56          LDCE (Recov_ldce_G_CLR)     -0.255    18.808    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.342ns  (logic 0.000ns (0.000%)  route 1.342ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.406ns = ( 18.406 - 10.000 ) 
    Source Clock Delay      (SCD):    7.701ns = ( 12.701 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     9.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     9.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868    10.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.432    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269    12.701 f  rst_in_reg/Q
                         net (fo=135, routed)         1.342    14.043    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282    13.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216    14.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753    14.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    16.830    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    17.046 r  rst_in_reg/Q
                         net (fo=135, routed)         0.873    17.919    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.042    17.961 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.445    18.406    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.655    19.061    
                         clock uncertainty           -0.035    19.026    
    SLICE_X1Y41          LDCE (Recov_ldce_G_CLR)     -0.255    18.771    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.000ns (0.000%)  route 0.430ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 13.562 - 10.000 ) 
    Source Clock Delay      (SCD):    3.647ns = ( 8.647 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     6.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     7.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     7.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     8.523    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     8.647 f  rst_in_reg/Q
                         net (fo=135, routed)         0.430     9.077    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543    11.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100    11.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362    12.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718    12.850    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100    12.950 r  rst_in_reg/Q
                         net (fo=135, routed)         0.405    13.355    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.028    13.383 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.179    13.562    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.697    14.259    
                         clock uncertainty           -0.035    14.224    
    SLICE_X4Y53          LDCE (Recov_ldce_G_CLR)     -0.117    14.107    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.000ns (0.000%)  route 0.643ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.019ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         0.643    12.688    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         0.845     8.546    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.053     8.599 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.420     9.019    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X4Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.655     8.364    
                         clock uncertainty            0.035     8.400    
    SLICE_X4Y53          LDCE (Remov_ldce_G_CLR)     -0.149     8.251    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.251    
                         arrival time                          12.688    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.674ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.155ns  (logic 0.000ns (0.000%)  route 1.155ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.046ns = ( 12.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=405, routed)         1.282     8.955    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.216     9.171 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.753     9.924    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.037 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.793    11.830    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.216    12.046 f  rst_in_reg/Q
                         net (fo=135, routed)         1.155    13.201    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X1Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=405, routed)         1.393     4.271    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.868     5.407    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.527 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.432    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.269     7.701 r  rst_in_reg/Q
                         net (fo=135, routed)         1.017     8.718    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053     8.771 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.524     9.295    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.655     8.640    
                         clock uncertainty            0.035     8.675    
    SLICE_X1Y41          LDCE (Remov_ldce_G_CLR)     -0.149     8.526    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.526    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             5.657ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.560ns  (logic 0.028ns (1.795%)  route 1.532ns (98.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.983     9.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.643     4.290    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.325 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.259     4.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.697     3.887    
                         clock uncertainty            0.035     3.922    
    SLICE_X3Y56          LDCE (Remov_ldce_G_CLR)     -0.069     3.853    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           9.510    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.704ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.758ns  (logic 0.028ns (1.592%)  route 1.730ns (98.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.735ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.659     8.608    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.072     9.708    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.847     4.494    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.529 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.206     4.735    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y57          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.697     4.038    
                         clock uncertainty            0.035     4.073    
    SLICE_X5Y57          LDCE (Remov_ldce_G_CLR)     -0.069     4.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.004    
                         arrival time                           9.708    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.646ns  (logic 0.028ns (1.701%)  route 1.618ns (98.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.549     8.499    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I1_O)        0.028     8.527 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.069     9.596    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.643     4.290    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.035     4.325 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.268     4.593    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y58          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.697     3.896    
                         clock uncertainty            0.035     3.931    
    SLICE_X3Y58          LDCE (Remov_ldce_G_CLR)     -0.069     3.862    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           9.596    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.766ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.605ns  (logic 0.028ns (1.745%)  route 1.577ns (98.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.551     8.500    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.028     8.528 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.552     4.199    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X2Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.234 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.267     4.500    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X2Y56          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.697     3.803    
                         clock uncertainty            0.035     3.838    
    SLICE_X2Y56          LDCE (Remov_ldce_G_CLR)     -0.050     3.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           9.555    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             6.099ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.679ns  (logic 0.028ns (1.668%)  route 1.651ns (98.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.660     8.610    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.028     8.638 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.990     9.628    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.388     4.035    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.070 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.190     4.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X1Y53          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.697     3.563    
                         clock uncertainty            0.035     3.598    
    SLICE_X1Y53          LDCE (Remov_ldce_G_CLR)     -0.069     3.529    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           9.628    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.683ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.535ns  (logic 0.028ns (1.105%)  route 2.507ns (98.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.542     8.492    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I1_O)        0.028     8.520 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.965    10.485    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.627     4.274    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.035     4.309 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.204     4.513    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y43          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.697     3.816    
                         clock uncertainty            0.035     3.851    
    SLICE_X2Y43          LDCE (Remov_ldce_G_CLR)     -0.050     3.801    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -3.801    
                         arrival time                          10.485    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.737ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.655ns  (logic 0.028ns (1.055%)  route 2.627ns (98.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.676     8.625    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.653 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.952    10.605    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.716     4.363    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.398 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.201     4.599    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X4Y41          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.697     3.902    
                         clock uncertainty            0.035     3.937    
    SLICE_X4Y41          LDCE (Remov_ldce_G_CLR)     -0.069     3.868    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                          10.605    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.750ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.567ns  (logic 0.028ns (1.091%)  route 2.539ns (98.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    2.950ns = ( 7.950 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=405, routed)         0.543     6.644    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.100     6.744 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.362     7.106    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.132 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.718     7.850    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     7.950 f  rst_in_reg/Q
                         net (fo=135, routed)         0.610     8.559    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.587 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.929    10.517    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=405, routed)         0.742     1.991    rstLEDclk/clk_in
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.124     2.115 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.421     2.535    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.565 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.958     3.523    DIVclk_BUFG
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.124     3.647 r  rst_in_reg/Q
                         net (fo=135, routed)         0.616     4.263    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.298 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.200     4.498    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.697     3.800    
                         clock uncertainty            0.035     3.836    
    SLICE_X7Y42          LDCE (Remov_ldce_G_CLR)     -0.069     3.767    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                          10.517    
  -------------------------------------------------------------------
                         slack                                  6.750    





