Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 16 14:09:50 2023
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   103 |
|    Minimum number of control sets                        |   103 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   103 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |             110 |           59 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |             428 |          155 |
| Yes          | No                    | Yes                    |            6400 |         2603 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                              Enable Signal                              |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  design_1_i/top_0/inst/clk0t        |                                                                         |                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                         |                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/fsm_reg[2]                                 |                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                         | design_1_i/top_0/inst/Drdy_i_1_n_0          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/r_Bit_Index                                | design_1_i/top_0/inst/uartTX/r_Clock_Count0 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartRX/fsm_reg[7][0]                              |                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartRX/r_Bit_Index[2]_i_2__0_n_0                  | design_1_i/top_0/inst/uartRX/r_Bit_Index    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/r_Clock_Count                              | design_1_i/top_0/inst/uartTX/r_Clock_Count0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/E[0]                                       |                                             |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/TXdata[7]_i_1_n_0                                 |                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/r_Tx_Data                                  |                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartRX/E[0]                                       |                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartRX/r_Clock_Count[7]_i_1_n_0                   |                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1728_1791_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1600_1663_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1920_1983_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1792_1855_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1664_1727_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1856_1919_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1536_1599_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_384_447_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_320_383_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_192_255_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_448_511_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1984_2047_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1472_1535_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_512_575_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_64_127_0_6_i_1_n_0                      |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_704_767_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_576_639_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_768_831_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_640_703_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_896_959_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_832_895_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_960_1023_0_6_i_1_n_0                    |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1088_1151_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1024_1087_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_0_63_0_6_i_8_n_0                        |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1280_1343_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_256_319_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1216_1279_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1152_1215_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1344_1407_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_1408_1471_0_6_i_1_n_0                   |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/data2_reg_128_191_0_6_i_1_n_0                     |                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/top_0/inst/p_0_in__0                                         |                                             |                8 |             11 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/fsm_reg[2]                                 | design_1_i/top_0/inst/uartTX/fsm_reg[7]     |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                         |                                             |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/uartTX/fsm_reg[0]                                 | design_1_i/top_0/inst/addr1[0]_i_1_n_0      |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                         | design_1_i/top_0/inst/AESResetn             |               59 |            110 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/dataIn                                            |                                             |               29 |            123 |         4.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/Din[127]_i_1_n_0                                  |                                             |               41 |            123 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               90 |            128 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               69 |            128 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               75 |            128 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               72 |            128 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[2].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               80 |            128 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[2].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               96 |            128 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[2].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               80 |            128 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[2].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               75 |            128 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[2].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               68 |            128 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[3].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               73 |            128 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[3].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               90 |            128 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[3].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               72 |            128 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[3].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               71 |            128 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[4].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               68 |            128 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               78 |            128 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[3].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               74 |            128 |         1.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[4].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               68 |            128 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[4].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               91 |            128 |         1.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[4].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               69 |            128 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[4].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               65 |            128 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               66 |            128 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |              100 |            128 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               67 |            128 |         1.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               66 |            128 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               73 |            128 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               73 |            128 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               71 |            128 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               96 |            128 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/dataCt[15][7]_i_1_n_0                             |                                             |               80 |            128 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[0].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               69 |            128 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[0].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               88 |            128 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[0].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               67 |            128 |         1.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[0].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               66 |            128 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               69 |            128 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[1].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               65 |            128 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               78 |            128 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               79 |            128 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               75 |            128 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               76 |            128 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               74 |            128 |         1.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               98 |            128 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               75 |            128 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               70 |            128 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               92 |            128 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               66 |            128 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               73 |            128 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[0].aes_tinyi/w                     | design_1_i/top_0/inst/AESResetn             |               83 |            128 |         1.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[1].aes_tinyi/busy29_out            | design_1_i/top_0/inst/AESResetn             |               77 |            128 |         1.66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[1].aes_tinyi/istate[3][31]_i_1_n_0 | design_1_i/top_0/inst/AESResetn             |               91 |            128 |         1.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[1].aes_tinyi/iw                    | design_1_i/top_0/inst/AESResetn             |               73 |            128 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/inst/gen_code_label[1].aes_tinyi/state                 | design_1_i/top_0/inst/AESResetn             |               69 |            128 |         1.86 |
+-------------------------------------+-------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


