$date
	Thu Sep 15 11:09:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decomposed_tb $end
$var wire 1 ! S $end
$var wire 1 " Co $end
$var reg 1 # Ci $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module dfa $end
$var wire 1 # Ci $end
$var wire 1 " Co $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & S1 $end
$var wire 1 ! S $end
$var wire 1 ' C2 $end
$var wire 1 ( C1 $end
$scope module stage0 $end
$var wire 1 ( c $end
$var wire 1 & s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$scope module stage1 $end
$var wire 1 ! c $end
$var wire 1 ' s $end
$var wire 1 & x $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1'
1&
1%
#40
0%
1$
#60
1"
0'
0&
1(
1%
#80
0"
1'
0(
1#
0%
0$
#100
1"
0'
1!
1&
1%
#120
0%
1$
#140
1'
0!
0&
1(
1%
#160
