Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Utkarsh/Documents/ISE/lab_eva/bin_4_adder_isim_beh.exe -prj C:/Users/Utkarsh/Documents/ISE/lab_eva/bin_4_adder_beh.prj work.bin_4_adder 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Utkarsh/Documents/ISE/lab_eva/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Utkarsh/Documents/ISE/lab_eva/full_add.vhd" into library work
Parsing VHDL file "C:/Users/Utkarsh/Documents/ISE/lab_eva/bin_4_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161352 KB
Fuse CPU Usage: 390 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity bin_4_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/Utkarsh/Documents/ISE/lab_eva/bin_4_adder_isim_beh.exe
Fuse Memory Usage: 171180 KB
Fuse CPU Usage: 593 ms
