/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [38:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_2z[1]) & (in_data[57] | in_data[46]));
  assign celloutsig_0_5z = ~((in_data[12] | in_data[94]) & (in_data[80] | celloutsig_0_2z[0]));
  assign celloutsig_1_4z = ~((in_data[99] | celloutsig_1_3z[8]) & (celloutsig_1_3z[0] | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[2] | celloutsig_1_4z) & (celloutsig_1_0z | celloutsig_1_6z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_10z) & (celloutsig_1_17z[37] | celloutsig_1_3z[7]));
  assign celloutsig_0_0z = ! in_data[44:34];
  assign celloutsig_1_0z = ! in_data[163:160];
  assign celloutsig_1_12z = ! celloutsig_1_5z[3:0];
  assign celloutsig_1_1z = ~ { in_data[107:99], celloutsig_1_0z };
  assign celloutsig_1_2z = ~ { in_data[172:163], celloutsig_1_1z };
  assign celloutsig_1_3z = ~ in_data[186:177];
  assign celloutsig_1_5z = ~ in_data[165:161];
  assign celloutsig_1_9z = ~ celloutsig_1_6z[5:2];
  assign celloutsig_1_13z = ~ celloutsig_1_1z;
  assign celloutsig_0_2z = ~ { celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_1_19z = ~ { celloutsig_1_1z[9:7], celloutsig_1_18z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[78:74];
  assign celloutsig_1_6z[8:2] = ~ { celloutsig_1_2z[6:1], celloutsig_1_0z };
  assign { celloutsig_1_17z[8:2], celloutsig_1_17z[38:34], celloutsig_1_17z[9], celloutsig_1_17z[13:10], celloutsig_1_17z[33:14] } = ~ { celloutsig_1_6z[8:2], celloutsig_1_13z[5:1], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_17z[1:0] = { celloutsig_1_17z[2], celloutsig_1_17z[2] };
  assign celloutsig_1_6z[1:0] = { celloutsig_1_6z[2], celloutsig_1_6z[2] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
