

<!DOCTYPE html>
<html lang="en">


<!-- Mirrored from www.ufrgs.br/isvlsi2023/program.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:13:55 GMT -->
<!-- Added by HTTrack -->
<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2024_Website/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:37:42 GMT -->
<meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <title>ISVLSI 2024 - Program</title>
  <meta http-equiv="Cache-Control" content="no-store" />
  <meta http-equiv="Pragma" content="no-cache" />
  <!-- Bootstrap -->
  <link href="css/bootstrap.css" rel='stylesheet' type='text/css' />
  <!-- Font Awesome  -->
  <link href="css/font-awesome.min.css" rel="stylesheet">
  <!-- Web Font  -->
  <link href='https://fonts.googleapis.com/css?family=Lato:300,400,700,900' rel='stylesheet' type='text/css'>
  <!-- Custom CSS -->
  <link href="css/style.css" rel="stylesheet" type="text/css" media="all" />
  <script src="js/jquery.min.js"></script>
  <style>
			.program_table {
				table-layout: fixed;
				min-width: 1000px;
			}
			.program_table td, .program_table th {
			  border: 1px solid black;
			}
			.tableMeet {
				padding: 3px;
				overflow: hidden;
			}
			.tableTime {
				padding: 3px;
			}
			.tableMeet a {
				text-decoration: underline;
			}
			.tableSessionTime
			{
				text-align:center;
				width:10%;
				margin-left:auto;
				margin-right:auto;
				border: 1px solid black;
				padding: 0px;
				font-size:14px;
			}
			.tableSession
			{
				text-align:justify;
				width:88%;
				margin-left:auto;
				margin-right:auto;
				border: 1px solid black;
				padding: 2px;
				font-size:14px;
			}
		   </style>
</head>

<body>
   
  <nav class="navbar navbar-default "  style="background-color:#ED7D31; margin-bottom: 0px; border:0px; border-radius: 0px; border-bottom: 3px white solid;">
    <center>
    <table style="table-layout:fixed;width=100%;margin-left:1%">
	<tr>
	<td style="padding-right:0px;vertical-align:top"><a href="index.html"><img src="ISVLSILogo.jpg" width="135px" height="160px"></a href="index.html"></td>
	<td style="">
	<div class="container" style="width:100%">
      <div class="navbar-header">
        <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-collapse"> <span class="icon-bar"></span>
          <span class="icon-bar"></span><span class="icon-bar"></span> </button>
          <a class="titulo" href="index.html" style="color: #FFFFFF; font-size: 2.3em;">IEEE Computer Society Annual Symposium on VLSI <br>ISVLSI 2024</a>
      </div>
      <div class="navbar-collapse collapse" style="max-height: min-content; padding-left: 0px">
        <ul class="nav navbar-nav navbar-left" style="padding-left: 0px">
		  <li><a href="index.html" style="color:white;font-size:17px;">Home</a></li>
		  
		  <li class="dropdown">
		  <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;font-size:17px">CFP<span class="caret"></a>
			<ul class="dropdown-menu" style="color:white;background-color:white">
			<li><a href="paper.html" style="color:black;">Submission</a></li>
			<li><a href="call-for-papers.html" style="color:black;">Call for Papers</a></li>
			<li><a href="call-for-special-sessions.html" style="color:black;">Special Sessions</a></li>
			<li><a href="call-for-industry-forum.html" style="color:black;">Industry Forum</a></li>
			<li><a href="call-for-student-forum.html" style="color:black;">Student Research Forum</a></li>
			<li><a href="call-for-late-breaking-research.html" style="color:black;">Late Breaking Research</a></li>
			</ul>
		  </li>
		  <li><a href="qc-csaa.html" style="color:white;font-size:17px">Quantum Workshop</a></li>
		  
		  <li><a href="registration.html" style="color:white;font-size:17px">Registration</a></li>
		  
		  <li><a href="program.html" style="color:white;font-size:17px;">Program</a></li>
		  
		  <li class="dropdown">
			<a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;font-size:17px">Committees <span class="caret"></a>
			<ul class="dropdown-menu" style="color:white;background-color:white">
			<li><a href="committees.html" style="color:black;">Organizing Committee</a></li>
			</ul>
		  </li>
		  <li><a href="travelgrant.html" style="color:white;font-size:17px">NSF Travel Grant</a></li>
		  <li><a href="venue.html" style="color:white;font-size:17px">Venue</a></li>
		  <li><a href="social-event.html" style="color:white;font-size:17px">Tourism</a></li>
		 <li class="dropdown">
		  <a href="#" class="dropdown-toggle" data-toggle="dropdown" role="button" aria-haspopup="true" aria-expanded="true" style="color:white;font-size:17px">Past Conferences <span class="caret"></a>
		  <ul class="dropdown-menu" style="color:white;background-color:white">
			<li><a href="../ISVLSI_2023_Website/index.html" target="_blank" style="color:black;">ISVLSI 2023</a></li>
			<li><a href="../ISVLSI_2022_Website/index.html" target="_blank" style="color:black;">ISVLSI 2022</a></li>
			<li><a href="../ISVLSI_2021_Website/index.html" target="_blank" style="color:black;">ISVLSI 2021</a></li>
			<li><a href="../ISVLSI_2020_Website/index.html" target="_blank" style="color:black;">ISVLSI 2020</a></li>
			<li><a href="../ISVLSI_2019_Website/index.html" target="_blank" style="color:black;">ISLVSI 2019</a></li>
			<li><a href="../ISVLSI_2018_Website/index.html" target="_blank" style="color:black;">ISVLSI 2018</a></li>
			<li><a href="../ISVLSI_2017_Website/index.html" target="_blank" style="color:black;">ISVLSI 2017</a></li>
			<li><a href="../ISVLSI_2016_Website/index.html" target="_blank" style="color:black;">ISVLSI 2016</a></li>
			<li><a href="../ISVLSI_2015_Website/index.html" target="_blank" style="color:black;">ISVLSI 2015</a></li>
			<li><a href="../ISVLSI_2014_Website/index.html" target="_blank" style="color:black;">ISVLSI 2014</a></li>
			<li><a href="../ISVLSI_2013_Website/index.html" target="_blank" style="color:black;">ISVLSI 2013</a></li>
			<li><a href="../ISVLSI_2012_Website/index.html" target="_blank" style="color:black;">ISVLSI 2012</a></li>
			
		  </ul>
		 </li>
		 </ul>
		</div>
    </div>
	</ul>
	</td>
	</tr>
	</table>
	</center>
  </nav>
  <!-- Slider -->
  <div id="section_header2" style="background-color:#ED7D31; margin-top: 0px">
    <div class="container">
      <!-- <h1 style="font-size: 42px; color:#ffeeaa; line-height: 50px; text-align: left;">
        <b>“Trends on Computing Systems” Day</b>
      </h1> -->
      <h2 align="left" style="color:#fff">Program at a Glance</h2>
      <!-- <p align="left" style="color:#fff">Time is in CEST (UTC +2)</p> -->
    </div>
  </div>
  </div>
  <!-- Welcome Section
  <div id="section_header">
  <h2><span>Welcome</span> to our website!</h2>
</div>
<div id="section_header">
<div class="container">
<h2>Program </h2>
</div>
</div>
-->
  <div id="welcome">
    <div class="container">
      <br>
      <div class="col-md-12">
        <div class="container">
		<center><h2>Schedule</h2>
		<p style="font-size:16px;margin-bottom:1px"><a style="text-decoration:underline" href="#Day_1">Day 1 (July 1)</a>&nbsp; |&nbsp; <a style="text-decoration:underline" href="#Day_2">Day 2 (July 2)</a>&nbsp; |&nbsp; <a style="text-decoration:underline" href="#Day_3">Day 3 (July 3)</a><br><span style="color:red">Note:</span> Salon 1 (Salon A), Salon 2 (Salon B), and Salon 3 (Salon C) are breakout rooms of Tennessee Ballroom.<br></p></center>
		<!-- Table Day 1 -->
		<table class="program_table" id="Day_1" style="min-width:500px;width:100%;text-align:center;border: 2px solid black;margin-left:auto;margin-right:auto;border-collapse:collapse;">
		<colgroup>
			<col span="1" style="width: 85px">
			<col span="1" style="width: 85px">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
		<colgroup>
			<tbody>
				<tr>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="2">
						<b>Start/End Times<br>
						(EST)</b>
					</td>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="3">
						<b><span style="font-size:18px">July 1 (Monday)</span></b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:00 a.m.
					</td>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Breakfast: bio exchange with session chairs <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableTime">
						9:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						(TB) Conference and Day 1 Overview <b>(Tennessee Ballroom)</b>
					</td>
				</tr>						
				<tr>
					<td class="tableTime">
						9:00 a.m. 
					</td>
					<td class="tableTime">
						9:50 a.m.
					</td>


					<td class="tableMeet" style="background-color:#F9B75D;" colspan="3">
						<a href="#Keynotes_1">Keynote 1: Yiran Chen</a> <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						9:50 a.m. 
					</td>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break and Setup of Poster Session 1
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableTime">
						11:20 a.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_1A">Technical Session 1A: Circuits, Reliability, and Fault-Tolerance<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_1B">Technical Session 1B: Computer-Aided Design and Verification<br> <b>(Salon II)</b></a>					
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_1">Special Session 1: Harnessing the Power of Trusted AI in IoT Edge/Cloud Systems<br> <b>(Salon III)</b></a>						
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						11:20 a.m.
					</td>
					<td class="tableTime">
						11:30 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break and Setup of Poster Session 1
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						11:30 a.m. 
					</td>
					<td class="tableTime">
						12:50 p.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_2A">Technical Session 2A: Digital Circuits and FPGA-based Designs I<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_2B">Technical Session 2B: Emerging and Post-CMOS Technologies I<br> <b>(Salon II)</b></a>					
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						(<a href="#Special_Sessions_2">Special Session 2: Assured and Trusted Semiconductor Microelectronics Integrated Circuits (ICs)<br> <b>(Salon III)</b></a>								
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						12:50 p.m.
					</td>
					<td class="tableTime">
						2:20 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:#F9B75D;">
						Lunch + <a href="#Keynotes_2">Keynote 2: Brandon Wang <b>(Summit I)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:20 p.m.
					</td>
					<td class="tableTime">
						2:35 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Break and Setup of Poster Session 1
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:35 p.m.
					</td>
					<td class="tableTime">
						3:35 p.m.
					</td>
					<td class="tableMeet"  style="background-color:Plum;" colspan="3">
						<a href="#Panel_Sessions_1">Panel Session I: Microelectronics Opportunities and Emerging Trends in This Era of CHIPS Act <b>(Tennessee Ballroom)</b></a>
					</td>
				</tr>

				<tr>
					<td class="tableTime">
						3:35 p.m. 
					</td>
					<td class="tableTime">
						3:45 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break and Setup of Poster Session 1
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						3:45 p.m.
					</td>
					<td class="tableTime"> 
						4:15 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:palegreen;">
						Poster Overview I <b>(Tennessee Ballroom)</b>					
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						4:15 p.m.
						</td>
					<td class="tableTime"> 
						5:15 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:palegreen;">
						<a href="#Poster_Sessions_1">Poster Session I <b>(Summit II)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						5:15 p.m. 
					</td>
					<td class="tableTime">
						6:35 p.m.
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_3">Special Session 3: Neuromorphic and Edge Computing<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_4">Special Session 4: Harmonizing Hardware Security with Emerging Technologies<br> <b>(Salon II)</b></a>								
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_5">Special Session 5: Emerging Topics in Hardware Security: From LLM to Heterogeneous Integration<br> <b>(Salon III)</b></a>								
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						6:35 p.m. 
					</td>
					<td class="tableTime">
						7:00 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Break
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						7:00 p.m. 
					</td>
					<td class="tableTime">
						10:00 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:#a4f4f9">
						<b>Reception and Dinner at UT Conference Center</b><br>600 Henley Street, Knoxville, TN 37902<br>(8 mins walk from hotel)
					</td>
				</tr>
				<tr>
					<td class="tableTime" colspan="2" style="border-bottom-width:2px">
						10:00 p.m. 
					</td>
					<td class="tableMeet" colspan="3" style="border-bottom-width:2px">
						Day Concludes
					</td>
				</tr>
			</tbody>
		</table>
		<br><br><br>
		
		<!-- Table Day 2 -->
		<table class="program_table" id="Day_2" style="min-width:500px;width:100%;text-align:center;border: 2px solid black;margin-left:auto;margin-right:auto;border-collapse:collapse;">
		<colgroup>
			<col span="1" style="width: 85px">
			<col span="1" style="width: 85px">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
		<colgroup>
			<tbody>
				<tr>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="2">
						<b>Start/End Times<br>
						(EST)</b>
					</td>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="3">
						<b><span style="font-size:18px">July 2 (Tuesday)</span></b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:00 a.m.
					</td>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Breakfast: bio exchange with session chairs <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableTime">
						9:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Day 2 Overview <b>(Tennessee Ballroom)</b>
					</td>
				</tr>						
				<tr>
					<td class="tableTime">
						9:00 a.m. 
					</td>
					<td class="tableTime">
						9:50 a.m.
					</td>


					<td class="tableMeet" style="background-color:#F9B75D;" colspan="3">
						<a href="#Keynotes_3">Keynote 3: Russell Stutz</a>  <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						9:50 a.m. 
					</td>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break and Setup of Poster Session 2
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableTime">
						11:40 a.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_3A">Technical Session 3A: VLSI for Applied and Future Computing I<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2;">
						<a href="#Special_Sessions_6">Special Session 6: Emerging Devices in Machine Learning Acceleration<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#ACB9CA">
						<a href="#Quantum_Workshop_1">Quantum Workshop I: 5 Papers<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						11:40 a.m.
					</td>
					<td class="tableTime">
						1:10 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:#F9B75D;">
						Lunch + <a href="#Keynotes_4">Keynote 4: Marilyn Wolf <b>(Summit I)</b></a></b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						1:10 p.m.
					</td>
					<td class="tableTime">
						1:25 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Break and Setup of Poster Session 2
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						1:25 p.m.
					</td>
					<td class="tableTime">
						2:45 p.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_4A">Technical Session 4A: System Design and Security I<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#99FFCC;">
						<a href="#Invited_Talks">Invited Talk Session<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#ACB9CA">
						<a href="#Quantum_Workshop_2">Quantum Workshop II: 4 Papers<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:45 p.m. 
					</td>
					<td class="tableTime">
						2:55 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Break and Setup of Poster Session 2
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:55 p.m.
					</td>
					<td class="tableTime">
						4:15 p.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_5A">Technical Session 5A: System Design and Security II<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_5B">Technical Session 5B: VLSI for Applied and Future Computing II<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#ACB9CA">
						<a href="#Quantum_Workshop_3">Quantum Workshop III: 4 Papers<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						4:15 p.m. 
					</td>
					<td class="tableTime">
						4:45 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break and Setup of Poster Session 2
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						4:45 p.m.
					</td>
					<td class="tableTime"> 
						5:15 p.m.
					</td>
					<td class="tableMeet" colspan="2" style="background-color:palegreen;">
						Poster Overview II<br> <b>(Salon I/II)</b>
					</td>
					<td class="tableMeet" colspan="1" style="background-color:#ACB9CA;">
						<a href="#Quantum_Workshop_4">Quantum Workshop IV: Qualtran Tutorial<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						5:15 p.m.
						</td>
					<td class="tableTime"> 
						6:15 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:palegreen;">
						<a href="#Poster_Sessions_2">Poster Session II; Student Research Forum; Late Breaking Research<br> <b>(Summit II)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						6:15 p.m. 
					</td>
					<td class="tableTime">
						7:00 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Break
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						7:00 p.m.
						</td>
					<td class="tableTime"> 
						9:00 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:#F4B084;">
						<span style="color:#1B242F">Conference Banquet and Award Ceremony <b>(Summit I)</b></span>
					</td>
				</tr>
				<tr>
					<td class="tableTime" colspan="2">
						9:00 p.m. 
					</td>
					<td class="tableMeet" colspan="3">
						Day Concludes
					</td>
				</tr>
			</tbody>
		</table>
		<br><br><br>
					
		<!-- Table Day 3 -->
		<table class="program_table" id="Day_3" style="min-width:500px;width:100%;text-align:center;border: 2px solid black;margin-left:auto;margin-right:auto;border-collapse:collapse;">
		<colgroup>
			<col span="1" style="width: 85px">
			<col span="1" style="width: 85px">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
			<col span="1" style="width: 33%;">
		<colgroup>
			<tbody>
				<tr>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="2">
						<b>Start/End Times<br>
						(EST)</b>
					</td>
					<td class="tableMeet" style="border-bottom-width:2px" colspan="3">
						<b><span style="font-size:18px">July 3 (Wednesday)</span></b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:00 a.m.
					</td>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Breakfast: bio exchange with session chairs <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						8:45 a.m.
					</td>
					<td class="tableTime">
						9:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Day 3 Overview <b>(Tennessee Ballroom)</b>
					</td>
				</tr>						
				<tr>
					<td class="tableTime">
						9:00 a.m. 
					</td>
					<td class="tableTime">
						9:50 a.m.
					</td>


					<td class="tableMeet" style="background-color:#F9B75D;" colspan="3">
						<a href="#Keynotes_5">Keynote 5: Swarup Bhunia <b>(Tennessee Ballroom)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						9:50 a.m. 
					</td>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						10:00 a.m.
					</td>
					<td class="tableTime">
						11:15 a.m.
					</td>
					<td class="tableMeet"  style="background-color:Plum;" colspan="3">
						<a href="#Panel_Sessions_2">Panel Session II: Opportunities and Challenges in Cyber-Physical System Security <b>(Tennessee Ballroom)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						11:15 a.m.
					</td>
					<td class="tableTime">
						12:45 p.m.
					</td>
					<td class="tableMeet" colspan="3" style="background-color:#F9B75D;">
						Lunch + <a href="#Keynotes_6">Keynote 6: Ricardo Reis <b>(Summit I)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						12:45 p.m.
					</td>
					<td class="tableTime">
						2:05 p.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_6A">Technical Session 6A: Digital Circuits and FPGA-based Designs II<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_6B">Technical Session 6B: VLSI For Applied and Future Computing III<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_6">Special Session 7: Emerging Frontiers in CPS and IoT Security<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:05 p.m.
					</td>
					<td class="tableTime">
						2:15 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Coffee Break
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						2:15 p.m. 
					</td>
					<td class="tableTime">
						3:35 p.m.
					</td>
					<td class="tableMeet" style="background-color:powderblue;">
						<a href="#Technical_Sessions_7A">Technical Session 7A: Emerging and Post-CMOS Technologies II<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2;">
						<a href="#Special_Sessions_8">Special Session 8: Emerging Sensing, Computing, and Telemetry for IoT Edge Devices<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_9">Special Session 9: Robustness of Edge Computing Environments<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						3:35 p.m.
					</td>
					<td class="tableTime">
						5:35 p.m.
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2;">
						<a href="#Special_Sessions_10">Special Session 10: Sustainable Computing from Edge to Data Center<br> <b>(Salon I)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2;">
						<a href="#Special_Sessions_11">Special Session 11: Smart Cyber-Physical Systems<br> <b>(Salon II)</b></a>
					</td>
					<td class="tableMeet" style="background-color:#FBFDA2">
						<a href="#Special_Sessions_12">Special Session 12: Frontiers of Computing Architecture and System Design with Beyond Moore Devices<br> <b>(Salon III)</b></a>
					</td>
				</tr>
				<tr>
					<td class="tableTime">
						5:35 p.m. 
					</td>
					<td class="tableTime">
						5:45 p.m.
					</td>
					<td class="tableMeet" colspan="3">
						Closing Session <b>(Tennessee Ballroom)</b>
					</td>
				</tr>
				<tr>
					<td class="tableTime" colspan=2>
						5:45 p.m. 
					</td>
					<td class="tableMeet" colspan="3">
						Conference Concludes
					</td>
				</tr>
			</tbody>
		</table>			
        </div>
      </div>
      <br>
    </div><br><br>
	
	<!------------ KEY NOTES -------------->
	<hr style="border: 1px solid black;width: 75%">
    <div class="container">
      <h2 class="text-center">Keynotes</h2>
	  <table id="Keynotes_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Keynotes_1" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					&nbsp;
					<hr>
					<h4 style="color:black;width:100%;margin-bottom:1px;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 1: Rethinking Computer Architecture Design in the Era of Large Language Models<br>
						<!--<a target="_blank" href="GLSVLSI22-Keynote-Kahng-ACTUAL.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->

					</h4>
					<p>Chair: Himanshu Thapliyal</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/yiran_chen.jpg" alt="N/A"><br>
					<a style="text-decoration:underline;" href="https://ece.duke.edu/faculty/yiran-chen">Yiran Chen</a>,<br>Duke University
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						<!-- Moderator: Weisheng Zhao, Beihang University<br> -->
						&nbsp;<br>
						<b>Abstract:</b> The rapid advancement of large language models (LLMs) has revolutionized various fields, from natural language processing to artificial intelligence-driven applications. However, the unprecedented scale and complexity of these models demand a fundamental reexamination of traditional computer architecture design. In this keynote, we will explore the impact of LLMs on hardware and software architectures, addressing the unique challenges and opportunities they present. We will delve into innovative approaches to memory management, parallel processing, and energy efficiency tailored to the needs of LLMs. By integrating insights from cutting-edge research and industry practices, this keynote aims to chart a path forward for creating optimized, scalable, and sustainable computing systems capable of harnessing the full potential of large language models.<br><br>
						<b>Bio:</b>As a leader in AI computing, Yiran Chen is the John Cocke Distinguished Professor of Electrical and Computer Engineering at Duke University. He serves as the principal investigator and director of the NSF AI Institute for Edge Computing – Athena, the NSF Industry-University Cooperative Research Center for Alternative Sustainable and Intelligent Computing (ASIC), and the co-director of the Duke Center for Computational Evolutionary Intelligence (DCEI). Dr. Chen is the author of over 600 publications and holds 96 US patents. His contributions have been recognized with numerous awards and honors, including the IEEE Circuits and Systems Society's Charles A. Desoer Technical Achievement Award and the IEEE Computer Society's Edward J. McCluskey Technical Achievement Award. He is a Fellow of the AAAS, ACM, IEEE, and NAI, and currently serves as the chair of ACM SIGDA and the inaugural Editor-in-Chief of IEEE Transactions on Circuits and Systems for Artificial Intelligence (TCASAI). He is also a founding member of the Academic Alliance on AI Policy (AAAIP).<br>
					</p> 
				</td>
			</tr>

			<tr>
				<td id="Keynotes_2" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;margin-bottom:1px;width:100%;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 2: Emerging Technologies for the Era of Pervasive Intelligence<br>
						<!--<a target="_blank" href="KaushikRoyGLSVLSI-KeynoteJune2022.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->
					</h4>
					<p>Chair: Garrett Rose</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/brandon_wang.jpg" alt="Smiley face"><br>
					<a style="text-decoration:underline;" href="https://www.linkedin.com/in/wangbrandon/">Brandon Wang</a>,<br>VP at Synopsys Inc
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						<!-- Moderator: Tinoosh Mohsenin, UMBC<br>  -->
						&nbsp;<br>
						<b>Abstract:</b> The talk will address the new era of pervasive intelligence, driven by ubiquitous AI, silicon proliferation, and software driven systems. It then covers the key emerging technologies such as AI-driven design automation, heterogeneous systems, digital twining, next generation of computing architectures, etc that fuel the massive digital transformation towards the pervasive intelligence. The speaker will also share what we can do to stay at the forefront of these innovation.<br><br>
						<b>Bio:</b> Brandon Wang is a Vice President, VP of Technology Strategy at Office of the CEO at Synopsys. Brandon oversees corporate level technology roadmaps and strategies for growth, including global strategic and ecosystem partnerships, and M&amp;A/investments for new horizons. He also heads the Chief Innovation Office, championing organic innovations and worldwide academic and research partnerships. Prior to joining Synopsys in 2018, Brandon served executive and senior roles at Cadence, ARM, Qualcomm, and Lattice in chief strategy office, product marketing, and R&amp;D organizations for over two decades. Brandon is currently serving at the board of Efabless corporation, and as a limited partner/Investment Council member to Imec.Xpand, an affiliated VC to Imec. He is also a Limited Partner to AIX, a leading venture capital firm focusing on AI investment. An Electrical and Computer Engineer by training, Brandon holds 10 patents, and has published at 20+ IEEE conferences, in journal papers and invited talks in the areas of 3D-IC, Machine Learning, HW security, High-speed Interfaces, Low Power CPU, FPGA and Memory Designs. He also has an MBA degree from the Wharton School at the University of Pennsylvania.</p>  
				</td>
			</tr>
			<tr>
				<td id="Keynotes_3" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;margin-bottom:1px;width:100%;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 3: Pushing Quantum Computers Beyond Classical Simulation<br>
						<!--<a target="_blank" href="GLSVLSI2022 Attack Resistant Crypto Circuits.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->
					</h4>
					<p>Chair: Himanshu Thapliyal</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/russell_stutz.jpg" alt="Smiley face"><br>
					<a style="text-decoration:underline;" href="https://www.quantinuum.com/about/leadership">Russell Stutz</a>,<br>Director at Quantinuum
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						&nbsp;<br>
						<b>Abstract:</b> Trapped ion quantum computers have many excellent properties for enabling both fault-tolerant quantum computation and algorithms run directly on the physical qubit layer. Demonstrating quantum circuits that are difficult to classically solve is a necessary condition for providing computational value with quantum computers, and in this talk we will discuss how the classical simulation complexity of quantum circuits scales under various assumptions. Pushing beyond minimum demonstrations on the physical layer, large scale applications require fault-tolerance and the demonstration of quantum error correcting codes. I will end with a discussion about how quantum computers are now at the point of moving long theorized error correction protocols into experimental realization.<br><br>
						<b>Bio:</b> Dr. Russell Stutz is currently leading the Commercial Hardware group of Quantinuum, where he is responsible for the design and build of commercial quantum computers. He received his Bachelor of Science in Physics from the University of Kansas performing research in experimental particle physics. Upon graduation he received a commission in the US Air Force. As an Air Force officer, he worked on laser research at the Air Force Research Lab, Directed Energy Directorate at Kirtland AFB, NM. Dr. Stutz received his PhD from the University of Colorado-Boulder in atomic, molecular, and optical physics in 2010 studying the electron electric dipole moment in trapped molecular ions. After receiving his PhD, Dr. Stutz worked industrial research and development at AOSense developing quantum sensors, as well as Lockheed Martin. He started at Honeywell Quantum Solutions, a precursor of Quantinuum, in 2016.<br>
					</p> 
				</td>
			</tr>
			<tr>
				<td id="Keynotes_4" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;margin-bottom:1px;width:100%;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 4: Precision Agriculture and VLSI<br>
						<!--<a target="_blank" href="GLSVLSI2022 Attack Resistant Crypto Circuits.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->
					</h4>
					<p>Chair: Juergen Becker</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/marilyn_wolf.jpg" alt="Smiley face"><br>
					<a style="text-decoration:underline;" href="https://mwolf.unl.edu/marilyn-c-wolf">Marilyn Wolf</a>,<br>University of Nebraska-Lincoln
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						<!-- Moderator: Weisheng Zhao, Beihang University<br>-->
						&nbsp;<br>
						<b>Abstract:</b> Precision agriculture and environmental monitoring present important use cases for semiconductors.  However, meeting the unique challenges of these applications will require innovations in packaging and system architecture. This talk will discuss the requirements of precision agriculture and environmental marketing, some of the technological challenges that must be addressed, and possible approaches.<br><br>
						<b>Bio:</b> Marilyn Wolf is Elmer E. Koch Professor of Engineering and Director of ORED Engineering and Technology Initiatives at the University of Nebraska Lincoln. She received her BS, MS, and PhD in electrical engineering from Stanford University in 1980, 1981, and 1984, respectively.  She was with AT&T Bell Laboratories from 1984 to 1989.  She was on the faculty of Princeton University from 1989 to 2007 and was Farmer Distinguished Chair at Georgia Tech from 2007 to 2019.  Her research interests included embedded computing, embedded video and computer vision, and VLSI systems. She has received the IEEE Kirchmayer Graduate Teaching Award, the IEEE Computer Society Goode Memorial Award, the ASEE Terman Award, IEEE Circuits and Systems Society Education Award, and the ACM SIGDA Distinguished Service Award. She is a Fellow of the IEEE and ACM and an IEEE Computer Society Golden Core member.<br>
					</p> 
				</td>
			</tr>
			<tr>
				<td id="Keynotes_5" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;margin-bottom:1px;width:100%;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 5: Hardware Security 2.0 (and the Unmistakable Role of Generative AI)<br>
						<!--<a target="_blank" href="GLSVLSI2022 Attack Resistant Crypto Circuits.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->
					</h4>
					<p>Chair: Himanshu Thapliyal</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/swarup_bhunia.jpg" alt="Smiley face"><br>
					<a style="text-decoration:underline;" href="https://iot.institute.ufl.edu/faculty/swarup-bhunia/">Swarup Bhunia</a>,<br>University of Florida
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						<!-- Moderator: Weisheng Zhao, Beihang University<br> -->
						&nbsp;<br>
						<b>Abstract:</b> With the emergence of the Internet of Things (IoT) regime that promises exciting new applications from smart cities to connected autonomous vehicles, security of edge devices has come to the forefront of the system design process. Recent discoveries and reports on numerous security attacks on microchips and circuits violate the well-regarded concept of hardware trust anchors. Current business model and the supply chain eco-system for microelectronics give rise to unprecedented security issues and accentuate the need for secure, trustworthy hardware. It has prompted system designers to develop novel security primitives, design-for-security, and test/validation solutions to achieve secure hardware for diverse IoT applications. Emerging security issues and countermeasures have also led to interesting interplay between security and verification. Verification of hardware for security and trust has become an integral part of the system design flow. The talk will cover spectrum of challenges associated with hardware security and describe emerging solutions in creating secure trustworthy hardware that can enable IoT security for the mass. It will outline the need and challenges for verification of an electronic design’s security properties and the motivation for learning-guided security design and verification. Finally, it will outline how AI-driven assurance of hardware, specifically the usage of generative AI, is creating a promising new paradigm of hardware-centric IoT security.<br><br>
						<b>Bio:</b> Dr. Swarup Bhunia is currently a preeminence professor of cybersecurity and Semmoto Endowed Professor of Internet of Things (IoT) at University of Florida. He serves as the Director of the Warren B. Nelms Institute for the Connected World. Earlier, he was appointed as the T. and A. Schroeder associate professor of Electrical Engineering and Computer Science at Case Western Reserve University. He has over twenty years of research and development experience with 10 authored/edited books and over 300 publications in peer-reviewed journals and premier conferences and ten authored/edited books. His research interests include hardware security and trust, adaptive nanocomputing and novel test methodologies. Dr. Bhunia received IBM Faculty Award, National Science Foundation career development award, Semiconductor Research Corporation Inventor Recognition Award, IEEE HOST Hall of Fame award, University of Florida Research Foundation Professorship Award, SRC technical excellence award as a team member, and several best paper awards/nominations. He is co-founding editor-in-chief of a Springer journal on hardware and systems security. Dr. Bhunia received his PhD from Purdue University on energy-efficient and robust electronics. He is a Fellow of the IEEE.<br> 
					</p> 
				</td>
			</tr>
			<tr>
				<td id="Keynotes_6" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;margin-bottom:1px;width:100%;text-align:center;margin-left:auto;margin-right:auto">
						Keynote 6: Some Trends in SoC Power Optimization<br>
						<!--<a target="_blank" href="GLSVLSI2022 Attack Resistant Crypto Circuits.pdf" style="color:#000080;font-family:Sans-Serif">Slides</a>-->
					</h4>
					<p>Chair: Juergen Becker</p>
					<img style="height:300px;border:1px solid black" src="images/keynote_images/ricardo_reis.jpg" alt="Smiley face"><br>
					<a style="text-decoration:underline;" href="https://www.inf.ufrgs.br/~reis/">Ricardo Reis</a>,<br>UFRGS, Brazil
					<p style="color:black;width:100%;text-align:justify;margin-left:auto;margin-right:auto">
						<!-- Moderator: Weisheng Zhao, Beihang University<br> -->
						&nbsp;<br>
						<b>Abstract:</b> The always increasing transistor count in modern systems on chip, as well the exploding number of devices connected to the internet of things, is demanding new design approaches. One fundamental issue and challenge is the design optimization, mainly power optimization. In some applications, as implantable devices, reliability and power optimization is fundamental. It will be done a short overview of some techniques for power optimization at different levels of abstraction. But a focus will be related to the physical design optimization, as it is becoming a more and more important issue, not only for power optimization, but also for connections and vias optimization, increasing routability as well reliability. It will be shown some techniques and examples of optimization at architectural and physical design level.<br><br>
						<b>Bio:</b> Ricardo Reis received a Bachelor degree in Electrical Engineering from Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil, in 1978, and a Ph.D. degree in Microelectronics from the National Polytechnic Institute of Grenoble (INPG), France, in 1983. Doctor Honoris Causa by the University of Montpellier in 2016. He is a full professor at the Informatics Institute of Federal University of Rio Grande do Sul. His main research includes physical design automation, design methodologies, fault tolerant systems and microelectronics education. He has more than 700 publications including books, journals and conference proceedings. He was vice-president of IFIP (International Federation for Information Processing) and he was also president of the Brazilian Computer Society (two terms) and vice-president of the Brazilian Microelectronics Society. He is an active member of CASS and he received the 2015 IEEE CASS Meritorious Service Award. He was vice-president of CASS for two terms (2008/2011), as well CASS BoG member for two terms. He is the founder of the Rio Grande do Sul CASS Chapter, which got the World CASS Chapter of The Year Award 2011, 2012, 2018 and 2022, and R9 Chapter of The Year 2013, 2014, 2016, 2017 and 2020. He is a founder of several conferences like SBCCI and LASCAS, the CASS Flagship Conference in Region 9. He was the General or Program Chair of several conferences like IEEE ISVLSI, SBCCI, IFIP VLSI-SoC, ICECS, PATMOS. Ricardo was the Chair of the IFIP/IEEE VLSI-SoC Steering Committee, vice-chair of the IFIP WG10.5 and he is Chair of IFIP TC10. he received the Researcher of the Year Award in the state of Rio Grande do Sul. He is a founding member of the SBC (Brazilian Computer Society) and also founding member of SBMicro (Brazilian Microelectronics Society). He was member of CASS DLP Program (2014/2015), and he has done more than 70 invited talks in conferences. He is the CASS representative at the IEEE IoT Technical Committee. Ricardo received the IFIP Fellow Award in 2021 and the ACM/ISPD Lifetime Achievement Award in 2022. He received the 2023 IEEE CASS John Choma Educational Award and the 2024 Best Associate Editor of IEEE CASS Magazine.<br> 
					</p> 
				</td>
			</tr>
		</table><br>
					
	<!------------------------ TECHNICAL SESSIONS --------------------------->
		<h2 class="text-center">Technical Sessions</h2>
		<table class="tableSessions" id="Technical_Sessions_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Technical_Sessions_1A" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 1A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								10:00 - 11:20<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 1A: Circuits, Reliability, and Fault-Tolerance</b><br>
								Chair: Jie Gu<br>
								&nbsp;<br>
								<b>An 8-bit 1 MS/s Low-Power SAR ADC with an Enhanced EPC for Implantable Medical Devices</b><br>
								Deepika Kumaradasan, Sougata Kumar Kar, and Santanu Sarkar<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>	
								<b>Generating Storage-Aware Test Sets Targeting Several Fault Models</b><br>
								Hari Addepalli, Irith Pomeranz, Enamul Amyeen, Suriyaprakash Natarajan, Arani Sinha, and Srikanth Venkataraman<br>
								&nbsp;<br>
								<b>Sub-Micron Binary HyperPixel Sensor Circuit: In-Pixel Binarization with Variable Thresholding</b><br>
								Md Rahatul Islam Udoy, Md Mazharul Islam, Akhilesh Jaiswal, and Ahmedullah Aziz<br>
								&nbsp;<br>	
								<b>Ultra-Small Area, Highly Linear, Modified All Mosfet Digital-To-Analog Converters with Novel Real time Digital Calibration Algorithm</b><br>
								Ekaniyere Oko-Odion, Isaac Bruce, Emmanuel Nti Darko, Michael Sekyere, Kushagra Bhatheja, and Degang Chen<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_1B"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 1B</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								10:00 - 11:20<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 1B: Computer-Aided Design and Verification</b><br>
								Chair: Ujjwal Guin<br>
								&nbsp;<br>
								<b>Thermal Analysis of 3D Stacking and BEOL Technologies with Functional Partitioning of Many-Core RISC-V SoC</b><br>
								Mohamed Naeim, Sudipta Das, Herman Oprins, Geert Van der Plas, Yun Dai, Pinhong Chen, Ct Kao, Dwaipayan Biswas, and Dragomir Milojevic<br>
								&nbsp;<br>
								<b>Automated Deep Neural Network Inference Partitioning for Distributed Embedded Systems</b><br>
								Fabian Kreß, El Mahdi El Annabi, Tim Hotfilter, Julian Höfer, Tanja Harbaum, and Juergen Becker<br>
								&nbsp;<br>
								<b>Thermal Implications in Scaling High-Performance Server 3D Chiplet-based 2.5D SoC from FinFET to Nanosheet</b><br>
								Yukai Chen, Venkateswarlu Sankatali, Subrat Mishra, Julien Ryckaert, James Myers, and Dwaipayan Biswas<br>
								&nbsp;<br>
								<b>Energy-Aware Incremental OTA Update for Flash-based Batteryless IoT Devices</b><br>
								Wei Wei, Jishnu Banerjee, Sahidul Islam, Chen Pan, and Mimi Xie<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_2A"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 2A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								11:30 - 12:50<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 2A: Digital Circuits and FPGA-based Designs I</b><br>
								Chair: Ahmed Aziz<br>
								&nbsp;<br>
								<b>Design of Multiplier Circuit Based on Signed-Digit Hybrid Stochastic Computing</b><br>
								Yinjie Song, Hongge Li, Xinyu Zhu, and Yuhao Chen<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>Energy-Efficient Design of Approximate VVC Interpolation Filters Units</b><br>
								Rafael da Silva, Mateus Grellert, and Ricardo Reis<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>Adaptive and Offloaded CNNs for IoT-Edge FPGAs</b><br>
								Guilherme Korol and Antonio Carlos Schneider Beck Filho<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>HIERA: High-Quality and High-Throughput Dehazing Hardware Accelerator with Reconfigurable Computing Unit</b><br>
								Junhao Zhang, Dongqi Fan, and Liang Chang<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_2B"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 2B</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								11:30 - 12:50<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 2B: Emerging and Post-CMOS Technologies I</b><br>
								Chair: Ramtin Zand<br>
								&nbsp;<br>
								<b>Area-efficient Digital Design using RRAM-CMOS Standardcells</b><br>
								Markus Fritscher, Max Uhlmann, Philip Ostrovskyy, Daniel Reiser, Junchao Chen, Schubert Andreas, Carsten Schulze, Gerhard Kahmen, Dietmar Fey, Marc Reichenbach, Milos Krstic, and Christian Wenger<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing</b><br>
								Muhammad Awais, Hassan Ghasemzadeh Mohammadi, and Marco Platzner<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>A High-accuracy Time-efficient Error Metric Model for Approximate Computing Circuits</b><br>
								Shouji Chen, Ke Chen, Ziying Cui, and Weiqiang Liu<br>
								&nbsp;<br>
								<b>Random Microfluidic Chip Design with Diagonal Channels Using K-Means Clustering for Fluid Dilutions</b><br>
								Ankita Agrawal and Sudip Roy<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_3A"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 3A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								10:00 - 11:40<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 3A: VLSI for Applied and Future Computing I</b><br>
								Chair: Ramtin Zand<br>
								&nbsp;<br>
								<b>Most Significant Digit First Multiply-and-Accumulate Unit for Neural Networks</b><br>
								Sahar Moradi Cherati, Mohsen Barzegar, and Leonel Sousa<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>Exploring a Hybrid SRAM-RRAM Computing-In-Memory Architecture for DNNs Model Inference</b><br>
								Yu-Guang Chen, Zhi-Wei Liu, and Ying-Jing Tsai<br>
								<span style=color:red>(Best Paper Candidate)</span><br>
								&nbsp;<br>
								<b>Accelerating Large Language Model Training with In-Package Optical Links for Scale-Out Systems</b><br>
								Aakash Patel, Dwaipayan Biswas, Joyjit Kundu, Yoojin Ban, Nicolas Pantano, Arindam Mallik, Julien Ryckaert, and James Myers<br>
								&nbsp;<br>
								<b>BafSP: Co-Design of Compute SRAM and Bit-Aware Data Flip Mitigation with In-Memory Sparsity Detection for SpMM</b><br>
								Xiaojie Li, Mingyu Wang, Yangzhan Mai, Yicong Zhang, Baiqing Zhong, and Zhiyi Yu<br>
								&nbsp;<br>
								<b>SHIFFT: A Scalable Hybrid In-Memory Computing FFT Accelerator</b><br>
								Pragnya Sudershan Nalla, Zhenyu Wang, Sapan Agarwal, T. Patrick Xiao, Christopher H. Bennett, Matthew J. Marinella, Jae-sun Seo, and Yu Cao<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_4A"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 4A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								1:25 - 2:45<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 4A: System Design and Security I</b><br>
								Chair: Amit Degada<br>
								&nbsp;<br>
								<b>RFET-based Dynamic Differential Logic Cells Against Power Side-Channel Attacks</b><br>
								Nima Kavand, Armin Darjani, Garvit Chhabra, and Akash Kumar<br>
								&nbsp;<br>
								<b>Enhancing Graph Execution for Performance and Energy Efficiency on NUMA Machines</b><br>
								Hiago Mayk Gomes de Araújo Rocha, Marcelo Koji Moori, Arthur Francisco Lorenzon, and Antonio Carlos Schneider Beck<br>
								&nbsp;<br>
								<b>Towards Quantum-Resistant Security: Pre-Silicon Power Side-Channel Leakage Analysis of CRYSTALS-Kyber</b><br>
								Nashmin Alam, Tao Zhang, and Farimah Farahmandi<br>
								&nbsp;<br>
								<b>Efficient Federated Learning through Distributed Model Pruning</b><br>
								Mohammed Alawad<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>				
			<tr>
				<td id="Technical_Sessions_5A"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 5A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								2:55 - 4:15<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 5A: System Design and Security II</b><br>
								Chair: Tauhidur Rahman<br>
								&nbsp;<br>
								<b>DAW-DMR: Divergence-Aware Warped DMR with Full Error Detection for GPGPUs</b><br>
								Yukun Wei, Mingyu Wang, Haiqiu Huang, Wangguang Wang, and Zhiyi Yu<br>
								&nbsp;<br>
								<b>Embedding Power Signature Generation into Low Dropout Voltage Regulators for Enhancing IoT Security</b><br>
								Ashish Mahanta and Haibo Wang<br>
								&nbsp;<br>
								<b>A Fine-Grained Dynamic Partitioning Against Cache-Based Timing Attacks via Cache Locking</b><br>
								Nicolas Gaudin, Pascal Cotret, Guy Gogniat, and Vianney Lapotre<br>
								&nbsp;<br>
								<b>Defending the Citadel: Fault Injection Attacks against Dynamic Information Flow Tracking and Related Countermeasures</b><br>
								William Pensec, Francesco Regazzoni, Vianney Lapotre, and Guy Gogniat<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_5B"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 5B</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								2:55 - 4:15<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 5B: VLSI for Applied and Future Computing II</b><br>
								Chair: Mohammed Alawad<br>
								&nbsp;<br>
								<b>Energy-Efficient and Low-Latency Computation of Transcendental Functions in a Precision-Tunable PIM Architecture</b><br>
								Gian Singh, Ayushi Dube, and Sarma Vrudhula<br>
								&nbsp;<br>
								<b>In-Sensor Motion Recognition with Memristive System and Light Sensing Surfaces</b><br>
								Hritom Das, Imran Fahad, Snb Tushar, Sk Hasibul Alam, Graham Buchanan, Dan Scott, Garrett S. Rose, and Sai Swaminathan<br>
								&nbsp;<br>
								<b>SNN-ANN Hybrid Networks for Embedded Multimodal Monocular Depth Estimation</b><br>
								Sadia Anjum Tumpa, Anusha Devulapally, Matthew Brehove, Espoir Kyubwa, and Vijaykrishnan Narayanan<br>
								&nbsp;<br>
								<b>DBFS: Dynamic Bitwidth-Frequency Scaling for Efficient Software-Defined SIMD</b><br>
								Pengbo Yu, Flavio Ponzina, Alexandre Levisse, Dwaipayan Biswas, Giovanni Ansaloni, David Atienza, and Francky Catthoor<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_6A" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 6A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								12:45 - 2:05<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 6A: Digital Circuits and FPGA-based Designs II</b><br>
								Chair: Peipei Zhou<br>
								&nbsp;<br>
								<b>Optimizing LU Decomposition with RISC-V Based Hardware Acceleration</b><br>
								Bindu Bhargavi Mekala, Sai Sri Harshith Grandhala, Sri Parameswaran, and Soumya J.<br>
								&nbsp;<br>
								<b>Unfolded SiBM BCH Decoders for High-Throughput Low-Latency Applications</b><br>
								Xu Wang, Christoffer Fougstedt, Lars Svensson, and Per Larsson-Edefors<br>
								&nbsp;<br>
								<b>Boosting Multiple Multipliers Packing on FPGA DSP Blocks via Truncation and Compensation-based Approximation</b><br>
								Behnam Ghavami, Madi Sajadi, Lesley Shannon, and Steve Wilton<br>
								&nbsp;<br>
								<b>High Energy Efficiency Radix-4 Booth Multiplier with Zero Encoding Skipping Mechanism</b><br>
								Xinyu Zhu, Hongge Li, Yinjie Song, Yuhao Chen, and Xiaoyu Guo<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_6B" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 6B</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								12:45 - 2:05<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 6B: VLSI for Applied and Future Computing III</b><br>
								Chair: Catherine Schuman<br>
								&nbsp;<br>
								<b>Dynamic Exit Selection for Comprehensive and Energy Efficient Gait-Based User Authentication on IoT Devices</b><br>
								Pavlos Zouridakis and Sai Manoj P. D.<br>
								&nbsp;<br>
								<b>Compressed Latent Replays for Lightweight Continual Learning on Spiking Neural Networks</b><br>
								Alberto Dequino, Alessio Carpegna, Davide Nadalini, Alessandro Savino, Luca Benini, Stefano Di Carlo, and Francesco Conti<br>
								&nbsp;<br>
								<b>Machine Learning Based Decoding of Heavy Hexagonal QECC for Asymmetric Quantum Noise</b><br>
								Debasmita Bhoumik, Ritajit Majumdar, Dhiraj Madan, and Susmita Sur-Kolay<br>
								&nbsp;<br>
								<b>HO-FPIA: High-Order Field-Programmable Ising Arrays with In-Memory Computing</b><br>
								Tinish Bhattacharya, George Higgins Hutchinson, Giacomo Pedretti, and Dmitri Strukov<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Technical_Sessions_7A" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Technical Session 7A</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								2:15 - 3:35<br>
							</td>
							<td class="tableSession">
								<b>Technical Session 7A: Emerging and Post-CMOS Technologies II</b><br>
								Chair: Hritom Das<br>
								&nbsp;<br>
								<b>Towards Thermally Reliable Photonic Links for Multicore Processors</b><br>
								Yuxiang Fu, Xuanqi Chen, Jiaxu Zhang, Shixi Chen, and Jiang Xu<br>
								&nbsp;<br>
								<b>An Efficient and Scalable Clocking Assignment Algorithm for Multi-Threaded Multi-Phase Single Flux Quantum Circuits</b><br>
								Robert S. Aviles, Xi Li, Lei Lu, Zhaorui Ni, and Peter A. Beerel<br>
								&nbsp;<br>
								<b>Technology Mapping for Cryogenic CMOS Circuits</b><br>
								Benjamin Hien, Marcel Walter, Victor M. van Santen, Florian Klemme, Shivendra Singh Parihar, Girish Pahwa, Yogesh S. Chauhan, Hussam Amrouch, and Robert Wille<br>
								&nbsp;<br>
								<b>Automatic Validation and Design of Microfluidic Devices Following the ISO 22916 Standard</b><br>
								Philipp Ebner and Robert Wille<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
		</table><br>
		
		<!--------- Special Sessions ------------->
		<h2 class="text-center">Special Sessions</h2>
		<table class="tableSessions" id="Special_Sessions_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Special_Sessions_1" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 1</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								10:00 - 11:20<br>
							</td>
							<td class="tableSession">
								<b>Special Session 1: Harnessing the Power of Trusted AI in IoT Edge/Cloud Systems</b><br>
								Chair: Amlan Chakrabarti<br>
								&nbsp;<br>
								<b>An Intelligent Memory Framework for Resource Constrained IoT Systems</b><br>
								Prabuddha Chakraborty and Swarup Bhunia<br>
								&nbsp;<br>
								<b>Embracing Privacy, Robustness, and Efficiency with Trustworthy Federated Learning on Edge Devices</b><br>
								Minxue Tang, Jingwei Sun, Hai Li, and Yiran Chen<br>
								&nbsp;<br>
								<b>Approximate Ternary Matrix Multiplication for Image Processing and Neural Networks</b><br>
								Hemanth Keishna L and Srinivasu Bodapati<br>
								&nbsp;<br>
								<b>Predicting Stress in Older Adults with RNN and LSTM from Time Series Sensor Data and Cortisol</b><br>
								Md. Saif Hassan Onim and Himanshu Thapliyal<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_2"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 2</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								11:30 - 12:50<br>
							</td>
							<td class="tableSession">
								<b>Special Session 2: Assured and Trusted Semiconductor Microelectronics Integrated Circuits (ICs)</b><br>
								Chair: Amit Degada<br>
								&nbsp;<br>
								<b>Side-Channel and Fault Attack Resistant ASCON Implementation: A Detailed Hardware Evaluation</b><br>
								Aneesh Kandi, Anubhab Baksi, Peizhou Gan, Sylvain Guilley, Tomas Gerlich, Jakub Breier, Anupam Chattopadhyay, Ritu Ranjan Shrivastwa, and Zdenek Martinasek<br>
								&nbsp;<br>
								<b>Adversarial Attack Resilient ML-Assisted Hardware Trojan Detection Technique</b><br>
								Mohammed Alkurdi, Ashutosh Ghimire, and Fathi Amsaad<br>
								&nbsp;<br>
								<b>1-D Robust Chaotic Maps through Systematic Shifting and Halfway Shifted Product</b><br>
								Md Sakib Hasan, Mrittika Chowdhury, Ziyi Niu, Shuai Song, and Anurag Dhungel<br>
								&nbsp;<br>
								<b>Splitting the Secrets: A Cooperative Trust Model for System-on-Chip Designs with Untrusted IPs</b><br>
								Aritra Dasgupta, Sudipta Paria, Swarup Bhunia, and Prabuddha Chakraborty<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_3"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 3</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								5:15 - 6:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 3: Neuromorphic and Edge Computing</b><br>
								Chair: Ramtin Zand<br>
								&nbsp;<br>
								<b>Energy-Efficient Near-Sensor Event Detector based on Multilevel Ga2O3 RRAM</b><br>
								Mehrdad Morsali, Sepehr Tabrizchi, Ravi Teja Velpula, Mano Bala Sankar Muthu, Hieu Pham Trung Nguyen, Mohsen Imani, Arman Roohi, and Shaahin Angizi<br>
								&nbsp;<br>
								<b>Evaluation of Neuron Parameters on the Performance of Spiking Neural Networks and Neuromorphic Hardware</b><br>
								Catherine Schuman, Hritom Das, Garrett Rose, and James Plank<br>
								&nbsp;<br>
								<b>Multi-Objective Neural Architecture Search for In-Memory Computing</b><br>
								Md Hasibul Amin, Mohammadreza Mohammadi, and Ramtin Zand<br>
								&nbsp;<br>
								<b>ResSen: Imager Privacy Enhancement through Residue Arithmetic Processing in Sensors</b><br>
								Nedasadat Taheri, Sepehr Tabrizchi, Deniz Najafi, Shaahin Angizi, and Arman Roohi<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_4"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 4</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								5:15 - 6:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 4: Harmonizing Hardware Security with Emerging Technologies</b><br>
								Chair: Ujjwal Guin<br>
								&nbsp;<br>
								<b>HELP: Highly Efficient and Low-Latency Hardware Accelerator for Integer Polynomial Multiplication</b><br>
								Pengzhou He, Tianyou Bao, Çetin Kaya Koç, and Jiafeng Xie<br>
								&nbsp;<br>
								<b>Exploring Security Solutions and Vulnerabilities for Embedded Non-Volatile Memories</b><br>
								Zakia Tamanna Tisha, Jeremy Muldavin, and Ujjwal Guin<br>
								&nbsp;<br>
								<b>Attacking Multi-Tenant FPGAs without Manual Placement and Routing</b><br>
								Md Toufiq Hasan Anik, Hasin Ishraq Reefat, Jean-Luc Danger, Sylvain Guilley, and Naghmeh Karimi<br>
								&nbsp;<br>
								<b>A Survey of Side-Channel Attacks in Superconducting Quantum Computers</b><br>
								Navnil Choudhury and Kanad Basu<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_5"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 5</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								5:15 - 6:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 5: Emerging Topics in Hardware Security: From LLM to Heterogeneous Integration</b><br>
								Chair: Hadi Mardani Kamali<br>
								&nbsp;<br>
								<b>HI-SST: Safeguarding SiP Authenticity through Secure Split-Test in Heterogeneous Integration</b><br>
								Paul E. Calzada, Md Sami Ul Islam Sami, Jingbo Zhou, Kimia Zamiri Azar, Farimah Farahmandi, and Mark Tehranipoor<br>
								&nbsp;<br>
								<b>LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust</b><br>
								Zeng Wang, Lilas Alrahis, Lakshmi Likhitha Mankali, Johann Knechtel, and Ozgur Sinanoglu<br>
								&nbsp;<br>
								<b>Self-HWDebug: Automation of LLM Self-Instructing for Hardware Security Verification</b><br>
								Mohammad Akyash and Hadi Mardani Kamali<br>
								&nbsp;<br>
								<b>IP Security in Structured ASIC: Challenges and Prospects</b><br>
								Rasheed Almawzan, Sudipta Paria, Aritra Dasgupta, Kostas Amberiadis and Swarup Bhunia<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_6"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 6</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								10:00 - 11:40<br>
							</td>
							<td class="tableSession">
								<b>Special Session 6: Emerging Devices in Machine Learning Acceleration</b><br>
								Chair: Cory Merkel<br>
								&nbsp;<br>
								<b>PristiQ: A Co-Design Framework for Preserving Data Security of Quantum Learning in the Cloud</b><br>
								Zhepeng Wang, Yi Sheng, Nirajan Koirala, Kanad Basu, Taeho Jung, Cheng-Chang Lu, and Weiwen Jiang<br>
								&nbsp;<br>
								<b>Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels</b><br>
								Oluwaseun Alo, Sairam Sri Vatsavai, and Ishan Thakkar<br>
								&nbsp;<br>
								<b>A Memristive Reconfigurable Neuromorphic Array for Neuro-Inspired Dynamic Architectures</b><br>
								Hritom Das, Nishith N. Chakraborty, Manu Rathore, Sk Hasibul Alam, Catherine D. Schuman, and Garrett S. Rose<br>
								&nbsp;<br>
								<b>Contrastive Learning in Memristor-Based Neuromorphic Systems</b><br>
								Cory Merkel and Alexander Ororbia<br>
								&nbsp;<br>
								<b>SegmentAI: A Neural Net Framework for Optimized Multiclass Image Segmentation via FPGA</b><br>
								Uchechukwu Leo Udeji and Prof. Martin Margala<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_7"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 7</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								12:45 - 2:05<br>
							</td>
							<td class="tableSession">
								<b>Special Session 7: Emerging Frontiers in CPS and IoT Security</b><br>
								Chair: Md Tauhidur Rahman<br>
								&nbsp;<br>
								<b>CONFUSE: Confusion-Based Federated Unlearning with Salience Exploration</b><br>
								Syed Irfan Ali Meerza, Amir Sadovnik, and Jian Liu<br>
								&nbsp;<br>
								<b>DT-IoMT: A Digital Twin Reference Model for Secure Internet of Medical Things</b><br>
								Md Rafiul Kabir and Sandip Ray<br>
								&nbsp;<br>
								<b>Low-Power and Computing-Free Privacy Design for IoT Systems</b><br>
								Hui Sun, Kyle Mooney, Mario Pinon, Tingxiang Ji, Hritom Das, Na Gong, and Jianqing Liu<br>
								&nbsp;<br>
								<b>Exploring the Correlation Between DRAM Latencies and Rowhammer Attacks</b><br>
								Md Sadik Awal and Md Tauhidur Rahman<br>

							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_8"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 8</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								2:15 - 3:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 8: Emerging Sensing, Computing, and Telemetry for IoT Edge Devices</b><br>
								Chair: Mohammad Rafiqul Haider<br>
								&nbsp;<br>
								<b>Long-Term Predictive Analytics of Continuous Glucose Sensing for Enhanced Glycemic Control</b><br>
								Md Maruf Hossain Shuvo, Twisha Titirsha, Giuseppe Oliva, Salvatore A. Pullano, and Syed Kamrul Islam<br>
								&nbsp;<br>
								<b>Machine Learning Intervened RIS-Based RF Interference Management for IoT</b><br>
								Sakib Reza, Sanjay Das, Shamik Kundu, Kanad Basu, and Ifana Mahbub<br>
								&nbsp;<br>
								<b>A Low-Cost Minimally-Processed Inkjet-Printed Nonlinear Element for Reservoir Computing</b><br>
								Shahrin Akter and Mohammad Rafiqul Haider<br>
								&nbsp;<br>
								<b>Cybersecure GNSS-Based Navigation for Autonomous Ground Vehicles</b><br>
								Mizanur Rahman, Sagar Dasgupta, and Muhammad Sami Irfan<br>

							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_9"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 9</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								2:15 - 3:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 9: Robustness of Edge Computing Environments</b><br>
								Chair: Syed Rafay Hasan<br>
								&nbsp;<br>
								<b>Energy-Efficient Power Attack-Resilient Adiabatic-MTJ-Based Nonvolatile CLB</b><br>
								Milad Tanavardi Nasab, Wu Yang, and Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Hardware-Efficient ECC Processor Design Using Non-Homogeneous Split Hybrid Karatsuba Multiplier</b><br>
								Pruthvi Parate, Alwin Shaju, Sanampudi Gopala Krishna Reddy, Vasanthi D R, and Madhav Rao<br>
								&nbsp;<br>
								<b>Optimal Application Allocation and Wireless User Association for Robust Edge Computing</b><br>
								Terry Guo<br>
								&nbsp;<br>
								<b>A Survey of Edge Computing Privacy and Security Threats and Their Countermeasures</b><br>
								Ahmed Shafee, Tasneem Awaad, and Ahmed Moro<br>

							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_10"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 10</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								3:35 - 5:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 10: Sustainable Computing from Edge to Data Center</b><br>
								Chair: Fan Chen<br>
								&nbsp;<br>
								<b>System Support for Environmentally Sustainable Computing in Data Centers</b><br>
								Fan Chen<br>
								&nbsp;<br>
								<b>SCARIF: Towards Carbon Modeling of Cloud Servers with Accelerators</b><br>
								Shixin Ji, Zhuoping Yang, Xingzhen Chen, Stephen Cahoon, Jingtong Hu, Yiyu Shi, Alex Jones, and Peipei Zhou<br>
								&nbsp;<br>
								<b>Improving the Sustainability of Solid-State Drives by Prolonging Lifetime</b><br>
								Zhaokang Ke, Dingyi Kang, Bo Yuan, David Du, and Bingzhe Li<br>
								&nbsp;<br>
								<b>Resource-Efficient Adaptive-Network Inference Framework with Knowledge Distillation-Based Unified Learning</b><br>
								Rebati Gaire, Sepehr Tabrizchi, and Arman Roohi<br>
								&nbsp;<br>
								<b>Water-Wise Computing: Addressing Data Center Water Consumption for a Sustainable Future</b><br>
								Mohammad Islam<br>
								&nbsp;<br>
								<b>Carbon-Aware Design of DNN Accelerators: Bridging Performance and Sustainability</b><br>
								Aikaterini Maria Panteleaki and Iraklis Anagnostopoulos<br>

							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_11"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 11</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								3:35 - 5:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 11: Smart Cyber-Physical systems</b><br>
								Chair: Prabha Sundaravadivel<br>
								&nbsp;<br>
								<b>TinyML for ECG Biometrics on Resource Constrained Devices</b><br>
								Yogeswar Reddy Thota and Tooraj Nikoubin<br>
								&nbsp;<br>
								<b>WAFER: Wearable, Ambient-Aware Adversarial Fall Event Detection System using a RISC-V SoC Architecture</b><br>
								Tamonash Bhattacharyya, Akanksha Lohia, Prasun Ghosal, and Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Design Approaches and Process Considerations for a Reliable Process Aware M3D-IC</b><br>
								Madhava Sarma Vemuri and Umamaheswara Rao Tida<br>
								&nbsp;<br>
								<b>Pasteables: A Flexible, Stick-and-Peel Smart Sensing Platform for Edge Applications</b><br>
								Reiner Dizon-Paradis, Aritra Dasgupta, Rohan Reddy Kalavakonda and Swarup Bhunia<br>
								&nbsp;<br>
								<b>Quantum Machine Learning for Anomaly Detection in Consumer Electronics</b><br>
								Sounak Bhowmik and Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Integration of Memristive Encoders for On-Device Automation of Low-Power Wearable Energy Management Systems</b><br>
								Shekhar Suman Borah, Prabha Sundaravadivel, Mustafa Hannoun, and Premananda Indic<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Special_Sessions_12"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Special Session 12</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								3:35 - 5:35<br>
							</td>
							<td class="tableSession">
								<b>Special Session 12: Frontiers of Computing Architecture and System Design with Beyond Moore Devices</b><br>
								Chair: Dilip Vasudevan<br>
								&nbsp;<br>
								<b>Multi-GHz Zeptojoule Computing Using Emerging Adiabatic Superconductor Circuits</b><br>
								Christopher Ayala, Yu Hoshika, Yuto Omori, and Nobuyuki Yoshikawa<br>
								&nbsp;<br>
								<b>Scalable Superconductor Ising Machine for Combinatorial Optimization Problems</b><br>
								Beyza Zeynep Ucpinar, Sasan Razmkhah, Mehdi Kamal, and Massoud Pedram<br>
								&nbsp;<br>
								<b>EMspice 2.0: Multiphysics Electromigration Analysis Tool for Beyond Moore ICs</b><br>
								Subed Lamichhane, Mohammadamir Kavousi, and Sheldon X.-D. Tan<br>
								&nbsp;<br>
								<b>Skyrmion Based Multi-Valued CPU Design</b><br>
								Kiriaki Frangias, Hee-Sung Han, Mi-Young Im, and Dilip Vasudevan<br>
								&nbsp;<br>
								<b>Harnessing Approximate Computing for Machine Learning</b><br>
								Salar Shakibhamedan, Amin Aminifar, Luke Vassallo, and Nima Taherinejad<br>
								&nbsp;<br>
								<b>From Device to Application - Integrating RRAM Accelerator Blocks into Large AI Systems</b><br>
								Markus Fritscher, Christian Wenger, and Milos Krstic<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
		</table><br>
		
		<!--------- Quantum Workshop ------------->
		<h2 class="text-center">Quantum Workshop (QC-CSAA)</h2>
		<table class="tableSessions" id="Special_Sessions_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Quantum_Workshop_1" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Quantum Workshop 1</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								10:00 - 11:40<br>
							</td>
							<td class="tableSession">
								<b>Quantum Workshop 1</b><br>
								Chair: Travis Humble<br>
								&nbsp;<br>
								<b>Quantum-Accelerated Transient Stability Assessment for Power Systems</b><br>
								Jianing Chen and Yan Li<br>
								&nbsp;<br>
								<b>Residue Number System (RNS) based Distributed Quantum Addition</b><br>
								Bhaskar Gaur, Travis Humble and Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Design Automation Challenges and Benefits of Dynamic Quantum Circuit in Present NISQ Era and Beyond</b><br>
								Abhoy Kole, Kamalika Datta and Rolf Drechsler<br>
								&nbsp;<br>
								<b>Can ML-based Reliability Models Span Quantum Hardware Boundaries?</b><br>
								Georgios Ioannou, Gopika Kizhuvettil, Mohammad Walid Charrwi and Samah Saeed<br>
								&nbsp;<br>
								<b>Visual Analytics of Performance of Quantum Computing Systems and Circuit Optimization</b><br>
								Junghoon Chae, Chad Steed and Travis Humble<br>
								<span style=color:red>Best Paper Candidate (Quantum Workshop)</span><br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Quantum_Workshop_2"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Quantum Workshop 2</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								1:25 - 2:45<br>
							</td>
							<td class="tableSession">
								<b>Quantum Workshop 2</b><br>
								Chair: Edgard Muñoz-Coreas<br>
								&nbsp;<br>
								<b>Anomaly Detection for Real-World Cyber-Physical Security using Quantum Hybrid Support Vector Machines</b><br>
								Tyler Cultice, Md. Saif Hassan Onim, Annarita Giani and Himanshu Thapliyal<br>
								<span style=color:red>Best Paper Candidate (Quantum Workshop)</span><br>
								&nbsp;<br>
								<b>Two Exact Quantum Signal Processing Results</b><br>
								Bjorn Berntson and Christoph Sünderhauf<br>
								<span style=color:red>Best Paper Candidate (Quantum Workshop)</span><br>
								&nbsp;<br>
								<b>Efficacious Qubit Mappings for Quantum Simulations of the <sup>12</sup>C Rotational Band</b><br>
								Darin C Mumma, Zhonghao Sun, Alexis Mercenne, Kristina Launey, Soorya Rethinasamy and James Sauls<br>
								&nbsp;<br>
								<b>A Novel Quantum Generalized Neighbor Interpolation Design For Image Transformations</b><br>
								Israel Koiku and Edgard Muñoz-Coreas<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Quantum_Workshop_3"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Quantum Workshop 3</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								2:55 - 4:15<br>
							</td>
							<td class="tableSession">
								<b>Quantum Workshop 3</b><br>
								Chair: Yan Li<br>
								&nbsp;<br>
								<b>Transfer Learning Based Hybrid Quantum Neural Network Model for Surface Anomaly Detection</b><br>
								Sounak Bhowmik and Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Mathematical model for SWAP gate minimization on NISQ hardware</b><br>
								Samuel Bringman, Anthony Wilkie, Rebekah Herrman and James Ostrowski<br>
								&nbsp;<br>
								<b>Trojan Taxonomy in Quantum Computing</b><br>
								Subrata Das and Swaroop Ghosh<br>
								&nbsp;<br>
								<b>Qubit and T-count Optimized Quantum Circuit Design for Fixed Precision Square Root</b><br>
								Afrin Sultana and Edgard Muñoz-Coreas<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Quantum_Workshop_4"  style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Quantum Workshop 4</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								4:45 - 5:15<br>
							</td>
							<td class="tableSession">
								<b>Quantum Workshop 4</b><br>
								Chair: Himanshu Thapliyal<br>
								&nbsp;<br>
								<b>Talk on QUALTRAN</b><br>
								Tanuj Khattar<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>
		</table><br>
		
		<!--------- Panel Sessions ------------->
		<h2 class="text-center">Panel Sessions</h2>
		<table class="tableSessions" id="Panel_Sessions_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Panel_Sessions_1" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Panel Session 1</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Monday<br>
								July 1<br>
								&nbsp;<br>
								2:35 - 3:35<br>
							</td>
							<td class="tableSession">
								<b>Panel Session 1</b><br>
								&nbsp;<br>
								<b>Microelectronics Opportunities and Emerging Trends in This Era of CHIPS Act</b><br>
								&nbsp;<br>
								<p>Moderator:  Garrett Rose<br>
								Panelists:<br>
									Robinson Pino, Qing Wu, Hai (Helen) Li, Vijaykrishnan Narayanan, and Brandon Wang<br>
								</p>
							</td>
						</tr>
					</table>
				</td>
			</tr>
			<tr>
				<td id="Panel_Sessions_2" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Panel Session 2</h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Wednesday<br>
								July 3<br>
								&nbsp;<br>
								10:00 - 11:15<br>
							</td>
							<td class="tableSession">
								<b>Panel Session 2</b><br>
								&nbsp;<br>
								<b>Opportunities and Challenges in Cyber-Physical System Security (Tentative)</b><br>
								&nbsp;<br>
								<p>Moderator:  Hector Santos<br>
								Panelists:<br>
									 Juan Lopez, Rolando Vega, Jared M. Smith, Qiaoyan Yu , Kenneth Hopkinson, and Swarup Bhunia<br>
								</p>
									
							</td>
						</tr>
					</table>
				</td>
			</tr>
		</table><br>
		<!--------- Invited Talks ------------->
		<h2 class="text-center">Invited Talks</h2>
		<table class="tableSessions" id="Invited_Talks" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
			<tr>
				<td id="Invited_Talks" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
					<hr>
					<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto"></h4>
					<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
						<tr>
							<td class="tableSessionTime">
								Tuesday<br>
								July 2<br>
								&nbsp;<br>
								1:25 - 2:45<br>
							</td>
							<td class="tableSession">
								<b>Invited Talks:</b><br>
								Chair: Tosiron Adegbija<br>
								&nbsp;<br>
								<b>Secure Energy-Efficient Implementation of CNN on FPGAs for Accuracy Dependent Real Time Task Processing</b><br>
								Krishnendu Guha and Amlan Chakrabarti<br>
								&nbsp;<br>
								<b>STCO: Driving the More than Moore Era</b><br>
								Dwaipayan Biswas, James Myers, Julien Ryckaert and Srikanth B. Samavedam<br>
								&nbsp;<br>
								<b>Advanced Techniques in Scientific Discovery with Quantum Computers</b><br>
								Travis Humble<br>
							</td>
						</tr>
					</table>
				</td>
			</tr>			
		</table><br>
		
		<!--------- Poster Sessions ------------->
		<h2 class="text-center">Poster Sessions</h2>
		<table id="Poster_Sessions_" style="width:90%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif">
						<tr>
							<td id="Poster_Sessions_1" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
								<hr>
								<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Poster Session 1</h4>
								<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
									<tr>
										<td class="tableSessionTime">
											Monday<br>
											July 1<br>
											&nbsp;<br>
											4:15 - 5:15
										</td>
										<td class="tableSession">
											Poster Session 1<br>
											Chair: Tosiron Adegbija<br>
											<!-- Chair: <br> -->
											&nbsp;<br>
											<u><b>VLSI for Applied and Future Computing:</b><br></u>
											ICE TEA: Insertion of Custom Early Exits for Time-, Energy- Anomaly-Aware Neural Networks<br>
											Matthias Stammler, Julian Höfer, Patrick Schmidt, Tanja Harbaum and Juergen Becker<br>
											
											&nbsp;<br>
											Evaluating Unary GEMM for Low-Precision AI: Toward Scalable Energy-Efficient DL Accelerators<br>
											Prabhu Vellaisamy, Harideep Nair, Di Wu, Shawn Blanton and John Paul Shen<br>
											
											&nbsp;<br>
											Hardware-Application Co-Design to Evaluate the Performance of an STDP-based Reservoir Computer<br>
											Hritom Das, Karan P. Patel, Shelah O. Ameli, Nishith N. Chakraborty, Catherine D. Schuman and Garrett S. Rose<br>
											
											&nbsp;<br>
											Maximizing Efficiency of SNN-based Reservoir Computing via NoC-Assisted Dimensionality Reduction<br>
											Manu Rathore and Garrett S. Rose<br>
											
											&nbsp;<br>
											Meta-heuristic Optimization of CNNs with Approximate Error Distributed Multipliers<br>
											Saket Gurjar, Aamod B K, Varad Bharadiya, Bindu G Gowda and Madhav Rao<br>
											
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Computer-Aided Design and Verification:</b><br></u>
											ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation<br>
											Bhabesh Mali, Karthik Maddala, Sweeya Reddy, Vatsal Gupta, Chandan Karfa and Ramesh Karri<br>
											
											&nbsp;<br>
											Event-Based Power Analysis Integrated with Timing Characterization and Logic Simulation<br>
											Katayoon Basharkhah and Zainalabedin Navabi<br>
											
											&nbsp;<br>
											PACE: MLP-based Fast and Accurate Per-Cycle Chip Power Modelling<br>
											Cem Benar, George Phan, Sylvia Chan, Zongfang Lin, Yat Fai Lam and Robert Chu<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Circuits, Reliability, and Fault-Tolerance:</b><br></u>
											Soft Error Assessment of UAV Control Algorithms Running in Resource-constrained Microprocessors<br>
											Alex Hanneman, Jonas Gava, Paulo Vancin, Aqsa Kk Kaim-Khani, Sam Amiri, Rafael Garibotti, Fernando Moraes, Ney Calazans, Ricardo Reis and Luciano Ost<br>
											
											&nbsp;<br>
											A 1.7 GHz Tuning Range LC-VCO with Varactor Array and Switched Cross Coupled Core<br>
											Raphael Ronald Noal Souza, Agord de Matos Pinto Jr., Roberto Lacerda de Orio, Leandro Tiago Manêra and Eduardo Rodrigues de Lima<br>
											
											&nbsp;<br>
											Design and Analysis of an Electronically Tunable VDTA-Based Quadrature Oscillator<br>
											Shekhar Suman Borah, Mourina Ghosh, Bal Chand Nagar and Prabha Sundaravadivel<br>
											
											&nbsp;<br>
											A 3-segment Interpolating String DAC with Low-Cost Built-In-Self-Test Capabilities<br>
											Isaac Bruce, Emmanuel Nti Darko, Ekaniyere Oko-Odion, Kushagra Bhatheja and Degang Chen<br>
											
											&nbsp;<br>
											Unveiling Proactive Recovery's Preventative Impact on NAND Flash Wearout<br>
											Muhammed Ceylan Morgul, Xinfei Guo and Mircea Stan<br>
											
											&nbsp;<br>
											Parametric Fault diagnosis of Analog Circuits using Adaptive Boosting<br>
											Supriyo Srimani, Kasturi Ghosh and Hafizur Rahaman<br>
											
											&nbsp;<br>
											Structural Testing in MEDA Based Biochips : A New Technique using Diagonal Route<br>
											Pranab Roy, Sarit Chakraborty, Tanmoy Biswas, Habibur Rahaman and Hafizur Rahaman<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Emerging and Post-CMOS Technologies and Special Sessions:</b><br></u>
											Compact 6T-SRAM using bottom-gate transistor in FD-SOI process for Monolithic-3D Integration<br>
											Madhava Sarma Vemuri, Tanvir Ahmed and Umamaheswara Rao Tida<br>
											
											&nbsp;<br>
											Quantum Anomalous Hall Effect Ternary Content Addressable Memory<br>
											Madison Ashbach, Md Mazharul Islam, Shamiul Alam, Ahmedullah Aziz and Sumitha George<br>
											
											&nbsp;<br>
											Compact Multiplexer Design with Multi-threshold Ferroelectric FETs<br>
											Sanwar Ahmed Ovy, Md Ashraful Islam Romel, Yi Xiao, Yixin Xu, Kai Ni and Sumitha George<br>
											
											&nbsp;<br>
											An Inkjet-Printed Flexible Memristor Device for Echo State Networks<br>
											Tasnim Zaman Adry, Shahrin Akter, Sazia Eliza, Steven D. Gardner and Mohammad Rafiqul Haider<br>
											
											&nbsp;<br>
											Reliability Analysis of Phase Change Memory-Based Neuromorphic Circuits<br>
											Twisha Titirsha, Md Maruf Hossain Shuvo and Syed Kamrul Islam<br>
											
										</td>
									</tr>
								</table>
							</td>
						</tr>
						<tr>
							<td id="Poster_Sessions_2" style="text-align:center;width:100%;margin-left:auto;margin-right:auto">
								<hr>
								<h4 style="color:black;width:100%;text-align:center;margin-left:auto;margin-right:auto">Poster Session 2</h4>
								<table style="width:100%;text-align:center;margin-left:auto;margin-right:auto;font-family:Sans-Serif;border-collapse:collapse;">
									<tr>
										<td class="tableSessionTime">
											Tuesday<br>
											July 2<br>
											&nbsp;<br>
											5:15 - 6:15
										</td>
										<td class="tableSession">
											Poster Session 2<br>
											Chairs: Garrett Rose and Tosiron Adegbija<br>
											&nbsp;<br>
											<u><b>Digital Circuits and FPGA-based Designs:</b><br></u>
											MOHSKM: Meta-Heuristic Optimization Driven Hardware-Efficient Heterogeneous-Split Karatsuba Multipliers for Large-Bit Operations<br>
											Saketh Gajawada, Dantu Nandini Devi and Madhav Rao<br>
											
											&nbsp;<br>
											Hybrid Stochastic Computing of Linear Time O(N) and Its In-Memory Computing for High Performances<br>
											Yuhao Chen, Hongge Li, Yinjie Song and Xinyu Zhu<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>System Design and Security:</b><br></u>
											QA-NoCs: Quantitative Analysis for Trojan Detection in Network-on-Chips<br>
											Padmaja Bhamidipati and Ranga Vemuri<br>
											
											&nbsp;<br>
											Microplumber: Finding Hidden Sources of Power-based SCL in Microcontrollers<br>
											Arna Roy and Patrick Schaumont<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Late Breaking Research:</b><br></u>
											An Experimental Study of Dynamic Task Graph Parallelism for Large-Scale Circuit Analysis Workloads<br>
											Cheng-Hsiang Chiu and Tsung-Wei Huang<br>
											
											&nbsp;<br>
											Incremental Critical Path Generation for Dynamic Graphs<br>
											Che Chang, Cheng-Hsiang Chiu, Boyang Zhang and Tsung-Wei Huang<br>
											
											&nbsp;<br>
											Software Defined Network based Deep Learning Model for the Security of Smart Medical Devices<br>
											Zabeeh Ullah and Qazi Mazhar Ul Haq<br>
											
											&nbsp;<br>
											Natural Language Processing Meets Hardware Trojan Detection: Automating Security of FPGAs<br>
											Vaishnavi More, Aaditya Chaudhari, Barnaboss Puli, Vasavi Vuppala, Jaya Dofe and Wafi Danesh<br>
											
											&nbsp;<br>
											Investigate the Effects of Laser Attack on Intelligence of the AV Perception<br>
											Abhijeet Solanki, Syed Rafay Hasan and Terry N Guo<br>
											
											&nbsp;<br>
											A Variation-Aware and Energy-Efficient Spintronic True Random Number Generator<br>
											Saeed Mehri, Arefe Amirany, Milad Tanavardi Nasab, Kian Jafari and Mohammad Hossein Moaiyeri<br>
											
											&nbsp;<br>
											Navigating the Challenges of Statistical Fault Injection in SRAM-FPGA<br>
											Trishna Rajkumar and Johnny Öberg<br>
											
											&nbsp;<br>
											BatchSim: Parallel RTL Simulation using Inter-cycle Batching and Task Graph Parallelism<br>
											Jie Tong, Liangliang Chang, Tsung-Wei Huang and Umit Yusuf Ogras<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Student Research Forum:</b><br></u>
											Low-Precision Vectorized Arithmetic Unit Designs for Deep Learning<br>
											Jing Zhang and Libo Huang<br>
											
											&nbsp;<br>
											FPGAs for Intruder Detection Systems in Aerial Robots<br>
											Maliha Kabir, Roberto Gomez, Troy Pulaski, Parker Wilmoth and Prabha Sundaravadivel<br>
											
											&nbsp;<br>
											Embedding Environmental Intelligence in Low-cost Drones<br>
											Roberto Gomez Gonzalez, Miguel Gomez Gonzalez, Luis Trevino and Prabha Sundaravadivel<br>
											
											&nbsp;<br>
											&nbsp;<br>
											&nbsp;<br>
											<u><b>Special Sessions:</b><br></u>
											Advancing PUF Security: Machine Learning-Assisted Modeling Attacks<br>
											Niraj Prasad Bhatta and Fathi Amsaad<br>
											
											&nbsp;<br>
											Automated Generation of Dual Rail Adiabatic Gates from Binary Decision Diagrams<br>
											Joseph Clark, Elijah Raffel and Himanshu Thapliyal<br>
											
											&nbsp;<br>
											Enhancing Supply Chain Security: Machine Learning for Manufacturer Identification of SRAM PUFs<br>
											Harshdeep Singh and Fathi Amsaad<br>
											
											&nbsp;<br>
											Physically Unclonable and Reconfigurable Circuits for IP Protection: Opportunities and Challenges<br>
											Mrittika Chowdhury, Mahmudul Hasan, Tamzidul Hoque and Md Sakib Hasan<br>
											
											&nbsp;<br>
											Federated Learning: A Paradigm Shift in Cybersecurity for Smart Grids<br>
											Owen O'Conner and Tarek Elfouly<br>
											
											&nbsp;<br>
											Advancing IoT Security Through Run-time Monitoring &#38; Post-Execution Verification<br>
											Mahsa Dehghani, Mehdi Elahi, Mahdi Fazeli and Ahmad Patooghy<br>
										</td>
									</tr>
								</table>
							</td>
						</tr>
					</table><br>
	</div>
	</div>			
      <!-- What we do Section -->
  <div id="section_header">
    <div id="main-services">
      <div class="container">
        <div class="row">
          <div class="col-lg-6 centered">
            <h3>Organization</h3>
            <center>
              <table>
                <tbody>
                  <tr>
                    <td><b>General Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Himanshu Thapliyal, Univ. of Tennessee, USA<br>
                      Juergen Becker,  KIT, Germany<br><br></td>
                  </tr>
                  <tr>
                    <td><b>TPC Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Garrett Rose, Univ. of Tennessee, USA<br>
                      Tosiron Adegbija, Univ. of Arizona, USA<br>
					  Selcuk Kose, Univ. of Rochester, USA<br><br>
					</td>
                  </tr>
                  <tr>
                    <td><b>Special Session Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Ronald F. DeMara, Univ. Central Florida, USA<br>
                      Saraju Mohanty, Univ. North Texas, USA<br>
					  Fan Chen, Indiana University, USA<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Publication Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Rajdeep Nath, VTT, Finland<br>
					Carolina Metzler, Cadence, Brazil<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Finance Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Saurabh Kotiyal, Intel, USA<br>
					Apeksha Bhatt, Univ. of Kentucky, USA<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b> Publicity Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Ricardo Reis, UFRGS, Brazil<br>
					Norbert Herencsar, Brno U. Tech, Czech<br>
					Weikang Qian, Shanghai J. Tong Univ., China<br>
					Amlan Chakrabarti, Calcutta University, India<br>
					Shigeru Yamashita, Ritsumeikan Univ., Japan<br>
					Catherine Schumann, Univ. of Tennessee, USA<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Industry Liaison Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Paul Montgomery, Univ. of Tennessee, USA<br>
					Hector Santos, Univ. of Tennessee, USA<br>
					Juan Lopez Jr., DHS S&T, OSE, USA<br><br>
                    </td>
                  </tr>
                  <tr>
                    <td><b>Poster/Student Forum Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Tauhidur Rahman, Florida Int. Univ, USA<br>
					Ahmed Aziz, Univ. of Tennessee, USA<br>
					Laavanya Rachakonda, Univ. N. Carolina, USA<br><br>
                    </td>
                  </tr>
				  <tr>
                    <td><b>Registration and Web Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Prasanth Yanambaka, Texas W. Univ., USA<br>
					Tyler Cultice, Univ. of Tennessee, USA<br><br>
                    </td>
                  </tr>
				  <tr>
                    <td><b>Presentations/Video Chairs:</b> </td>
                  </tr>
                  <tr>
                    <td>Amit Degada, Marvell Technology, USA<br>
					Joseph Clark, Univ. of Tennessee, USA<br><br>
					</td>
                  </tr>
				  <tr>
                    <td><b>Steering Committee:</b> </td>
					</tr>
					<tr>
					<td>Juergen Becker (chair)<br>
					  Saraju Mohanty (vice-chair)<br>
					  Hai (Helen)Li<br>
					  Lionel Torres<br>
					  Michael Hübner<br>
					  Nikolaos Voros<br>
					  Ricardo Reis<br>
					  Sandip Kundu<br>
					  Sanjukta Bhanja<br>
					  Susmita Sur-Kolay<br>
					  Theocharis Theocharides<br>
					  Vijay Narayanan<br><br>
					</td>
				  </tr>
                </tbody>
              </table>
            </center>
          </div>
          <div class="col-lg-6 centered"> </i>
            <h3>Contact Us</h3>
            <h4>Himanshu Thapliyal - <a style="color:blue" href="to:hthapliyal@utk.edu">hthapliyal@utk.edu</a>
			<br>Juergen Becker - <a style="color:blue" href="to:becker@kit.edu">becker@kit.edu</a> </h4>
			<br>
			<img src="images/footer_images/knoxville_isvlsi_logo.png">
          </div>
        </div>
      </div>
      <!-- Footer -->
      <div id="footerwrap">
        <div class="container">
          <div class="row">
            <div class="col-md-12">
              <span class="copyright">Copyright &copy; 2024 ISVLSI.</span>
            </div>
          </div>
        </div>
      </div>
  <!-- Bootstrap core JavaScript -->
  <script type="text/javascript" src="js/bootstrap.min.js"></script>
</body>


<!-- Mirrored from www.ufrgs.br/isvlsi2023/program.php by HTTrack Website Copier/3.x [XR&CO'2014], Wed, 15 Nov 2023 20:14:00 GMT -->

<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2024_Website/program.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:37:43 GMT -->
</html>