Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 15:19:51 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file async_245_fifo_control_sets_placed.rpt
| Design       : async_245_fifo
| Device       : xc7a15t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   175 |
| Unused register locations in slices containing registers |   675 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             336 |          231 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             917 |          447 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------+---------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal              |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------+---------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | USB_Handle/o_rd_i_1_n_0                 | SYS_RST/data_reg[7] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/rSCL_i_1__20_n_0          | SYS_RST/data_reg[7] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/rSCL_i_1__5_n_0           | SYS_RST/isQ_reg_0   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/rSCL_i_1__15_n_0          | SYS_RST/isQ_reg_3   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/rSCL_i_1__13_n_0          | SYS_RST/isQ_reg_2   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/rSCL_i_1__4_n_0           | SYS_RST/isQ_reg     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/rSCL_i_1__10_n_0          | SYS_RST/isQ_reg_1   |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/o_led_i_1_n_0                | SYS_RST/data_reg[7] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/rSCL_i_1__18_n_0          | SYS_RST/isQ_reg_4   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/rSCL_i_1__17_n_0          | SYS_RST/isQ_reg_4   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/rSCL_i_1__3_n_0           | SYS_RST/isQ_reg     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/rSCL_i_1_n_0              | SYS_RST/sys_rst     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/rSCL_i_1__19_n_0          | SYS_RST/isQ_reg_4   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/rSCL_i_1__14_n_0          | SYS_RST/isQ_reg_3   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/rSCL_i_1__11_n_0          | SYS_RST/isQ_reg_2   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/rSCL_i_1__9_n_0           | SYS_RST/isQ_reg_1   |                1 |              1 |
|  i_clk_IBUF_BUFG | USB_Handle/o_wr_i_1_n_0                 | SYS_RST/data_reg[7] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/rSCL_i_1__8_n_0           | SYS_RST/isQ_reg_1   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/rSCL_i_1__0_n_0           | SYS_RST/sys_rst     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/rSCL_i_1__21_n_0          | SYS_RST/data_reg[7] |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/rSCL_i_1__7_n_0           | SYS_RST/isQ_reg_0   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/rSCL_i_1__2_n_0           | SYS_RST/isQ_reg     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/rSCL_i_1__12_n_0          | SYS_RST/isQ_reg_2   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/rSCL_i_1__6_n_0           | SYS_RST/isQ_reg_0   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/rSCL_i_1__16_n_0          | SYS_RST/isQ_reg_3   |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/rSCL_i_1__1_n_0           | SYS_RST/sys_rst     |                1 |              1 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/i_reg[0]_0[0]             | SYS_RST/sys_rst     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/j_reg[0][0]               | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/i[4]_i_1__6_n_0           | SYS_RST/isQ_reg_0   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/E[0]                      | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/j_reg[0][0]               | SYS_RST/isQ_reg_0   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/i[4]_i_1__7_n_0           | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/E[0]                      | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/j_reg[0][0]               | SYS_RST/isQ_reg_0   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/i[4]_i_1_n_0              | SYS_RST/sys_rst     |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/i[4]_i_1__8_n_0           | SYS_RST/isQ_reg_1   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/E[0]                      | SYS_RST/sys_rst     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/i_reg[0]_0[0]             | SYS_RST/sys_rst     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/j_reg[0][0]               | SYS_RST/sys_rst     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/E[0]                      | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/i[4]_i_1__0_n_0           | SYS_RST/sys_rst     |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/E[0]                      | SYS_RST/sys_rst     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_2   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/j_reg[0][0]               | SYS_RST/sys_rst     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/j_reg[0][0]               | SYS_RST/isQ_reg_1   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/i[4]_i_1__1_n_0           | SYS_RST/sys_rst     |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/i[4]_i_1__9_n_0           | SYS_RST/isQ_reg_1   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/E[0]                      | SYS_RST/sys_rst     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/i_reg[0]_0[0]             | SYS_RST/sys_rst     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/j_reg[0][0]               | SYS_RST/sys_rst     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/E[0]                      | SYS_RST/isQ_reg_1   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/i[4]_i_1__10_n_0          | SYS_RST/isQ_reg_1   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/E[0]                      | SYS_RST/isQ_reg_1   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/j_reg[0][0]               | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/j_reg[0][0]               | SYS_RST/isQ_reg_1   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/i[4]_i_1__11_n_0          | SYS_RST/isQ_reg_2   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/E[0]                      | SYS_RST/isQ_reg_2   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/j_reg[0][0]               | SYS_RST/isQ_reg_2   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/i[4]_i_1__12_n_0          | SYS_RST/isQ_reg_2   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/E[0]                      | SYS_RST/isQ_reg_2   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_2   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/j_reg[0][0]               | SYS_RST/isQ_reg_2   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/i[4]_i_1__13_n_0          | SYS_RST/isQ_reg_2   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/E[0]                      | SYS_RST/isQ_reg_2   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_2   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/j_reg[0][0]               | SYS_RST/isQ_reg_2   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/i[4]_i_1__14_n_0          | SYS_RST/isQ_reg_3   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/E[0]                      | SYS_RST/isQ_reg_3   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_3   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/j_reg[0][0]               | SYS_RST/isQ_reg_3   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/i[4]_i_1__15_n_0          | SYS_RST/isQ_reg_3   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/E[0]                      | SYS_RST/isQ_reg_3   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_3   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/j_reg[0][0]               | SYS_RST/isQ_reg_3   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/i[4]_i_1__16_n_0          | SYS_RST/isQ_reg_3   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/E[0]                      | SYS_RST/isQ_reg_3   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_3   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/j_reg[0][0]               | SYS_RST/isQ_reg_3   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/i[4]_i_1__17_n_0          | SYS_RST/isQ_reg_4   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/E[0]                      | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/j_reg[0][0]               | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/i[4]_i_1__18_n_0          | SYS_RST/isQ_reg_4   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/E[0]                      | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/j_reg[0][0]               | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/i[4]_i_1__19_n_0          | SYS_RST/isQ_reg_4   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/E[0]                      | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_4   |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/j_reg[0][0]               | SYS_RST/isQ_reg_4   |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/i[4]_i_1__2_n_0           | SYS_RST/isQ_reg     |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/E[0]                      | SYS_RST/isQ_reg     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/j_reg[0][0]               | SYS_RST/isQ_reg     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/i[4]_i_1__20_n_0          | SYS_RST/data_reg[7] |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/E[0]                      | SYS_RST/data_reg[7] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/i_reg[0]_0[0]             | SYS_RST/data_reg[7] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/j_reg[0][0]               | SYS_RST/data_reg[7] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/i[4]_i_1__21_n_0          | SYS_RST/data_reg[7] |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/E[0]                      | SYS_RST/data_reg[7] |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/j_reg[0][0]               | SYS_RST/data_reg[7] |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/i_reg[0]_0[0]             | SYS_RST/data_reg[7] |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/i[4]_i_1__3_n_0           | SYS_RST/isQ_reg     |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/E[0]                      | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/j_reg[0][0]               | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i[4]_i_1__4_n_0           | SYS_RST/isQ_reg     |                3 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/E[0]                      | SYS_RST/isQ_reg     |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/j_reg[0][0]               | SYS_RST/isQ_reg     |                2 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/i[4]_i_1__5_n_0           | SYS_RST/isQ_reg_0   |                5 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/E[0]                      | SYS_RST/isQ_reg_0   |                1 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/i_reg[0]_0[0]             | SYS_RST/isQ_reg_0   |                4 |              5 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/D_NOT_OUT1[7]_i_1__10_n_0 | SYS_RST/isQ_reg_1   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/D_NOT_OUT1[7]_i_1__15_n_0 | SYS_RST/isQ_reg_3   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/D_NOT_OUT1[7]_i_1__12_n_0 | SYS_RST/isQ_reg_2   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/D_NOT_OUT1[7]_i_1__7_n_0  | SYS_RST/isQ_reg_0   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/D_NOT_OUT1[7]_i_1__19_n_0 | SYS_RST/isQ_reg_4   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/D_NOT_OUT1[7]_i_1__18_n_0 | SYS_RST/isQ_reg_4   |                4 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/D_NOT_OUT1[7]_i_1__2_n_0  | SYS_RST/isQ_reg     |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/D_NOT_OUT1[7]_i_1_n_0     | SYS_RST/sys_rst     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/D_NOT_OUT1[7]_i_1__16_n_0 | SYS_RST/isQ_reg_3   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/D_NOT_OUT1[7]_i_1__0_n_0  | SYS_RST/sys_rst     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/D_NOT_OUT1[7]_i_1__13_n_0 | SYS_RST/isQ_reg_2   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/D_NOT_OUT1[7]_i_1__1_n_0  | SYS_RST/sys_rst     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/D_NOT_OUT1[7]_i_1__17_n_0 | SYS_RST/isQ_reg_4   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/D_NOT_OUT1[7]_i_1__6_n_0  | SYS_RST/isQ_reg_0   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/D_NOT_OUT1[7]_i_1__21_n_0 | SYS_RST/data_reg[7] |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/D_NOT_OUT1[7]_i_1__11_n_0 | SYS_RST/isQ_reg_2   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/D_NOT_OUT1[7]_i_1__5_n_0  | SYS_RST/isQ_reg_0   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/D_NOT_OUT1[7]_i_1__3_n_0  | SYS_RST/isQ_reg     |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/D_NOT_OUT1[7]_i_1__8_n_0  | SYS_RST/isQ_reg_1   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/D_NOT_OUT1[7]_i_1__20_n_0 | SYS_RST/data_reg[7] |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/D_NOT_OUT1[7]_i_1__14_n_0 | SYS_RST/isQ_reg_3   |                3 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/D_NOT_OUT1[7]_i_1__9_n_0  | SYS_RST/isQ_reg_1   |                2 |              7 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/D_NOT_OUT1[7]_i_1__4_n_0  | SYS_RST/isQ_reg     |                2 |              7 |
|  i_clk_IBUF_BUFG | USB_Handle/data                         | SYS_RST/data_reg[7] |                3 |              8 |
|  i_clk_IBUF_BUFG |                                         | i_rst_IBUF          |                6 |              9 |
|  i_clk_IBUF_BUFG | IIC_NUM_03/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg     |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_06/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_0   |                8 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_22/U1/C1_reg[9]_0[0]            | SYS_RST/data_reg[7] |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_20/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_4   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_13/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_2   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_07/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_0   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_16/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_3   |                7 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_08/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_0   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_15/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_3   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_00/U1/C1_reg[9]_0[0]            | SYS_RST/sys_rst     |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_01/U1/C1_reg[9]_0[0]            | SYS_RST/sys_rst     |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_02/U1/C1_reg[9]_0[0]            | SYS_RST/sys_rst     |                4 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_11/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_1   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_09/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_1   |                7 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_14/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_2   |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_04/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg     |                8 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_05/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg     |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_17/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_3   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_12/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_2   |                6 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_10/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_1   |                7 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_21/U1/C1_reg[9]_0[0]            | SYS_RST/data_reg[7] |                7 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_18/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_4   |                5 |             10 |
|  i_clk_IBUF_BUFG | IIC_NUM_19/U1/C1_reg[9]_0[0]            | SYS_RST/isQ_reg_4   |                8 |             10 |
|  i_clk_IBUF_BUFG | USB_Handle/j_0                          | SYS_RST/data_reg[7] |               12 |             32 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/data_reg[7] |               22 |             33 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg     |               28 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg_3   |               30 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg_2   |               29 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg_1   |               29 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/sys_rst     |               28 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg_0   |               29 |             42 |
|  i_clk_IBUF_BUFG |                                         | SYS_RST/isQ_reg_4   |               30 |             42 |
+------------------+-----------------------------------------+---------------------+------------------+----------------+


