
SmartHomeSlave_projectAvr.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005c96  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000016a  00800060  00005c96  00005d2a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000014  008001ca  008001ca  00005e94  2**0
                  ALLOC
  3 .stab         00003e88  00000000  00000000  00005e94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001a35  00000000  00000000  00009d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000b751  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  0000b8f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002ce6  00000000  00000000  0000bae1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001354  00000000  00000000  0000e7c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001308  00000000  00000000  0000fb1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00010e24  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000340  00000000  00000000  00010fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021ec  00000000  00000000  00011324  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00013510  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 25 1c 	jmp	0x384a	; 0x384a <__vector_1>
       8:	0c 94 58 1c 	jmp	0x38b0	; 0x38b0 <__vector_2>
       c:	0c 94 8b 1c 	jmp	0x3916	; 0x3916 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 2b 19 	jmp	0x3256	; 0x3256 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 13 18 	jmp	0x3026	; 0x3026 <__vector_10>
      2c:	0c 94 ce 17 	jmp	0x2f9c	; 0x2f9c <__vector_11>
      30:	0c 94 1e 1a 	jmp	0x343c	; 0x343c <__vector_12>
      34:	0c 94 03 14 	jmp	0x2806	; 0x2806 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e9       	ldi	r30, 0x96	; 150
      68:	fc e5       	ldi	r31, 0x5C	; 92
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 3c       	cpi	r26, 0xCA	; 202
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa ec       	ldi	r26, 0xCA	; 202
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3d       	cpi	r26, 0xDE	; 222
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 46 2b 	call	0x568c	; 0x568c <main>
      8a:	0c 94 49 2e 	jmp	0x5c92	; 0x5c92 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 ad 10 	call	0x215a	; 0x215a <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__subsf3>
     1bc:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__udivdi3>:
     1e8:	ae e5       	ldi	r26, 0x5E	; 94
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 12 2e 	jmp	0x5c24	; 0x5c24 <__prologue_saves__>
     1f4:	a8 e0       	ldi	r26, 0x08	; 8
     1f6:	4e 01       	movw	r8, r28
     1f8:	08 94       	sec
     1fa:	81 1c       	adc	r8, r1
     1fc:	91 1c       	adc	r9, r1
     1fe:	f4 01       	movw	r30, r8
     200:	6a 2e       	mov	r6, r26
     202:	11 92       	st	Z+, r1
     204:	6a 94       	dec	r6
     206:	e9 f7       	brne	.-6      	; 0x202 <__udivdi3+0x1a>
     208:	29 83       	std	Y+1, r18	; 0x01
     20a:	3a 83       	std	Y+2, r19	; 0x02
     20c:	4b 83       	std	Y+3, r20	; 0x03
     20e:	5c 83       	std	Y+4, r21	; 0x04
     210:	6d 83       	std	Y+5, r22	; 0x05
     212:	7e 83       	std	Y+6, r23	; 0x06
     214:	8f 83       	std	Y+7, r24	; 0x07
     216:	98 87       	std	Y+8, r25	; 0x08
     218:	ce 01       	movw	r24, r28
     21a:	09 96       	adiw	r24, 0x09	; 9
     21c:	fc 01       	movw	r30, r24
     21e:	11 92       	st	Z+, r1
     220:	aa 95       	dec	r26
     222:	e9 f7       	brne	.-6      	; 0x21e <__udivdi3+0x36>
     224:	a9 86       	std	Y+9, r10	; 0x09
     226:	ba 86       	std	Y+10, r11	; 0x0a
     228:	cb 86       	std	Y+11, r12	; 0x0b
     22a:	dc 86       	std	Y+12, r13	; 0x0c
     22c:	ed 86       	std	Y+13, r14	; 0x0d
     22e:	fe 86       	std	Y+14, r15	; 0x0e
     230:	0f 87       	std	Y+15, r16	; 0x0f
     232:	18 8b       	std	Y+16, r17	; 0x10
     234:	29 84       	ldd	r2, Y+9	; 0x09
     236:	3a 84       	ldd	r3, Y+10	; 0x0a
     238:	4b 84       	ldd	r4, Y+11	; 0x0b
     23a:	5c 84       	ldd	r5, Y+12	; 0x0c
     23c:	ed 84       	ldd	r14, Y+13	; 0x0d
     23e:	fe 84       	ldd	r15, Y+14	; 0x0e
     240:	0f 85       	ldd	r16, Y+15	; 0x0f
     242:	18 89       	ldd	r17, Y+16	; 0x10
     244:	69 80       	ldd	r6, Y+1	; 0x01
     246:	7a 80       	ldd	r7, Y+2	; 0x02
     248:	8b 80       	ldd	r8, Y+3	; 0x03
     24a:	9c 80       	ldd	r9, Y+4	; 0x04
     24c:	6d a6       	std	Y+45, r6	; 0x2d
     24e:	7e a6       	std	Y+46, r7	; 0x2e
     250:	8f a6       	std	Y+47, r8	; 0x2f
     252:	98 aa       	std	Y+48, r9	; 0x30
     254:	6d 80       	ldd	r6, Y+5	; 0x05
     256:	7e 80       	ldd	r7, Y+6	; 0x06
     258:	8f 80       	ldd	r8, Y+7	; 0x07
     25a:	98 84       	ldd	r9, Y+8	; 0x08
     25c:	e1 14       	cp	r14, r1
     25e:	f1 04       	cpc	r15, r1
     260:	01 05       	cpc	r16, r1
     262:	11 05       	cpc	r17, r1
     264:	09 f0       	breq	.+2      	; 0x268 <__udivdi3+0x80>
     266:	b3 c3       	rjmp	.+1894   	; 0x9ce <__stack+0x16f>
     268:	62 14       	cp	r6, r2
     26a:	73 04       	cpc	r7, r3
     26c:	84 04       	cpc	r8, r4
     26e:	95 04       	cpc	r9, r5
     270:	08 f0       	brcs	.+2      	; 0x274 <__udivdi3+0x8c>
     272:	3d c1       	rjmp	.+634    	; 0x4ee <__udivdi3+0x306>
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	20 16       	cp	r2, r16
     278:	00 e0       	ldi	r16, 0x00	; 0
     27a:	30 06       	cpc	r3, r16
     27c:	01 e0       	ldi	r16, 0x01	; 1
     27e:	40 06       	cpc	r4, r16
     280:	00 e0       	ldi	r16, 0x00	; 0
     282:	50 06       	cpc	r5, r16
     284:	88 f4       	brcc	.+34     	; 0x2a8 <__udivdi3+0xc0>
     286:	1f ef       	ldi	r17, 0xFF	; 255
     288:	21 16       	cp	r2, r17
     28a:	31 04       	cpc	r3, r1
     28c:	41 04       	cpc	r4, r1
     28e:	51 04       	cpc	r5, r1
     290:	39 f0       	breq	.+14     	; 0x2a0 <__udivdi3+0xb8>
     292:	30 f0       	brcs	.+12     	; 0x2a0 <__udivdi3+0xb8>
     294:	48 e0       	ldi	r20, 0x08	; 8
     296:	e4 2e       	mov	r14, r20
     298:	f1 2c       	mov	r15, r1
     29a:	01 2d       	mov	r16, r1
     29c:	11 2d       	mov	r17, r1
     29e:	18 c0       	rjmp	.+48     	; 0x2d0 <__udivdi3+0xe8>
     2a0:	ee 24       	eor	r14, r14
     2a2:	ff 24       	eor	r15, r15
     2a4:	87 01       	movw	r16, r14
     2a6:	14 c0       	rjmp	.+40     	; 0x2d0 <__udivdi3+0xe8>
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	22 16       	cp	r2, r18
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	32 06       	cpc	r3, r18
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	42 06       	cpc	r4, r18
     2b4:	21 e0       	ldi	r18, 0x01	; 1
     2b6:	52 06       	cpc	r5, r18
     2b8:	30 f0       	brcs	.+12     	; 0x2c6 <__udivdi3+0xde>
     2ba:	38 e1       	ldi	r19, 0x18	; 24
     2bc:	e3 2e       	mov	r14, r19
     2be:	f1 2c       	mov	r15, r1
     2c0:	01 2d       	mov	r16, r1
     2c2:	11 2d       	mov	r17, r1
     2c4:	05 c0       	rjmp	.+10     	; 0x2d0 <__udivdi3+0xe8>
     2c6:	20 e1       	ldi	r18, 0x10	; 16
     2c8:	e2 2e       	mov	r14, r18
     2ca:	f1 2c       	mov	r15, r1
     2cc:	01 2d       	mov	r16, r1
     2ce:	11 2d       	mov	r17, r1
     2d0:	d2 01       	movw	r26, r4
     2d2:	c1 01       	movw	r24, r2
     2d4:	0e 2c       	mov	r0, r14
     2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <__udivdi3+0xf8>
     2d8:	b6 95       	lsr	r27
     2da:	a7 95       	ror	r26
     2dc:	97 95       	ror	r25
     2de:	87 95       	ror	r24
     2e0:	0a 94       	dec	r0
     2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <__udivdi3+0xf0>
     2e4:	80 54       	subi	r24, 0x40	; 64
     2e6:	9f 4f       	sbci	r25, 0xFF	; 255
     2e8:	dc 01       	movw	r26, r24
     2ea:	2c 91       	ld	r18, X
     2ec:	80 e2       	ldi	r24, 0x20	; 32
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	a0 e0       	ldi	r26, 0x00	; 0
     2f2:	b0 e0       	ldi	r27, 0x00	; 0
     2f4:	8e 19       	sub	r24, r14
     2f6:	9f 09       	sbc	r25, r15
     2f8:	a0 0b       	sbc	r26, r16
     2fa:	b1 0b       	sbc	r27, r17
     2fc:	7c 01       	movw	r14, r24
     2fe:	8d 01       	movw	r16, r26
     300:	e2 1a       	sub	r14, r18
     302:	f1 08       	sbc	r15, r1
     304:	01 09       	sbc	r16, r1
     306:	11 09       	sbc	r17, r1
     308:	e1 14       	cp	r14, r1
     30a:	f1 04       	cpc	r15, r1
     30c:	01 05       	cpc	r16, r1
     30e:	11 05       	cpc	r17, r1
     310:	a1 f1       	breq	.+104    	; 0x37a <__udivdi3+0x192>
     312:	0e 2c       	mov	r0, r14
     314:	04 c0       	rjmp	.+8      	; 0x31e <__udivdi3+0x136>
     316:	22 0c       	add	r2, r2
     318:	33 1c       	adc	r3, r3
     31a:	44 1c       	adc	r4, r4
     31c:	55 1c       	adc	r5, r5
     31e:	0a 94       	dec	r0
     320:	d2 f7       	brpl	.-12     	; 0x316 <__udivdi3+0x12e>
     322:	a4 01       	movw	r20, r8
     324:	93 01       	movw	r18, r6
     326:	0e 2c       	mov	r0, r14
     328:	04 c0       	rjmp	.+8      	; 0x332 <__udivdi3+0x14a>
     32a:	22 0f       	add	r18, r18
     32c:	33 1f       	adc	r19, r19
     32e:	44 1f       	adc	r20, r20
     330:	55 1f       	adc	r21, r21
     332:	0a 94       	dec	r0
     334:	d2 f7       	brpl	.-12     	; 0x32a <__udivdi3+0x142>
     336:	80 e2       	ldi	r24, 0x20	; 32
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	8e 19       	sub	r24, r14
     33c:	9f 09       	sbc	r25, r15
     33e:	6d a4       	ldd	r6, Y+45	; 0x2d
     340:	7e a4       	ldd	r7, Y+46	; 0x2e
     342:	8f a4       	ldd	r8, Y+47	; 0x2f
     344:	98 a8       	ldd	r9, Y+48	; 0x30
     346:	04 c0       	rjmp	.+8      	; 0x350 <__udivdi3+0x168>
     348:	96 94       	lsr	r9
     34a:	87 94       	ror	r8
     34c:	77 94       	ror	r7
     34e:	67 94       	ror	r6
     350:	8a 95       	dec	r24
     352:	d2 f7       	brpl	.-12     	; 0x348 <__udivdi3+0x160>
     354:	62 2a       	or	r6, r18
     356:	73 2a       	or	r7, r19
     358:	84 2a       	or	r8, r20
     35a:	95 2a       	or	r9, r21
     35c:	ad a4       	ldd	r10, Y+45	; 0x2d
     35e:	be a4       	ldd	r11, Y+46	; 0x2e
     360:	cf a4       	ldd	r12, Y+47	; 0x2f
     362:	d8 a8       	ldd	r13, Y+48	; 0x30
     364:	04 c0       	rjmp	.+8      	; 0x36e <__udivdi3+0x186>
     366:	aa 0c       	add	r10, r10
     368:	bb 1c       	adc	r11, r11
     36a:	cc 1c       	adc	r12, r12
     36c:	dd 1c       	adc	r13, r13
     36e:	ea 94       	dec	r14
     370:	d2 f7       	brpl	.-12     	; 0x366 <__udivdi3+0x17e>
     372:	ad a6       	std	Y+45, r10	; 0x2d
     374:	be a6       	std	Y+46, r11	; 0x2e
     376:	cf a6       	std	Y+47, r12	; 0x2f
     378:	d8 aa       	std	Y+48, r13	; 0x30
     37a:	62 01       	movw	r12, r4
     37c:	ee 24       	eor	r14, r14
     37e:	ff 24       	eor	r15, r15
     380:	cd aa       	std	Y+53, r12	; 0x35
     382:	de aa       	std	Y+54, r13	; 0x36
     384:	ef aa       	std	Y+55, r14	; 0x37
     386:	f8 ae       	std	Y+56, r15	; 0x38
     388:	92 01       	movw	r18, r4
     38a:	81 01       	movw	r16, r2
     38c:	20 70       	andi	r18, 0x00	; 0
     38e:	30 70       	andi	r19, 0x00	; 0
     390:	09 af       	std	Y+57, r16	; 0x39
     392:	1a af       	std	Y+58, r17	; 0x3a
     394:	2b af       	std	Y+59, r18	; 0x3b
     396:	3c af       	std	Y+60, r19	; 0x3c
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	a7 01       	movw	r20, r14
     39e:	96 01       	movw	r18, r12
     3a0:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     3a4:	7b 01       	movw	r14, r22
     3a6:	8c 01       	movw	r16, r24
     3a8:	c4 01       	movw	r24, r8
     3aa:	b3 01       	movw	r22, r6
     3ac:	2d a9       	ldd	r18, Y+53	; 0x35
     3ae:	3e a9       	ldd	r19, Y+54	; 0x36
     3b0:	4f a9       	ldd	r20, Y+55	; 0x37
     3b2:	58 ad       	ldd	r21, Y+56	; 0x38
     3b4:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     3b8:	c9 01       	movw	r24, r18
     3ba:	da 01       	movw	r26, r20
     3bc:	3c 01       	movw	r6, r24
     3be:	4d 01       	movw	r8, r26
     3c0:	c4 01       	movw	r24, r8
     3c2:	b3 01       	movw	r22, r6
     3c4:	29 ad       	ldd	r18, Y+57	; 0x39
     3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
     3cc:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     3d0:	9b 01       	movw	r18, r22
     3d2:	ac 01       	movw	r20, r24
     3d4:	87 01       	movw	r16, r14
     3d6:	ff 24       	eor	r15, r15
     3d8:	ee 24       	eor	r14, r14
     3da:	ad a4       	ldd	r10, Y+45	; 0x2d
     3dc:	be a4       	ldd	r11, Y+46	; 0x2e
     3de:	cf a4       	ldd	r12, Y+47	; 0x2f
     3e0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3e2:	c6 01       	movw	r24, r12
     3e4:	aa 27       	eor	r26, r26
     3e6:	bb 27       	eor	r27, r27
     3e8:	57 01       	movw	r10, r14
     3ea:	68 01       	movw	r12, r16
     3ec:	a8 2a       	or	r10, r24
     3ee:	b9 2a       	or	r11, r25
     3f0:	ca 2a       	or	r12, r26
     3f2:	db 2a       	or	r13, r27
     3f4:	a2 16       	cp	r10, r18
     3f6:	b3 06       	cpc	r11, r19
     3f8:	c4 06       	cpc	r12, r20
     3fa:	d5 06       	cpc	r13, r21
     3fc:	e0 f4       	brcc	.+56     	; 0x436 <__udivdi3+0x24e>
     3fe:	08 94       	sec
     400:	61 08       	sbc	r6, r1
     402:	71 08       	sbc	r7, r1
     404:	81 08       	sbc	r8, r1
     406:	91 08       	sbc	r9, r1
     408:	a2 0c       	add	r10, r2
     40a:	b3 1c       	adc	r11, r3
     40c:	c4 1c       	adc	r12, r4
     40e:	d5 1c       	adc	r13, r5
     410:	a2 14       	cp	r10, r2
     412:	b3 04       	cpc	r11, r3
     414:	c4 04       	cpc	r12, r4
     416:	d5 04       	cpc	r13, r5
     418:	70 f0       	brcs	.+28     	; 0x436 <__udivdi3+0x24e>
     41a:	a2 16       	cp	r10, r18
     41c:	b3 06       	cpc	r11, r19
     41e:	c4 06       	cpc	r12, r20
     420:	d5 06       	cpc	r13, r21
     422:	48 f4       	brcc	.+18     	; 0x436 <__udivdi3+0x24e>
     424:	08 94       	sec
     426:	61 08       	sbc	r6, r1
     428:	71 08       	sbc	r7, r1
     42a:	81 08       	sbc	r8, r1
     42c:	91 08       	sbc	r9, r1
     42e:	a2 0c       	add	r10, r2
     430:	b3 1c       	adc	r11, r3
     432:	c4 1c       	adc	r12, r4
     434:	d5 1c       	adc	r13, r5
     436:	a2 1a       	sub	r10, r18
     438:	b3 0a       	sbc	r11, r19
     43a:	c4 0a       	sbc	r12, r20
     43c:	d5 0a       	sbc	r13, r21
     43e:	c6 01       	movw	r24, r12
     440:	b5 01       	movw	r22, r10
     442:	2d a9       	ldd	r18, Y+53	; 0x35
     444:	3e a9       	ldd	r19, Y+54	; 0x36
     446:	4f a9       	ldd	r20, Y+55	; 0x37
     448:	58 ad       	ldd	r21, Y+56	; 0x38
     44a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     44e:	7b 01       	movw	r14, r22
     450:	8c 01       	movw	r16, r24
     452:	c6 01       	movw	r24, r12
     454:	b5 01       	movw	r22, r10
     456:	2d a9       	ldd	r18, Y+53	; 0x35
     458:	3e a9       	ldd	r19, Y+54	; 0x36
     45a:	4f a9       	ldd	r20, Y+55	; 0x37
     45c:	58 ad       	ldd	r21, Y+56	; 0x38
     45e:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     462:	c9 01       	movw	r24, r18
     464:	da 01       	movw	r26, r20
     466:	5c 01       	movw	r10, r24
     468:	6d 01       	movw	r12, r26
     46a:	c6 01       	movw	r24, r12
     46c:	b5 01       	movw	r22, r10
     46e:	29 ad       	ldd	r18, Y+57	; 0x39
     470:	3a ad       	ldd	r19, Y+58	; 0x3a
     472:	4b ad       	ldd	r20, Y+59	; 0x3b
     474:	5c ad       	ldd	r21, Y+60	; 0x3c
     476:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	87 01       	movw	r16, r14
     480:	ff 24       	eor	r15, r15
     482:	ee 24       	eor	r14, r14
     484:	8d a5       	ldd	r24, Y+45	; 0x2d
     486:	9e a5       	ldd	r25, Y+46	; 0x2e
     488:	af a5       	ldd	r26, Y+47	; 0x2f
     48a:	b8 a9       	ldd	r27, Y+48	; 0x30
     48c:	a0 70       	andi	r26, 0x00	; 0
     48e:	b0 70       	andi	r27, 0x00	; 0
     490:	e8 2a       	or	r14, r24
     492:	f9 2a       	or	r15, r25
     494:	0a 2b       	or	r16, r26
     496:	1b 2b       	or	r17, r27
     498:	e2 16       	cp	r14, r18
     49a:	f3 06       	cpc	r15, r19
     49c:	04 07       	cpc	r16, r20
     49e:	15 07       	cpc	r17, r21
     4a0:	c0 f4       	brcc	.+48     	; 0x4d2 <__udivdi3+0x2ea>
     4a2:	08 94       	sec
     4a4:	a1 08       	sbc	r10, r1
     4a6:	b1 08       	sbc	r11, r1
     4a8:	c1 08       	sbc	r12, r1
     4aa:	d1 08       	sbc	r13, r1
     4ac:	e2 0c       	add	r14, r2
     4ae:	f3 1c       	adc	r15, r3
     4b0:	04 1d       	adc	r16, r4
     4b2:	15 1d       	adc	r17, r5
     4b4:	e2 14       	cp	r14, r2
     4b6:	f3 04       	cpc	r15, r3
     4b8:	04 05       	cpc	r16, r4
     4ba:	15 05       	cpc	r17, r5
     4bc:	50 f0       	brcs	.+20     	; 0x4d2 <__udivdi3+0x2ea>
     4be:	e2 16       	cp	r14, r18
     4c0:	f3 06       	cpc	r15, r19
     4c2:	04 07       	cpc	r16, r20
     4c4:	15 07       	cpc	r17, r21
     4c6:	28 f4       	brcc	.+10     	; 0x4d2 <__udivdi3+0x2ea>
     4c8:	08 94       	sec
     4ca:	a1 08       	sbc	r10, r1
     4cc:	b1 08       	sbc	r11, r1
     4ce:	c1 08       	sbc	r12, r1
     4d0:	d1 08       	sbc	r13, r1
     4d2:	d3 01       	movw	r26, r6
     4d4:	99 27       	eor	r25, r25
     4d6:	88 27       	eor	r24, r24
     4d8:	86 01       	movw	r16, r12
     4da:	75 01       	movw	r14, r10
     4dc:	e8 2a       	or	r14, r24
     4de:	f9 2a       	or	r15, r25
     4e0:	0a 2b       	or	r16, r26
     4e2:	1b 2b       	or	r17, r27
     4e4:	e9 aa       	std	Y+49, r14	; 0x31
     4e6:	fa aa       	std	Y+50, r15	; 0x32
     4e8:	0b ab       	std	Y+51, r16	; 0x33
     4ea:	1c ab       	std	Y+52, r17	; 0x34
     4ec:	cf c4       	rjmp	.+2462   	; 0xe8c <__stack+0x62d>
     4ee:	21 14       	cp	r2, r1
     4f0:	31 04       	cpc	r3, r1
     4f2:	41 04       	cpc	r4, r1
     4f4:	51 04       	cpc	r5, r1
     4f6:	71 f4       	brne	.+28     	; 0x514 <__udivdi3+0x32c>
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	70 e0       	ldi	r23, 0x00	; 0
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     50c:	c9 01       	movw	r24, r18
     50e:	da 01       	movw	r26, r20
     510:	1c 01       	movw	r2, r24
     512:	2d 01       	movw	r4, r26
     514:	00 e0       	ldi	r16, 0x00	; 0
     516:	20 16       	cp	r2, r16
     518:	00 e0       	ldi	r16, 0x00	; 0
     51a:	30 06       	cpc	r3, r16
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	40 06       	cpc	r4, r16
     520:	00 e0       	ldi	r16, 0x00	; 0
     522:	50 06       	cpc	r5, r16
     524:	88 f4       	brcc	.+34     	; 0x548 <__udivdi3+0x360>
     526:	1f ef       	ldi	r17, 0xFF	; 255
     528:	21 16       	cp	r2, r17
     52a:	31 04       	cpc	r3, r1
     52c:	41 04       	cpc	r4, r1
     52e:	51 04       	cpc	r5, r1
     530:	31 f0       	breq	.+12     	; 0x53e <__udivdi3+0x356>
     532:	28 f0       	brcs	.+10     	; 0x53e <__udivdi3+0x356>
     534:	48 e0       	ldi	r20, 0x08	; 8
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	17 c0       	rjmp	.+46     	; 0x56c <__udivdi3+0x384>
     53e:	40 e0       	ldi	r20, 0x00	; 0
     540:	50 e0       	ldi	r21, 0x00	; 0
     542:	60 e0       	ldi	r22, 0x00	; 0
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	12 c0       	rjmp	.+36     	; 0x56c <__udivdi3+0x384>
     548:	20 e0       	ldi	r18, 0x00	; 0
     54a:	22 16       	cp	r2, r18
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	32 06       	cpc	r3, r18
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	42 06       	cpc	r4, r18
     554:	21 e0       	ldi	r18, 0x01	; 1
     556:	52 06       	cpc	r5, r18
     558:	28 f0       	brcs	.+10     	; 0x564 <__udivdi3+0x37c>
     55a:	48 e1       	ldi	r20, 0x18	; 24
     55c:	50 e0       	ldi	r21, 0x00	; 0
     55e:	60 e0       	ldi	r22, 0x00	; 0
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x384>
     564:	40 e1       	ldi	r20, 0x10	; 16
     566:	50 e0       	ldi	r21, 0x00	; 0
     568:	60 e0       	ldi	r22, 0x00	; 0
     56a:	70 e0       	ldi	r23, 0x00	; 0
     56c:	d2 01       	movw	r26, r4
     56e:	c1 01       	movw	r24, r2
     570:	04 2e       	mov	r0, r20
     572:	04 c0       	rjmp	.+8      	; 0x57c <__udivdi3+0x394>
     574:	b6 95       	lsr	r27
     576:	a7 95       	ror	r26
     578:	97 95       	ror	r25
     57a:	87 95       	ror	r24
     57c:	0a 94       	dec	r0
     57e:	d2 f7       	brpl	.-12     	; 0x574 <__udivdi3+0x38c>
     580:	80 54       	subi	r24, 0x40	; 64
     582:	9f 4f       	sbci	r25, 0xFF	; 255
     584:	dc 01       	movw	r26, r24
     586:	2c 91       	ld	r18, X
     588:	e0 e2       	ldi	r30, 0x20	; 32
     58a:	ee 2e       	mov	r14, r30
     58c:	f1 2c       	mov	r15, r1
     58e:	01 2d       	mov	r16, r1
     590:	11 2d       	mov	r17, r1
     592:	d8 01       	movw	r26, r16
     594:	c7 01       	movw	r24, r14
     596:	84 1b       	sub	r24, r20
     598:	95 0b       	sbc	r25, r21
     59a:	a6 0b       	sbc	r26, r22
     59c:	b7 0b       	sbc	r27, r23
     59e:	82 1b       	sub	r24, r18
     5a0:	91 09       	sbc	r25, r1
     5a2:	a1 09       	sbc	r26, r1
     5a4:	b1 09       	sbc	r27, r1
     5a6:	00 97       	sbiw	r24, 0x00	; 0
     5a8:	a1 05       	cpc	r26, r1
     5aa:	b1 05       	cpc	r27, r1
     5ac:	61 f4       	brne	.+24     	; 0x5c6 <__udivdi3+0x3de>
     5ae:	64 01       	movw	r12, r8
     5b0:	53 01       	movw	r10, r6
     5b2:	a2 18       	sub	r10, r2
     5b4:	b3 08       	sbc	r11, r3
     5b6:	c4 08       	sbc	r12, r4
     5b8:	d5 08       	sbc	r13, r5
     5ba:	31 e0       	ldi	r19, 0x01	; 1
     5bc:	63 2e       	mov	r6, r19
     5be:	71 2c       	mov	r7, r1
     5c0:	81 2c       	mov	r8, r1
     5c2:	91 2c       	mov	r9, r1
     5c4:	1e c1       	rjmp	.+572    	; 0x802 <__udivdi3+0x61a>
     5c6:	6f 96       	adiw	r28, 0x1f	; 31
     5c8:	8f af       	std	Y+63, r24	; 0x3f
     5ca:	6f 97       	sbiw	r28, 0x1f	; 31
     5cc:	08 2e       	mov	r0, r24
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <__udivdi3+0x3f0>
     5d0:	22 0c       	add	r2, r2
     5d2:	33 1c       	adc	r3, r3
     5d4:	44 1c       	adc	r4, r4
     5d6:	55 1c       	adc	r5, r5
     5d8:	0a 94       	dec	r0
     5da:	d2 f7       	brpl	.-12     	; 0x5d0 <__udivdi3+0x3e8>
     5dc:	ee 2d       	mov	r30, r14
     5de:	e8 1b       	sub	r30, r24
     5e0:	64 01       	movw	r12, r8
     5e2:	53 01       	movw	r10, r6
     5e4:	0e 2e       	mov	r0, r30
     5e6:	04 c0       	rjmp	.+8      	; 0x5f0 <__udivdi3+0x408>
     5e8:	d6 94       	lsr	r13
     5ea:	c7 94       	ror	r12
     5ec:	b7 94       	ror	r11
     5ee:	a7 94       	ror	r10
     5f0:	0a 94       	dec	r0
     5f2:	d2 f7       	brpl	.-12     	; 0x5e8 <__udivdi3+0x400>
     5f4:	a4 01       	movw	r20, r8
     5f6:	93 01       	movw	r18, r6
     5f8:	6f 96       	adiw	r28, 0x1f	; 31
     5fa:	0f ac       	ldd	r0, Y+63	; 0x3f
     5fc:	6f 97       	sbiw	r28, 0x1f	; 31
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <__udivdi3+0x420>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	0a 94       	dec	r0
     60a:	d2 f7       	brpl	.-12     	; 0x600 <__udivdi3+0x418>
     60c:	6d a4       	ldd	r6, Y+45	; 0x2d
     60e:	7e a4       	ldd	r7, Y+46	; 0x2e
     610:	8f a4       	ldd	r8, Y+47	; 0x2f
     612:	98 a8       	ldd	r9, Y+48	; 0x30
     614:	0e 2e       	mov	r0, r30
     616:	04 c0       	rjmp	.+8      	; 0x620 <__udivdi3+0x438>
     618:	96 94       	lsr	r9
     61a:	87 94       	ror	r8
     61c:	77 94       	ror	r7
     61e:	67 94       	ror	r6
     620:	0a 94       	dec	r0
     622:	d2 f7       	brpl	.-12     	; 0x618 <__udivdi3+0x430>
     624:	84 01       	movw	r16, r8
     626:	73 01       	movw	r14, r6
     628:	e2 2a       	or	r14, r18
     62a:	f3 2a       	or	r15, r19
     62c:	04 2b       	or	r16, r20
     62e:	15 2b       	or	r17, r21
     630:	e9 a6       	std	Y+41, r14	; 0x29
     632:	fa a6       	std	Y+42, r15	; 0x2a
     634:	0b a7       	std	Y+43, r16	; 0x2b
     636:	1c a7       	std	Y+44, r17	; 0x2c
     638:	32 01       	movw	r6, r4
     63a:	88 24       	eor	r8, r8
     63c:	99 24       	eor	r9, r9
     63e:	92 01       	movw	r18, r4
     640:	81 01       	movw	r16, r2
     642:	20 70       	andi	r18, 0x00	; 0
     644:	30 70       	andi	r19, 0x00	; 0
     646:	21 96       	adiw	r28, 0x01	; 1
     648:	0c af       	std	Y+60, r16	; 0x3c
     64a:	1d af       	std	Y+61, r17	; 0x3d
     64c:	2e af       	std	Y+62, r18	; 0x3e
     64e:	3f af       	std	Y+63, r19	; 0x3f
     650:	21 97       	sbiw	r28, 0x01	; 1
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     65e:	7b 01       	movw	r14, r22
     660:	8c 01       	movw	r16, r24
     662:	c6 01       	movw	r24, r12
     664:	b5 01       	movw	r22, r10
     666:	a4 01       	movw	r20, r8
     668:	93 01       	movw	r18, r6
     66a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     66e:	c9 01       	movw	r24, r18
     670:	da 01       	movw	r26, r20
     672:	25 96       	adiw	r28, 0x05	; 5
     674:	8c af       	std	Y+60, r24	; 0x3c
     676:	9d af       	std	Y+61, r25	; 0x3d
     678:	ae af       	std	Y+62, r26	; 0x3e
     67a:	bf af       	std	Y+63, r27	; 0x3f
     67c:	25 97       	sbiw	r28, 0x05	; 5
     67e:	bc 01       	movw	r22, r24
     680:	cd 01       	movw	r24, r26
     682:	21 96       	adiw	r28, 0x01	; 1
     684:	2c ad       	ldd	r18, Y+60	; 0x3c
     686:	3d ad       	ldd	r19, Y+61	; 0x3d
     688:	4e ad       	ldd	r20, Y+62	; 0x3e
     68a:	5f ad       	ldd	r21, Y+63	; 0x3f
     68c:	21 97       	sbiw	r28, 0x01	; 1
     68e:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     692:	9b 01       	movw	r18, r22
     694:	ac 01       	movw	r20, r24
     696:	87 01       	movw	r16, r14
     698:	ff 24       	eor	r15, r15
     69a:	ee 24       	eor	r14, r14
     69c:	a9 a4       	ldd	r10, Y+41	; 0x29
     69e:	ba a4       	ldd	r11, Y+42	; 0x2a
     6a0:	cb a4       	ldd	r12, Y+43	; 0x2b
     6a2:	dc a4       	ldd	r13, Y+44	; 0x2c
     6a4:	c6 01       	movw	r24, r12
     6a6:	aa 27       	eor	r26, r26
     6a8:	bb 27       	eor	r27, r27
     6aa:	5c 01       	movw	r10, r24
     6ac:	6d 01       	movw	r12, r26
     6ae:	ae 28       	or	r10, r14
     6b0:	bf 28       	or	r11, r15
     6b2:	c0 2a       	or	r12, r16
     6b4:	d1 2a       	or	r13, r17
     6b6:	a2 16       	cp	r10, r18
     6b8:	b3 06       	cpc	r11, r19
     6ba:	c4 06       	cpc	r12, r20
     6bc:	d5 06       	cpc	r13, r21
     6be:	60 f5       	brcc	.+88     	; 0x718 <__udivdi3+0x530>
     6c0:	25 96       	adiw	r28, 0x05	; 5
     6c2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6c4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6c6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6c8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ca:	25 97       	sbiw	r28, 0x05	; 5
     6cc:	61 50       	subi	r22, 0x01	; 1
     6ce:	70 40       	sbci	r23, 0x00	; 0
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	25 96       	adiw	r28, 0x05	; 5
     6d6:	6c af       	std	Y+60, r22	; 0x3c
     6d8:	7d af       	std	Y+61, r23	; 0x3d
     6da:	8e af       	std	Y+62, r24	; 0x3e
     6dc:	9f af       	std	Y+63, r25	; 0x3f
     6de:	25 97       	sbiw	r28, 0x05	; 5
     6e0:	a2 0c       	add	r10, r2
     6e2:	b3 1c       	adc	r11, r3
     6e4:	c4 1c       	adc	r12, r4
     6e6:	d5 1c       	adc	r13, r5
     6e8:	a2 14       	cp	r10, r2
     6ea:	b3 04       	cpc	r11, r3
     6ec:	c4 04       	cpc	r12, r4
     6ee:	d5 04       	cpc	r13, r5
     6f0:	98 f0       	brcs	.+38     	; 0x718 <__udivdi3+0x530>
     6f2:	a2 16       	cp	r10, r18
     6f4:	b3 06       	cpc	r11, r19
     6f6:	c4 06       	cpc	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	70 f4       	brcc	.+28     	; 0x718 <__udivdi3+0x530>
     6fc:	61 50       	subi	r22, 0x01	; 1
     6fe:	70 40       	sbci	r23, 0x00	; 0
     700:	80 40       	sbci	r24, 0x00	; 0
     702:	90 40       	sbci	r25, 0x00	; 0
     704:	25 96       	adiw	r28, 0x05	; 5
     706:	6c af       	std	Y+60, r22	; 0x3c
     708:	7d af       	std	Y+61, r23	; 0x3d
     70a:	8e af       	std	Y+62, r24	; 0x3e
     70c:	9f af       	std	Y+63, r25	; 0x3f
     70e:	25 97       	sbiw	r28, 0x05	; 5
     710:	a2 0c       	add	r10, r2
     712:	b3 1c       	adc	r11, r3
     714:	c4 1c       	adc	r12, r4
     716:	d5 1c       	adc	r13, r5
     718:	a2 1a       	sub	r10, r18
     71a:	b3 0a       	sbc	r11, r19
     71c:	c4 0a       	sbc	r12, r20
     71e:	d5 0a       	sbc	r13, r21
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     72c:	7b 01       	movw	r14, r22
     72e:	8c 01       	movw	r16, r24
     730:	c6 01       	movw	r24, r12
     732:	b5 01       	movw	r22, r10
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     73c:	c9 01       	movw	r24, r18
     73e:	da 01       	movw	r26, r20
     740:	3c 01       	movw	r6, r24
     742:	4d 01       	movw	r8, r26
     744:	c4 01       	movw	r24, r8
     746:	b3 01       	movw	r22, r6
     748:	21 96       	adiw	r28, 0x01	; 1
     74a:	2c ad       	ldd	r18, Y+60	; 0x3c
     74c:	3d ad       	ldd	r19, Y+61	; 0x3d
     74e:	4e ad       	ldd	r20, Y+62	; 0x3e
     750:	5f ad       	ldd	r21, Y+63	; 0x3f
     752:	21 97       	sbiw	r28, 0x01	; 1
     754:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	87 01       	movw	r16, r14
     75e:	ff 24       	eor	r15, r15
     760:	ee 24       	eor	r14, r14
     762:	89 a5       	ldd	r24, Y+41	; 0x29
     764:	9a a5       	ldd	r25, Y+42	; 0x2a
     766:	ab a5       	ldd	r26, Y+43	; 0x2b
     768:	bc a5       	ldd	r27, Y+44	; 0x2c
     76a:	a0 70       	andi	r26, 0x00	; 0
     76c:	b0 70       	andi	r27, 0x00	; 0
     76e:	57 01       	movw	r10, r14
     770:	68 01       	movw	r12, r16
     772:	a8 2a       	or	r10, r24
     774:	b9 2a       	or	r11, r25
     776:	ca 2a       	or	r12, r26
     778:	db 2a       	or	r13, r27
     77a:	a2 16       	cp	r10, r18
     77c:	b3 06       	cpc	r11, r19
     77e:	c4 06       	cpc	r12, r20
     780:	d5 06       	cpc	r13, r21
     782:	e0 f4       	brcc	.+56     	; 0x7bc <__udivdi3+0x5d4>
     784:	08 94       	sec
     786:	61 08       	sbc	r6, r1
     788:	71 08       	sbc	r7, r1
     78a:	81 08       	sbc	r8, r1
     78c:	91 08       	sbc	r9, r1
     78e:	a2 0c       	add	r10, r2
     790:	b3 1c       	adc	r11, r3
     792:	c4 1c       	adc	r12, r4
     794:	d5 1c       	adc	r13, r5
     796:	a2 14       	cp	r10, r2
     798:	b3 04       	cpc	r11, r3
     79a:	c4 04       	cpc	r12, r4
     79c:	d5 04       	cpc	r13, r5
     79e:	70 f0       	brcs	.+28     	; 0x7bc <__udivdi3+0x5d4>
     7a0:	a2 16       	cp	r10, r18
     7a2:	b3 06       	cpc	r11, r19
     7a4:	c4 06       	cpc	r12, r20
     7a6:	d5 06       	cpc	r13, r21
     7a8:	48 f4       	brcc	.+18     	; 0x7bc <__udivdi3+0x5d4>
     7aa:	08 94       	sec
     7ac:	61 08       	sbc	r6, r1
     7ae:	71 08       	sbc	r7, r1
     7b0:	81 08       	sbc	r8, r1
     7b2:	91 08       	sbc	r9, r1
     7b4:	a2 0c       	add	r10, r2
     7b6:	b3 1c       	adc	r11, r3
     7b8:	c4 1c       	adc	r12, r4
     7ba:	d5 1c       	adc	r13, r5
     7bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     7be:	9e a5       	ldd	r25, Y+46	; 0x2e
     7c0:	af a5       	ldd	r26, Y+47	; 0x2f
     7c2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7c4:	6f 96       	adiw	r28, 0x1f	; 31
     7c6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7c8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <__udivdi3+0x5ec>
     7cc:	88 0f       	add	r24, r24
     7ce:	99 1f       	adc	r25, r25
     7d0:	aa 1f       	adc	r26, r26
     7d2:	bb 1f       	adc	r27, r27
     7d4:	0a 94       	dec	r0
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <__udivdi3+0x5e4>
     7d8:	8d a7       	std	Y+45, r24	; 0x2d
     7da:	9e a7       	std	Y+46, r25	; 0x2e
     7dc:	af a7       	std	Y+47, r26	; 0x2f
     7de:	b8 ab       	std	Y+48, r27	; 0x30
     7e0:	a2 1a       	sub	r10, r18
     7e2:	b3 0a       	sbc	r11, r19
     7e4:	c4 0a       	sbc	r12, r20
     7e6:	d5 0a       	sbc	r13, r21
     7e8:	25 96       	adiw	r28, 0x05	; 5
     7ea:	ec ac       	ldd	r14, Y+60	; 0x3c
     7ec:	fd ac       	ldd	r15, Y+61	; 0x3d
     7ee:	0e ad       	ldd	r16, Y+62	; 0x3e
     7f0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7f2:	25 97       	sbiw	r28, 0x05	; 5
     7f4:	d7 01       	movw	r26, r14
     7f6:	99 27       	eor	r25, r25
     7f8:	88 27       	eor	r24, r24
     7fa:	68 2a       	or	r6, r24
     7fc:	79 2a       	or	r7, r25
     7fe:	8a 2a       	or	r8, r26
     800:	9b 2a       	or	r9, r27
     802:	82 01       	movw	r16, r4
     804:	22 27       	eor	r18, r18
     806:	33 27       	eor	r19, r19
     808:	29 96       	adiw	r28, 0x09	; 9
     80a:	0c af       	std	Y+60, r16	; 0x3c
     80c:	1d af       	std	Y+61, r17	; 0x3d
     80e:	2e af       	std	Y+62, r18	; 0x3e
     810:	3f af       	std	Y+63, r19	; 0x3f
     812:	29 97       	sbiw	r28, 0x09	; 9
     814:	a2 01       	movw	r20, r4
     816:	91 01       	movw	r18, r2
     818:	40 70       	andi	r20, 0x00	; 0
     81a:	50 70       	andi	r21, 0x00	; 0
     81c:	2d 96       	adiw	r28, 0x0d	; 13
     81e:	2c af       	std	Y+60, r18	; 0x3c
     820:	3d af       	std	Y+61, r19	; 0x3d
     822:	4e af       	std	Y+62, r20	; 0x3e
     824:	5f af       	std	Y+63, r21	; 0x3f
     826:	2d 97       	sbiw	r28, 0x0d	; 13
     828:	c6 01       	movw	r24, r12
     82a:	b5 01       	movw	r22, r10
     82c:	29 96       	adiw	r28, 0x09	; 9
     82e:	2c ad       	ldd	r18, Y+60	; 0x3c
     830:	3d ad       	ldd	r19, Y+61	; 0x3d
     832:	4e ad       	ldd	r20, Y+62	; 0x3e
     834:	5f ad       	ldd	r21, Y+63	; 0x3f
     836:	29 97       	sbiw	r28, 0x09	; 9
     838:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     83c:	7b 01       	movw	r14, r22
     83e:	8c 01       	movw	r16, r24
     840:	c6 01       	movw	r24, r12
     842:	b5 01       	movw	r22, r10
     844:	29 96       	adiw	r28, 0x09	; 9
     846:	2c ad       	ldd	r18, Y+60	; 0x3c
     848:	3d ad       	ldd	r19, Y+61	; 0x3d
     84a:	4e ad       	ldd	r20, Y+62	; 0x3e
     84c:	5f ad       	ldd	r21, Y+63	; 0x3f
     84e:	29 97       	sbiw	r28, 0x09	; 9
     850:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     854:	c9 01       	movw	r24, r18
     856:	da 01       	movw	r26, r20
     858:	61 96       	adiw	r28, 0x11	; 17
     85a:	8c af       	std	Y+60, r24	; 0x3c
     85c:	9d af       	std	Y+61, r25	; 0x3d
     85e:	ae af       	std	Y+62, r26	; 0x3e
     860:	bf af       	std	Y+63, r27	; 0x3f
     862:	61 97       	sbiw	r28, 0x11	; 17
     864:	bc 01       	movw	r22, r24
     866:	cd 01       	movw	r24, r26
     868:	2d 96       	adiw	r28, 0x0d	; 13
     86a:	2c ad       	ldd	r18, Y+60	; 0x3c
     86c:	3d ad       	ldd	r19, Y+61	; 0x3d
     86e:	4e ad       	ldd	r20, Y+62	; 0x3e
     870:	5f ad       	ldd	r21, Y+63	; 0x3f
     872:	2d 97       	sbiw	r28, 0x0d	; 13
     874:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	87 01       	movw	r16, r14
     87e:	ff 24       	eor	r15, r15
     880:	ee 24       	eor	r14, r14
     882:	ad a4       	ldd	r10, Y+45	; 0x2d
     884:	be a4       	ldd	r11, Y+46	; 0x2e
     886:	cf a4       	ldd	r12, Y+47	; 0x2f
     888:	d8 a8       	ldd	r13, Y+48	; 0x30
     88a:	c6 01       	movw	r24, r12
     88c:	aa 27       	eor	r26, r26
     88e:	bb 27       	eor	r27, r27
     890:	57 01       	movw	r10, r14
     892:	68 01       	movw	r12, r16
     894:	a8 2a       	or	r10, r24
     896:	b9 2a       	or	r11, r25
     898:	ca 2a       	or	r12, r26
     89a:	db 2a       	or	r13, r27
     89c:	a2 16       	cp	r10, r18
     89e:	b3 06       	cpc	r11, r19
     8a0:	c4 06       	cpc	r12, r20
     8a2:	d5 06       	cpc	r13, r21
     8a4:	60 f5       	brcc	.+88     	; 0x8fe <__stack+0x9f>
     8a6:	61 96       	adiw	r28, 0x11	; 17
     8a8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8aa:	7d ad       	ldd	r23, Y+61	; 0x3d
     8ac:	8e ad       	ldd	r24, Y+62	; 0x3e
     8ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     8b0:	61 97       	sbiw	r28, 0x11	; 17
     8b2:	61 50       	subi	r22, 0x01	; 1
     8b4:	70 40       	sbci	r23, 0x00	; 0
     8b6:	80 40       	sbci	r24, 0x00	; 0
     8b8:	90 40       	sbci	r25, 0x00	; 0
     8ba:	61 96       	adiw	r28, 0x11	; 17
     8bc:	6c af       	std	Y+60, r22	; 0x3c
     8be:	7d af       	std	Y+61, r23	; 0x3d
     8c0:	8e af       	std	Y+62, r24	; 0x3e
     8c2:	9f af       	std	Y+63, r25	; 0x3f
     8c4:	61 97       	sbiw	r28, 0x11	; 17
     8c6:	a2 0c       	add	r10, r2
     8c8:	b3 1c       	adc	r11, r3
     8ca:	c4 1c       	adc	r12, r4
     8cc:	d5 1c       	adc	r13, r5
     8ce:	a2 14       	cp	r10, r2
     8d0:	b3 04       	cpc	r11, r3
     8d2:	c4 04       	cpc	r12, r4
     8d4:	d5 04       	cpc	r13, r5
     8d6:	98 f0       	brcs	.+38     	; 0x8fe <__stack+0x9f>
     8d8:	a2 16       	cp	r10, r18
     8da:	b3 06       	cpc	r11, r19
     8dc:	c4 06       	cpc	r12, r20
     8de:	d5 06       	cpc	r13, r21
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__stack+0x9f>
     8e2:	61 50       	subi	r22, 0x01	; 1
     8e4:	70 40       	sbci	r23, 0x00	; 0
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	61 96       	adiw	r28, 0x11	; 17
     8ec:	6c af       	std	Y+60, r22	; 0x3c
     8ee:	7d af       	std	Y+61, r23	; 0x3d
     8f0:	8e af       	std	Y+62, r24	; 0x3e
     8f2:	9f af       	std	Y+63, r25	; 0x3f
     8f4:	61 97       	sbiw	r28, 0x11	; 17
     8f6:	a2 0c       	add	r10, r2
     8f8:	b3 1c       	adc	r11, r3
     8fa:	c4 1c       	adc	r12, r4
     8fc:	d5 1c       	adc	r13, r5
     8fe:	a2 1a       	sub	r10, r18
     900:	b3 0a       	sbc	r11, r19
     902:	c4 0a       	sbc	r12, r20
     904:	d5 0a       	sbc	r13, r21
     906:	c6 01       	movw	r24, r12
     908:	b5 01       	movw	r22, r10
     90a:	29 96       	adiw	r28, 0x09	; 9
     90c:	2c ad       	ldd	r18, Y+60	; 0x3c
     90e:	3d ad       	ldd	r19, Y+61	; 0x3d
     910:	4e ad       	ldd	r20, Y+62	; 0x3e
     912:	5f ad       	ldd	r21, Y+63	; 0x3f
     914:	29 97       	sbiw	r28, 0x09	; 9
     916:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
     91e:	c6 01       	movw	r24, r12
     920:	b5 01       	movw	r22, r10
     922:	29 96       	adiw	r28, 0x09	; 9
     924:	2c ad       	ldd	r18, Y+60	; 0x3c
     926:	3d ad       	ldd	r19, Y+61	; 0x3d
     928:	4e ad       	ldd	r20, Y+62	; 0x3e
     92a:	5f ad       	ldd	r21, Y+63	; 0x3f
     92c:	29 97       	sbiw	r28, 0x09	; 9
     92e:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	5c 01       	movw	r10, r24
     938:	6d 01       	movw	r12, r26
     93a:	c6 01       	movw	r24, r12
     93c:	b5 01       	movw	r22, r10
     93e:	2d 96       	adiw	r28, 0x0d	; 13
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	2d 97       	sbiw	r28, 0x0d	; 13
     94a:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	8d a5       	ldd	r24, Y+45	; 0x2d
     95a:	9e a5       	ldd	r25, Y+46	; 0x2e
     95c:	af a5       	ldd	r26, Y+47	; 0x2f
     95e:	b8 a9       	ldd	r27, Y+48	; 0x30
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	e8 2a       	or	r14, r24
     966:	f9 2a       	or	r15, r25
     968:	0a 2b       	or	r16, r26
     96a:	1b 2b       	or	r17, r27
     96c:	e2 16       	cp	r14, r18
     96e:	f3 06       	cpc	r15, r19
     970:	04 07       	cpc	r16, r20
     972:	15 07       	cpc	r17, r21
     974:	c0 f4       	brcc	.+48     	; 0x9a6 <__stack+0x147>
     976:	08 94       	sec
     978:	a1 08       	sbc	r10, r1
     97a:	b1 08       	sbc	r11, r1
     97c:	c1 08       	sbc	r12, r1
     97e:	d1 08       	sbc	r13, r1
     980:	e2 0c       	add	r14, r2
     982:	f3 1c       	adc	r15, r3
     984:	04 1d       	adc	r16, r4
     986:	15 1d       	adc	r17, r5
     988:	e2 14       	cp	r14, r2
     98a:	f3 04       	cpc	r15, r3
     98c:	04 05       	cpc	r16, r4
     98e:	15 05       	cpc	r17, r5
     990:	50 f0       	brcs	.+20     	; 0x9a6 <__stack+0x147>
     992:	e2 16       	cp	r14, r18
     994:	f3 06       	cpc	r15, r19
     996:	04 07       	cpc	r16, r20
     998:	15 07       	cpc	r17, r21
     99a:	28 f4       	brcc	.+10     	; 0x9a6 <__stack+0x147>
     99c:	08 94       	sec
     99e:	a1 08       	sbc	r10, r1
     9a0:	b1 08       	sbc	r11, r1
     9a2:	c1 08       	sbc	r12, r1
     9a4:	d1 08       	sbc	r13, r1
     9a6:	61 96       	adiw	r28, 0x11	; 17
     9a8:	ec ac       	ldd	r14, Y+60	; 0x3c
     9aa:	fd ac       	ldd	r15, Y+61	; 0x3d
     9ac:	0e ad       	ldd	r16, Y+62	; 0x3e
     9ae:	1f ad       	ldd	r17, Y+63	; 0x3f
     9b0:	61 97       	sbiw	r28, 0x11	; 17
     9b2:	d7 01       	movw	r26, r14
     9b4:	99 27       	eor	r25, r25
     9b6:	88 27       	eor	r24, r24
     9b8:	96 01       	movw	r18, r12
     9ba:	85 01       	movw	r16, r10
     9bc:	08 2b       	or	r16, r24
     9be:	19 2b       	or	r17, r25
     9c0:	2a 2b       	or	r18, r26
     9c2:	3b 2b       	or	r19, r27
     9c4:	09 ab       	std	Y+49, r16	; 0x31
     9c6:	1a ab       	std	Y+50, r17	; 0x32
     9c8:	2b ab       	std	Y+51, r18	; 0x33
     9ca:	3c ab       	std	Y+52, r19	; 0x34
     9cc:	62 c2       	rjmp	.+1220   	; 0xe92 <__stack+0x633>
     9ce:	6e 14       	cp	r6, r14
     9d0:	7f 04       	cpc	r7, r15
     9d2:	80 06       	cpc	r8, r16
     9d4:	91 06       	cpc	r9, r17
     9d6:	08 f4       	brcc	.+2      	; 0x9da <__stack+0x17b>
     9d8:	51 c2       	rjmp	.+1186   	; 0xe7c <__stack+0x61d>
     9da:	20 e0       	ldi	r18, 0x00	; 0
     9dc:	e2 16       	cp	r14, r18
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	f2 06       	cpc	r15, r18
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	02 07       	cpc	r16, r18
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	12 07       	cpc	r17, r18
     9ea:	88 f4       	brcc	.+34     	; 0xa0e <__stack+0x1af>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	e3 16       	cp	r14, r19
     9f0:	f1 04       	cpc	r15, r1
     9f2:	01 05       	cpc	r16, r1
     9f4:	11 05       	cpc	r17, r1
     9f6:	31 f0       	breq	.+12     	; 0xa04 <__stack+0x1a5>
     9f8:	28 f0       	brcs	.+10     	; 0xa04 <__stack+0x1a5>
     9fa:	48 e0       	ldi	r20, 0x08	; 8
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	17 c0       	rjmp	.+46     	; 0xa32 <__stack+0x1d3>
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__stack+0x1d3>
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	e4 16       	cp	r14, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	f4 06       	cpc	r15, r20
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	04 07       	cpc	r16, r20
     a1a:	41 e0       	ldi	r20, 0x01	; 1
     a1c:	14 07       	cpc	r17, r20
     a1e:	28 f0       	brcs	.+10     	; 0xa2a <__stack+0x1cb>
     a20:	48 e1       	ldi	r20, 0x18	; 24
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	40 e1       	ldi	r20, 0x10	; 16
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	d8 01       	movw	r26, r16
     a34:	c7 01       	movw	r24, r14
     a36:	04 2e       	mov	r0, r20
     a38:	04 c0       	rjmp	.+8      	; 0xa42 <__stack+0x1e3>
     a3a:	b6 95       	lsr	r27
     a3c:	a7 95       	ror	r26
     a3e:	97 95       	ror	r25
     a40:	87 95       	ror	r24
     a42:	0a 94       	dec	r0
     a44:	d2 f7       	brpl	.-12     	; 0xa3a <__stack+0x1db>
     a46:	80 54       	subi	r24, 0x40	; 64
     a48:	9f 4f       	sbci	r25, 0xFF	; 255
     a4a:	dc 01       	movw	r26, r24
     a4c:	2c 91       	ld	r18, X
     a4e:	30 e2       	ldi	r19, 0x20	; 32
     a50:	a3 2e       	mov	r10, r19
     a52:	b1 2c       	mov	r11, r1
     a54:	c1 2c       	mov	r12, r1
     a56:	d1 2c       	mov	r13, r1
     a58:	d6 01       	movw	r26, r12
     a5a:	c5 01       	movw	r24, r10
     a5c:	84 1b       	sub	r24, r20
     a5e:	95 0b       	sbc	r25, r21
     a60:	a6 0b       	sbc	r26, r22
     a62:	b7 0b       	sbc	r27, r23
     a64:	82 1b       	sub	r24, r18
     a66:	91 09       	sbc	r25, r1
     a68:	a1 09       	sbc	r26, r1
     a6a:	b1 09       	sbc	r27, r1
     a6c:	00 97       	sbiw	r24, 0x00	; 0
     a6e:	a1 05       	cpc	r26, r1
     a70:	b1 05       	cpc	r27, r1
     a72:	89 f4       	brne	.+34     	; 0xa96 <__stack+0x237>
     a74:	e6 14       	cp	r14, r6
     a76:	f7 04       	cpc	r15, r7
     a78:	08 05       	cpc	r16, r8
     a7a:	19 05       	cpc	r17, r9
     a7c:	08 f4       	brcc	.+2      	; 0xa80 <__stack+0x221>
     a7e:	f2 c1       	rjmp	.+996    	; 0xe64 <__stack+0x605>
     a80:	6d a4       	ldd	r6, Y+45	; 0x2d
     a82:	7e a4       	ldd	r7, Y+46	; 0x2e
     a84:	8f a4       	ldd	r8, Y+47	; 0x2f
     a86:	98 a8       	ldd	r9, Y+48	; 0x30
     a88:	62 14       	cp	r6, r2
     a8a:	73 04       	cpc	r7, r3
     a8c:	84 04       	cpc	r8, r4
     a8e:	95 04       	cpc	r9, r5
     a90:	08 f0       	brcs	.+2      	; 0xa94 <__stack+0x235>
     a92:	e8 c1       	rjmp	.+976    	; 0xe64 <__stack+0x605>
     a94:	f3 c1       	rjmp	.+998    	; 0xe7c <__stack+0x61d>
     a96:	6e 96       	adiw	r28, 0x1e	; 30
     a98:	8f af       	std	Y+63, r24	; 0x3f
     a9a:	6e 97       	sbiw	r28, 0x1e	; 30
     a9c:	08 2e       	mov	r0, r24
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__stack+0x249>
     aa0:	ee 0c       	add	r14, r14
     aa2:	ff 1c       	adc	r15, r15
     aa4:	00 1f       	adc	r16, r16
     aa6:	11 1f       	adc	r17, r17
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__stack+0x241>
     aac:	6a 2d       	mov	r22, r10
     aae:	68 1b       	sub	r22, r24
     ab0:	d2 01       	movw	r26, r4
     ab2:	c1 01       	movw	r24, r2
     ab4:	06 2e       	mov	r0, r22
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__stack+0x261>
     ab8:	b6 95       	lsr	r27
     aba:	a7 95       	ror	r26
     abc:	97 95       	ror	r25
     abe:	87 95       	ror	r24
     ac0:	0a 94       	dec	r0
     ac2:	d2 f7       	brpl	.-12     	; 0xab8 <__stack+0x259>
     ac4:	5c 01       	movw	r10, r24
     ac6:	6d 01       	movw	r12, r26
     ac8:	ae 28       	or	r10, r14
     aca:	bf 28       	or	r11, r15
     acc:	c0 2a       	or	r12, r16
     ace:	d1 2a       	or	r13, r17
     ad0:	ad a2       	std	Y+37, r10	; 0x25
     ad2:	be a2       	std	Y+38, r11	; 0x26
     ad4:	cf a2       	std	Y+39, r12	; 0x27
     ad6:	d8 a6       	std	Y+40, r13	; 0x28
     ad8:	72 01       	movw	r14, r4
     ada:	61 01       	movw	r12, r2
     adc:	6e 96       	adiw	r28, 0x1e	; 30
     ade:	0f ac       	ldd	r0, Y+63	; 0x3f
     ae0:	6e 97       	sbiw	r28, 0x1e	; 30
     ae2:	04 c0       	rjmp	.+8      	; 0xaec <__stack+0x28d>
     ae4:	cc 0c       	add	r12, r12
     ae6:	dd 1c       	adc	r13, r13
     ae8:	ee 1c       	adc	r14, r14
     aea:	ff 1c       	adc	r15, r15
     aec:	0a 94       	dec	r0
     aee:	d2 f7       	brpl	.-12     	; 0xae4 <__stack+0x285>
     af0:	c9 a2       	std	Y+33, r12	; 0x21
     af2:	da a2       	std	Y+34, r13	; 0x22
     af4:	eb a2       	std	Y+35, r14	; 0x23
     af6:	fc a2       	std	Y+36, r15	; 0x24
     af8:	64 01       	movw	r12, r8
     afa:	53 01       	movw	r10, r6
     afc:	06 2e       	mov	r0, r22
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__stack+0x2a9>
     b00:	d6 94       	lsr	r13
     b02:	c7 94       	ror	r12
     b04:	b7 94       	ror	r11
     b06:	a7 94       	ror	r10
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__stack+0x2a1>
     b0c:	d4 01       	movw	r26, r8
     b0e:	c3 01       	movw	r24, r6
     b10:	6e 96       	adiw	r28, 0x1e	; 30
     b12:	0f ac       	ldd	r0, Y+63	; 0x3f
     b14:	6e 97       	sbiw	r28, 0x1e	; 30
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <__stack+0x2c1>
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	aa 1f       	adc	r26, r26
     b1e:	bb 1f       	adc	r27, r27
     b20:	0a 94       	dec	r0
     b22:	d2 f7       	brpl	.-12     	; 0xb18 <__stack+0x2b9>
     b24:	ed a4       	ldd	r14, Y+45	; 0x2d
     b26:	fe a4       	ldd	r15, Y+46	; 0x2e
     b28:	0f a5       	ldd	r16, Y+47	; 0x2f
     b2a:	18 a9       	ldd	r17, Y+48	; 0x30
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__stack+0x2d7>
     b2e:	16 95       	lsr	r17
     b30:	07 95       	ror	r16
     b32:	f7 94       	ror	r15
     b34:	e7 94       	ror	r14
     b36:	6a 95       	dec	r22
     b38:	d2 f7       	brpl	.-12     	; 0xb2e <__stack+0x2cf>
     b3a:	37 01       	movw	r6, r14
     b3c:	48 01       	movw	r8, r16
     b3e:	68 2a       	or	r6, r24
     b40:	79 2a       	or	r7, r25
     b42:	8a 2a       	or	r8, r26
     b44:	9b 2a       	or	r9, r27
     b46:	6d 8e       	std	Y+29, r6	; 0x1d
     b48:	7e 8e       	std	Y+30, r7	; 0x1e
     b4a:	8f 8e       	std	Y+31, r8	; 0x1f
     b4c:	98 a2       	std	Y+32, r9	; 0x20
     b4e:	ed a0       	ldd	r14, Y+37	; 0x25
     b50:	fe a0       	ldd	r15, Y+38	; 0x26
     b52:	0f a1       	ldd	r16, Y+39	; 0x27
     b54:	18 a5       	ldd	r17, Y+40	; 0x28
     b56:	38 01       	movw	r6, r16
     b58:	88 24       	eor	r8, r8
     b5a:	99 24       	eor	r9, r9
     b5c:	98 01       	movw	r18, r16
     b5e:	87 01       	movw	r16, r14
     b60:	20 70       	andi	r18, 0x00	; 0
     b62:	30 70       	andi	r19, 0x00	; 0
     b64:	65 96       	adiw	r28, 0x15	; 21
     b66:	0c af       	std	Y+60, r16	; 0x3c
     b68:	1d af       	std	Y+61, r17	; 0x3d
     b6a:	2e af       	std	Y+62, r18	; 0x3e
     b6c:	3f af       	std	Y+63, r19	; 0x3f
     b6e:	65 97       	sbiw	r28, 0x15	; 21
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     b7c:	7b 01       	movw	r14, r22
     b7e:	8c 01       	movw	r16, r24
     b80:	c6 01       	movw	r24, r12
     b82:	b5 01       	movw	r22, r10
     b84:	a4 01       	movw	r20, r8
     b86:	93 01       	movw	r18, r6
     b88:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     b8c:	c9 01       	movw	r24, r18
     b8e:	da 01       	movw	r26, r20
     b90:	1c 01       	movw	r2, r24
     b92:	2d 01       	movw	r4, r26
     b94:	c2 01       	movw	r24, r4
     b96:	b1 01       	movw	r22, r2
     b98:	65 96       	adiw	r28, 0x15	; 21
     b9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     ba0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ba2:	65 97       	sbiw	r28, 0x15	; 21
     ba4:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	87 01       	movw	r16, r14
     bae:	ff 24       	eor	r15, r15
     bb0:	ee 24       	eor	r14, r14
     bb2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     bb4:	be 8c       	ldd	r11, Y+30	; 0x1e
     bb6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     bb8:	d8 a0       	ldd	r13, Y+32	; 0x20
     bba:	c6 01       	movw	r24, r12
     bbc:	aa 27       	eor	r26, r26
     bbe:	bb 27       	eor	r27, r27
     bc0:	57 01       	movw	r10, r14
     bc2:	68 01       	movw	r12, r16
     bc4:	a8 2a       	or	r10, r24
     bc6:	b9 2a       	or	r11, r25
     bc8:	ca 2a       	or	r12, r26
     bca:	db 2a       	or	r13, r27
     bcc:	a2 16       	cp	r10, r18
     bce:	b3 06       	cpc	r11, r19
     bd0:	c4 06       	cpc	r12, r20
     bd2:	d5 06       	cpc	r13, r21
     bd4:	00 f5       	brcc	.+64     	; 0xc16 <__stack+0x3b7>
     bd6:	08 94       	sec
     bd8:	21 08       	sbc	r2, r1
     bda:	31 08       	sbc	r3, r1
     bdc:	41 08       	sbc	r4, r1
     bde:	51 08       	sbc	r5, r1
     be0:	ed a0       	ldd	r14, Y+37	; 0x25
     be2:	fe a0       	ldd	r15, Y+38	; 0x26
     be4:	0f a1       	ldd	r16, Y+39	; 0x27
     be6:	18 a5       	ldd	r17, Y+40	; 0x28
     be8:	ae 0c       	add	r10, r14
     bea:	bf 1c       	adc	r11, r15
     bec:	c0 1e       	adc	r12, r16
     bee:	d1 1e       	adc	r13, r17
     bf0:	ae 14       	cp	r10, r14
     bf2:	bf 04       	cpc	r11, r15
     bf4:	c0 06       	cpc	r12, r16
     bf6:	d1 06       	cpc	r13, r17
     bf8:	70 f0       	brcs	.+28     	; 0xc16 <__stack+0x3b7>
     bfa:	a2 16       	cp	r10, r18
     bfc:	b3 06       	cpc	r11, r19
     bfe:	c4 06       	cpc	r12, r20
     c00:	d5 06       	cpc	r13, r21
     c02:	48 f4       	brcc	.+18     	; 0xc16 <__stack+0x3b7>
     c04:	08 94       	sec
     c06:	21 08       	sbc	r2, r1
     c08:	31 08       	sbc	r3, r1
     c0a:	41 08       	sbc	r4, r1
     c0c:	51 08       	sbc	r5, r1
     c0e:	ae 0c       	add	r10, r14
     c10:	bf 1c       	adc	r11, r15
     c12:	c0 1e       	adc	r12, r16
     c14:	d1 1e       	adc	r13, r17
     c16:	a2 1a       	sub	r10, r18
     c18:	b3 0a       	sbc	r11, r19
     c1a:	c4 0a       	sbc	r12, r20
     c1c:	d5 0a       	sbc	r13, r21
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     c2a:	7b 01       	movw	r14, r22
     c2c:	8c 01       	movw	r16, r24
     c2e:	c6 01       	movw	r24, r12
     c30:	b5 01       	movw	r22, r10
     c32:	a4 01       	movw	r20, r8
     c34:	93 01       	movw	r18, r6
     c36:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
     c3a:	c9 01       	movw	r24, r18
     c3c:	da 01       	movw	r26, r20
     c3e:	3c 01       	movw	r6, r24
     c40:	4d 01       	movw	r8, r26
     c42:	c4 01       	movw	r24, r8
     c44:	b3 01       	movw	r22, r6
     c46:	65 96       	adiw	r28, 0x15	; 21
     c48:	2c ad       	ldd	r18, Y+60	; 0x3c
     c4a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c4c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c4e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c50:	65 97       	sbiw	r28, 0x15	; 21
     c52:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     c56:	9b 01       	movw	r18, r22
     c58:	ac 01       	movw	r20, r24
     c5a:	87 01       	movw	r16, r14
     c5c:	ff 24       	eor	r15, r15
     c5e:	ee 24       	eor	r14, r14
     c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c64:	af 8d       	ldd	r26, Y+31	; 0x1f
     c66:	b8 a1       	ldd	r27, Y+32	; 0x20
     c68:	a0 70       	andi	r26, 0x00	; 0
     c6a:	b0 70       	andi	r27, 0x00	; 0
     c6c:	57 01       	movw	r10, r14
     c6e:	68 01       	movw	r12, r16
     c70:	a8 2a       	or	r10, r24
     c72:	b9 2a       	or	r11, r25
     c74:	ca 2a       	or	r12, r26
     c76:	db 2a       	or	r13, r27
     c78:	a2 16       	cp	r10, r18
     c7a:	b3 06       	cpc	r11, r19
     c7c:	c4 06       	cpc	r12, r20
     c7e:	d5 06       	cpc	r13, r21
     c80:	00 f5       	brcc	.+64     	; 0xcc2 <__stack+0x463>
     c82:	08 94       	sec
     c84:	61 08       	sbc	r6, r1
     c86:	71 08       	sbc	r7, r1
     c88:	81 08       	sbc	r8, r1
     c8a:	91 08       	sbc	r9, r1
     c8c:	6d a1       	ldd	r22, Y+37	; 0x25
     c8e:	7e a1       	ldd	r23, Y+38	; 0x26
     c90:	8f a1       	ldd	r24, Y+39	; 0x27
     c92:	98 a5       	ldd	r25, Y+40	; 0x28
     c94:	a6 0e       	add	r10, r22
     c96:	b7 1e       	adc	r11, r23
     c98:	c8 1e       	adc	r12, r24
     c9a:	d9 1e       	adc	r13, r25
     c9c:	a6 16       	cp	r10, r22
     c9e:	b7 06       	cpc	r11, r23
     ca0:	c8 06       	cpc	r12, r24
     ca2:	d9 06       	cpc	r13, r25
     ca4:	70 f0       	brcs	.+28     	; 0xcc2 <__stack+0x463>
     ca6:	a2 16       	cp	r10, r18
     ca8:	b3 06       	cpc	r11, r19
     caa:	c4 06       	cpc	r12, r20
     cac:	d5 06       	cpc	r13, r21
     cae:	48 f4       	brcc	.+18     	; 0xcc2 <__stack+0x463>
     cb0:	08 94       	sec
     cb2:	61 08       	sbc	r6, r1
     cb4:	71 08       	sbc	r7, r1
     cb6:	81 08       	sbc	r8, r1
     cb8:	91 08       	sbc	r9, r1
     cba:	a6 0e       	add	r10, r22
     cbc:	b7 1e       	adc	r11, r23
     cbe:	c8 1e       	adc	r12, r24
     cc0:	d9 1e       	adc	r13, r25
     cc2:	d6 01       	movw	r26, r12
     cc4:	c5 01       	movw	r24, r10
     cc6:	82 1b       	sub	r24, r18
     cc8:	93 0b       	sbc	r25, r19
     cca:	a4 0b       	sbc	r26, r20
     ccc:	b5 0b       	sbc	r27, r21
     cce:	89 8f       	std	Y+25, r24	; 0x19
     cd0:	9a 8f       	std	Y+26, r25	; 0x1a
     cd2:	ab 8f       	std	Y+27, r26	; 0x1b
     cd4:	bc 8f       	std	Y+28, r27	; 0x1c
     cd6:	d1 01       	movw	r26, r2
     cd8:	99 27       	eor	r25, r25
     cda:	88 27       	eor	r24, r24
     cdc:	64 01       	movw	r12, r8
     cde:	53 01       	movw	r10, r6
     ce0:	a8 2a       	or	r10, r24
     ce2:	b9 2a       	or	r11, r25
     ce4:	ca 2a       	or	r12, r26
     ce6:	db 2a       	or	r13, r27
     ce8:	a9 aa       	std	Y+49, r10	; 0x31
     cea:	ba aa       	std	Y+50, r11	; 0x32
     cec:	cb aa       	std	Y+51, r12	; 0x33
     cee:	dc aa       	std	Y+52, r13	; 0x34
     cf0:	86 01       	movw	r16, r12
     cf2:	75 01       	movw	r14, r10
     cf4:	2f ef       	ldi	r18, 0xFF	; 255
     cf6:	3f ef       	ldi	r19, 0xFF	; 255
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	e2 22       	and	r14, r18
     cfe:	f3 22       	and	r15, r19
     d00:	04 23       	and	r16, r20
     d02:	15 23       	and	r17, r21
     d04:	a6 01       	movw	r20, r12
     d06:	66 27       	eor	r22, r22
     d08:	77 27       	eor	r23, r23
     d0a:	6d 96       	adiw	r28, 0x1d	; 29
     d0c:	4c af       	std	Y+60, r20	; 0x3c
     d0e:	5d af       	std	Y+61, r21	; 0x3d
     d10:	6e af       	std	Y+62, r22	; 0x3e
     d12:	7f af       	std	Y+63, r23	; 0x3f
     d14:	6d 97       	sbiw	r28, 0x1d	; 29
     d16:	a9 a0       	ldd	r10, Y+33	; 0x21
     d18:	ba a0       	ldd	r11, Y+34	; 0x22
     d1a:	cb a0       	ldd	r12, Y+35	; 0x23
     d1c:	dc a0       	ldd	r13, Y+36	; 0x24
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	a6 22       	and	r10, r22
     d28:	b7 22       	and	r11, r23
     d2a:	c8 22       	and	r12, r24
     d2c:	d9 22       	and	r13, r25
     d2e:	89 a1       	ldd	r24, Y+33	; 0x21
     d30:	9a a1       	ldd	r25, Y+34	; 0x22
     d32:	ab a1       	ldd	r26, Y+35	; 0x23
     d34:	bc a1       	ldd	r27, Y+36	; 0x24
     d36:	1d 01       	movw	r2, r26
     d38:	44 24       	eor	r4, r4
     d3a:	55 24       	eor	r5, r5
     d3c:	c8 01       	movw	r24, r16
     d3e:	b7 01       	movw	r22, r14
     d40:	a6 01       	movw	r20, r12
     d42:	95 01       	movw	r18, r10
     d44:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c af       	std	Y+60, r22	; 0x3c
     d4c:	7d af       	std	Y+61, r23	; 0x3d
     d4e:	8e af       	std	Y+62, r24	; 0x3e
     d50:	9f af       	std	Y+63, r25	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c8 01       	movw	r24, r16
     d56:	b7 01       	movw	r22, r14
     d58:	a2 01       	movw	r20, r4
     d5a:	91 01       	movw	r18, r2
     d5c:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     d60:	3b 01       	movw	r6, r22
     d62:	4c 01       	movw	r8, r24
     d64:	6d 96       	adiw	r28, 0x1d	; 29
     d66:	6c ad       	ldd	r22, Y+60	; 0x3c
     d68:	7d ad       	ldd	r23, Y+61	; 0x3d
     d6a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6e:	6d 97       	sbiw	r28, 0x1d	; 29
     d70:	a6 01       	movw	r20, r12
     d72:	95 01       	movw	r18, r10
     d74:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     d78:	7b 01       	movw	r14, r22
     d7a:	8c 01       	movw	r16, r24
     d7c:	6d 96       	adiw	r28, 0x1d	; 29
     d7e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d80:	7d ad       	ldd	r23, Y+61	; 0x3d
     d82:	8e ad       	ldd	r24, Y+62	; 0x3e
     d84:	9f ad       	ldd	r25, Y+63	; 0x3f
     d86:	6d 97       	sbiw	r28, 0x1d	; 29
     d88:	a2 01       	movw	r20, r4
     d8a:	91 01       	movw	r18, r2
     d8c:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
     d90:	5b 01       	movw	r10, r22
     d92:	6c 01       	movw	r12, r24
     d94:	a8 01       	movw	r20, r16
     d96:	97 01       	movw	r18, r14
     d98:	26 0d       	add	r18, r6
     d9a:	37 1d       	adc	r19, r7
     d9c:	48 1d       	adc	r20, r8
     d9e:	59 1d       	adc	r21, r9
     da0:	69 96       	adiw	r28, 0x19	; 25
     da2:	6c ac       	ldd	r6, Y+60	; 0x3c
     da4:	7d ac       	ldd	r7, Y+61	; 0x3d
     da6:	8e ac       	ldd	r8, Y+62	; 0x3e
     da8:	9f ac       	ldd	r9, Y+63	; 0x3f
     daa:	69 97       	sbiw	r28, 0x19	; 25
     dac:	c4 01       	movw	r24, r8
     dae:	aa 27       	eor	r26, r26
     db0:	bb 27       	eor	r27, r27
     db2:	28 0f       	add	r18, r24
     db4:	39 1f       	adc	r19, r25
     db6:	4a 1f       	adc	r20, r26
     db8:	5b 1f       	adc	r21, r27
     dba:	2e 15       	cp	r18, r14
     dbc:	3f 05       	cpc	r19, r15
     dbe:	40 07       	cpc	r20, r16
     dc0:	51 07       	cpc	r21, r17
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__stack+0x577>
     dc4:	e1 2c       	mov	r14, r1
     dc6:	f1 2c       	mov	r15, r1
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	06 2f       	mov	r16, r22
     dcc:	11 2d       	mov	r17, r1
     dce:	ae 0c       	add	r10, r14
     dd0:	bf 1c       	adc	r11, r15
     dd2:	c0 1e       	adc	r12, r16
     dd4:	d1 1e       	adc	r13, r17
     dd6:	ca 01       	movw	r24, r20
     dd8:	aa 27       	eor	r26, r26
     dda:	bb 27       	eor	r27, r27
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	6a 0d       	add	r22, r10
     de2:	7b 1d       	adc	r23, r11
     de4:	8c 1d       	adc	r24, r12
     de6:	9d 1d       	adc	r25, r13
     de8:	69 8c       	ldd	r6, Y+25	; 0x19
     dea:	7a 8c       	ldd	r7, Y+26	; 0x1a
     dec:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dee:	9c 8c       	ldd	r9, Y+28	; 0x1c
     df0:	66 16       	cp	r6, r22
     df2:	77 06       	cpc	r7, r23
     df4:	88 06       	cpc	r8, r24
     df6:	99 06       	cpc	r9, r25
     df8:	40 f1       	brcs	.+80     	; 0xe4a <__stack+0x5eb>
     dfa:	66 15       	cp	r22, r6
     dfc:	77 05       	cpc	r23, r7
     dfe:	88 05       	cpc	r24, r8
     e00:	99 05       	cpc	r25, r9
     e02:	09 f0       	breq	.+2      	; 0xe06 <__stack+0x5a7>
     e04:	43 c0       	rjmp	.+134    	; 0xe8c <__stack+0x62d>
     e06:	d9 01       	movw	r26, r18
     e08:	99 27       	eor	r25, r25
     e0a:	88 27       	eor	r24, r24
     e0c:	69 96       	adiw	r28, 0x19	; 25
     e0e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e10:	3d ad       	ldd	r19, Y+61	; 0x3d
     e12:	4e ad       	ldd	r20, Y+62	; 0x3e
     e14:	5f ad       	ldd	r21, Y+63	; 0x3f
     e16:	69 97       	sbiw	r28, 0x19	; 25
     e18:	40 70       	andi	r20, 0x00	; 0
     e1a:	50 70       	andi	r21, 0x00	; 0
     e1c:	82 0f       	add	r24, r18
     e1e:	93 1f       	adc	r25, r19
     e20:	a4 1f       	adc	r26, r20
     e22:	b5 1f       	adc	r27, r21
     e24:	2d a5       	ldd	r18, Y+45	; 0x2d
     e26:	3e a5       	ldd	r19, Y+46	; 0x2e
     e28:	4f a5       	ldd	r20, Y+47	; 0x2f
     e2a:	58 a9       	ldd	r21, Y+48	; 0x30
     e2c:	6e 96       	adiw	r28, 0x1e	; 30
     e2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e30:	6e 97       	sbiw	r28, 0x1e	; 30
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <__stack+0x5dd>
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	44 1f       	adc	r20, r20
     e3a:	55 1f       	adc	r21, r21
     e3c:	0a 94       	dec	r0
     e3e:	d2 f7       	brpl	.-12     	; 0xe34 <__stack+0x5d5>
     e40:	28 17       	cp	r18, r24
     e42:	39 07       	cpc	r19, r25
     e44:	4a 07       	cpc	r20, r26
     e46:	5b 07       	cpc	r21, r27
     e48:	08 f5       	brcc	.+66     	; 0xe8c <__stack+0x62d>
     e4a:	09 a9       	ldd	r16, Y+49	; 0x31
     e4c:	1a a9       	ldd	r17, Y+50	; 0x32
     e4e:	2b a9       	ldd	r18, Y+51	; 0x33
     e50:	3c a9       	ldd	r19, Y+52	; 0x34
     e52:	01 50       	subi	r16, 0x01	; 1
     e54:	10 40       	sbci	r17, 0x00	; 0
     e56:	20 40       	sbci	r18, 0x00	; 0
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	09 ab       	std	Y+49, r16	; 0x31
     e5c:	1a ab       	std	Y+50, r17	; 0x32
     e5e:	2b ab       	std	Y+51, r18	; 0x33
     e60:	3c ab       	std	Y+52, r19	; 0x34
     e62:	14 c0       	rjmp	.+40     	; 0xe8c <__stack+0x62d>
     e64:	66 24       	eor	r6, r6
     e66:	77 24       	eor	r7, r7
     e68:	43 01       	movw	r8, r6
     e6a:	21 e0       	ldi	r18, 0x01	; 1
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	29 ab       	std	Y+49, r18	; 0x31
     e74:	3a ab       	std	Y+50, r19	; 0x32
     e76:	4b ab       	std	Y+51, r20	; 0x33
     e78:	5c ab       	std	Y+52, r21	; 0x34
     e7a:	0b c0       	rjmp	.+22     	; 0xe92 <__stack+0x633>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	19 aa       	std	Y+49, r1	; 0x31
     e84:	1a aa       	std	Y+50, r1	; 0x32
     e86:	1b aa       	std	Y+51, r1	; 0x33
     e88:	1c aa       	std	Y+52, r1	; 0x34
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <__stack+0x633>
     e8c:	66 24       	eor	r6, r6
     e8e:	77 24       	eor	r7, r7
     e90:	43 01       	movw	r8, r6
     e92:	fe 01       	movw	r30, r28
     e94:	71 96       	adiw	r30, 0x11	; 17
     e96:	88 e0       	ldi	r24, 0x08	; 8
     e98:	df 01       	movw	r26, r30
     e9a:	1d 92       	st	X+, r1
     e9c:	8a 95       	dec	r24
     e9e:	e9 f7       	brne	.-6      	; 0xe9a <__stack+0x63b>
     ea0:	a9 a8       	ldd	r10, Y+49	; 0x31
     ea2:	ba a8       	ldd	r11, Y+50	; 0x32
     ea4:	cb a8       	ldd	r12, Y+51	; 0x33
     ea6:	dc a8       	ldd	r13, Y+52	; 0x34
     ea8:	a9 8a       	std	Y+17, r10	; 0x11
     eaa:	ba 8a       	std	Y+18, r11	; 0x12
     eac:	cb 8a       	std	Y+19, r12	; 0x13
     eae:	dc 8a       	std	Y+20, r13	; 0x14
     eb0:	6d 8a       	std	Y+21, r6	; 0x15
     eb2:	7e 8a       	std	Y+22, r7	; 0x16
     eb4:	8f 8a       	std	Y+23, r8	; 0x17
     eb6:	98 8e       	std	Y+24, r9	; 0x18
     eb8:	29 a9       	ldd	r18, Y+49	; 0x31
     eba:	3a 89       	ldd	r19, Y+18	; 0x12
     ebc:	4b 89       	ldd	r20, Y+19	; 0x13
     ebe:	5c 89       	ldd	r21, Y+20	; 0x14
     ec0:	66 2d       	mov	r22, r6
     ec2:	7e 89       	ldd	r23, Y+22	; 0x16
     ec4:	8f 89       	ldd	r24, Y+23	; 0x17
     ec6:	98 8d       	ldd	r25, Y+24	; 0x18
     ec8:	c2 5a       	subi	r28, 0xA2	; 162
     eca:	df 4f       	sbci	r29, 0xFF	; 255
     ecc:	e2 e1       	ldi	r30, 0x12	; 18
     ece:	0c 94 2e 2e 	jmp	0x5c5c	; 0x5c5c <__epilogue_restores__>

00000ed2 <__umoddi3>:
     ed2:	ab e5       	ldi	r26, 0x5B	; 91
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	ef e6       	ldi	r30, 0x6F	; 111
     ed8:	f7 e0       	ldi	r31, 0x07	; 7
     eda:	0c 94 12 2e 	jmp	0x5c24	; 0x5c24 <__prologue_saves__>
     ede:	a8 e0       	ldi	r26, 0x08	; 8
     ee0:	4e 01       	movw	r8, r28
     ee2:	08 94       	sec
     ee4:	81 1c       	adc	r8, r1
     ee6:	91 1c       	adc	r9, r1
     ee8:	f4 01       	movw	r30, r8
     eea:	6a 2e       	mov	r6, r26
     eec:	11 92       	st	Z+, r1
     eee:	6a 94       	dec	r6
     ef0:	e9 f7       	brne	.-6      	; 0xeec <__umoddi3+0x1a>
     ef2:	29 83       	std	Y+1, r18	; 0x01
     ef4:	3a 83       	std	Y+2, r19	; 0x02
     ef6:	4b 83       	std	Y+3, r20	; 0x03
     ef8:	5c 83       	std	Y+4, r21	; 0x04
     efa:	6d 83       	std	Y+5, r22	; 0x05
     efc:	7e 83       	std	Y+6, r23	; 0x06
     efe:	8f 83       	std	Y+7, r24	; 0x07
     f00:	98 87       	std	Y+8, r25	; 0x08
     f02:	ce 01       	movw	r24, r28
     f04:	09 96       	adiw	r24, 0x09	; 9
     f06:	fc 01       	movw	r30, r24
     f08:	11 92       	st	Z+, r1
     f0a:	aa 95       	dec	r26
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <__umoddi3+0x36>
     f0e:	a9 86       	std	Y+9, r10	; 0x09
     f10:	ba 86       	std	Y+10, r11	; 0x0a
     f12:	cb 86       	std	Y+11, r12	; 0x0b
     f14:	dc 86       	std	Y+12, r13	; 0x0c
     f16:	ed 86       	std	Y+13, r14	; 0x0d
     f18:	fe 86       	std	Y+14, r15	; 0x0e
     f1a:	0f 87       	std	Y+15, r16	; 0x0f
     f1c:	18 8b       	std	Y+16, r17	; 0x10
     f1e:	29 84       	ldd	r2, Y+9	; 0x09
     f20:	3a 84       	ldd	r3, Y+10	; 0x0a
     f22:	4b 84       	ldd	r4, Y+11	; 0x0b
     f24:	5c 84       	ldd	r5, Y+12	; 0x0c
     f26:	ad 84       	ldd	r10, Y+13	; 0x0d
     f28:	be 84       	ldd	r11, Y+14	; 0x0e
     f2a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f2c:	d8 88       	ldd	r13, Y+16	; 0x10
     f2e:	29 81       	ldd	r18, Y+1	; 0x01
     f30:	3a 81       	ldd	r19, Y+2	; 0x02
     f32:	4b 81       	ldd	r20, Y+3	; 0x03
     f34:	5c 81       	ldd	r21, Y+4	; 0x04
     f36:	69 96       	adiw	r28, 0x19	; 25
     f38:	2f af       	std	Y+63, r18	; 0x3f
     f3a:	69 97       	sbiw	r28, 0x19	; 25
     f3c:	6a 96       	adiw	r28, 0x1a	; 26
     f3e:	3f af       	std	Y+63, r19	; 0x3f
     f40:	6a 97       	sbiw	r28, 0x1a	; 26
     f42:	6b 96       	adiw	r28, 0x1b	; 27
     f44:	4f af       	std	Y+63, r20	; 0x3f
     f46:	6b 97       	sbiw	r28, 0x1b	; 27
     f48:	6c 96       	adiw	r28, 0x1c	; 28
     f4a:	5f af       	std	Y+63, r21	; 0x3f
     f4c:	6c 97       	sbiw	r28, 0x1c	; 28
     f4e:	6c 96       	adiw	r28, 0x1c	; 28
     f50:	6c ac       	ldd	r6, Y+60	; 0x3c
     f52:	7d ac       	ldd	r7, Y+61	; 0x3d
     f54:	8e ac       	ldd	r8, Y+62	; 0x3e
     f56:	9f ac       	ldd	r9, Y+63	; 0x3f
     f58:	6c 97       	sbiw	r28, 0x1c	; 28
     f5a:	69 aa       	std	Y+49, r6	; 0x31
     f5c:	7a aa       	std	Y+50, r7	; 0x32
     f5e:	8b aa       	std	Y+51, r8	; 0x33
     f60:	9c aa       	std	Y+52, r9	; 0x34
     f62:	6d 81       	ldd	r22, Y+5	; 0x05
     f64:	7e 81       	ldd	r23, Y+6	; 0x06
     f66:	8f 81       	ldd	r24, Y+7	; 0x07
     f68:	98 85       	ldd	r25, Y+8	; 0x08
     f6a:	3b 01       	movw	r6, r22
     f6c:	4c 01       	movw	r8, r24
     f6e:	6d aa       	std	Y+53, r6	; 0x35
     f70:	7e aa       	std	Y+54, r7	; 0x36
     f72:	8f aa       	std	Y+55, r8	; 0x37
     f74:	98 ae       	std	Y+56, r9	; 0x38
     f76:	a1 14       	cp	r10, r1
     f78:	b1 04       	cpc	r11, r1
     f7a:	c1 04       	cpc	r12, r1
     f7c:	d1 04       	cpc	r13, r1
     f7e:	09 f0       	breq	.+2      	; 0xf82 <__umoddi3+0xb0>
     f80:	04 c3       	rjmp	.+1544   	; 0x158a <__umoddi3+0x6b8>
     f82:	62 14       	cp	r6, r2
     f84:	73 04       	cpc	r7, r3
     f86:	84 04       	cpc	r8, r4
     f88:	95 04       	cpc	r9, r5
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__umoddi3+0xbc>
     f8c:	00 c1       	rjmp	.+512    	; 0x118e <__umoddi3+0x2bc>
     f8e:	00 e0       	ldi	r16, 0x00	; 0
     f90:	20 16       	cp	r2, r16
     f92:	00 e0       	ldi	r16, 0x00	; 0
     f94:	30 06       	cpc	r3, r16
     f96:	01 e0       	ldi	r16, 0x01	; 1
     f98:	40 06       	cpc	r4, r16
     f9a:	00 e0       	ldi	r16, 0x00	; 0
     f9c:	50 06       	cpc	r5, r16
     f9e:	88 f4       	brcc	.+34     	; 0xfc2 <__umoddi3+0xf0>
     fa0:	1f ef       	ldi	r17, 0xFF	; 255
     fa2:	21 16       	cp	r2, r17
     fa4:	31 04       	cpc	r3, r1
     fa6:	41 04       	cpc	r4, r1
     fa8:	51 04       	cpc	r5, r1
     faa:	39 f0       	breq	.+14     	; 0xfba <__umoddi3+0xe8>
     fac:	30 f0       	brcs	.+12     	; 0xfba <__umoddi3+0xe8>
     fae:	88 e0       	ldi	r24, 0x08	; 8
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	01 2d       	mov	r16, r1
     fb6:	11 2d       	mov	r17, r1
     fb8:	18 c0       	rjmp	.+48     	; 0xfea <__umoddi3+0x118>
     fba:	ee 24       	eor	r14, r14
     fbc:	ff 24       	eor	r15, r15
     fbe:	87 01       	movw	r16, r14
     fc0:	14 c0       	rjmp	.+40     	; 0xfea <__umoddi3+0x118>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	24 16       	cp	r2, r20
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	34 06       	cpc	r3, r20
     fca:	40 e0       	ldi	r20, 0x00	; 0
     fcc:	44 06       	cpc	r4, r20
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	54 06       	cpc	r5, r20
     fd2:	30 f0       	brcs	.+12     	; 0xfe0 <__umoddi3+0x10e>
     fd4:	b8 e1       	ldi	r27, 0x18	; 24
     fd6:	eb 2e       	mov	r14, r27
     fd8:	f1 2c       	mov	r15, r1
     fda:	01 2d       	mov	r16, r1
     fdc:	11 2d       	mov	r17, r1
     fde:	05 c0       	rjmp	.+10     	; 0xfea <__umoddi3+0x118>
     fe0:	a0 e1       	ldi	r26, 0x10	; 16
     fe2:	ea 2e       	mov	r14, r26
     fe4:	f1 2c       	mov	r15, r1
     fe6:	01 2d       	mov	r16, r1
     fe8:	11 2d       	mov	r17, r1
     fea:	d2 01       	movw	r26, r4
     fec:	c1 01       	movw	r24, r2
     fee:	0e 2c       	mov	r0, r14
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__umoddi3+0x128>
     ff2:	b6 95       	lsr	r27
     ff4:	a7 95       	ror	r26
     ff6:	97 95       	ror	r25
     ff8:	87 95       	ror	r24
     ffa:	0a 94       	dec	r0
     ffc:	d2 f7       	brpl	.-12     	; 0xff2 <__umoddi3+0x120>
     ffe:	80 54       	subi	r24, 0x40	; 64
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	dc 01       	movw	r26, r24
    1004:	2c 91       	ld	r18, X
    1006:	80 e2       	ldi	r24, 0x20	; 32
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	8e 19       	sub	r24, r14
    1010:	9f 09       	sbc	r25, r15
    1012:	a0 0b       	sbc	r26, r16
    1014:	b1 0b       	sbc	r27, r17
    1016:	5c 01       	movw	r10, r24
    1018:	6d 01       	movw	r12, r26
    101a:	a2 1a       	sub	r10, r18
    101c:	b1 08       	sbc	r11, r1
    101e:	c1 08       	sbc	r12, r1
    1020:	d1 08       	sbc	r13, r1
    1022:	a9 ae       	std	Y+57, r10	; 0x39
    1024:	ba ae       	std	Y+58, r11	; 0x3a
    1026:	cb ae       	std	Y+59, r12	; 0x3b
    1028:	dc ae       	std	Y+60, r13	; 0x3c
    102a:	a1 14       	cp	r10, r1
    102c:	b1 04       	cpc	r11, r1
    102e:	c1 04       	cpc	r12, r1
    1030:	d1 04       	cpc	r13, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <__umoddi3+0x164>
    1034:	3f c0       	rjmp	.+126    	; 0x10b4 <__umoddi3+0x1e2>
    1036:	69 ad       	ldd	r22, Y+57	; 0x39
    1038:	06 2e       	mov	r0, r22
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <__umoddi3+0x172>
    103c:	22 0c       	add	r2, r2
    103e:	33 1c       	adc	r3, r3
    1040:	44 1c       	adc	r4, r4
    1042:	55 1c       	adc	r5, r5
    1044:	0a 94       	dec	r0
    1046:	d2 f7       	brpl	.-12     	; 0x103c <__umoddi3+0x16a>
    1048:	a4 01       	movw	r20, r8
    104a:	93 01       	movw	r18, r6
    104c:	06 2e       	mov	r0, r22
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__umoddi3+0x186>
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	0a 94       	dec	r0
    105a:	d2 f7       	brpl	.-12     	; 0x1050 <__umoddi3+0x17e>
    105c:	80 e2       	ldi	r24, 0x20	; 32
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	8a 19       	sub	r24, r10
    1062:	9b 09       	sbc	r25, r11
    1064:	6c 96       	adiw	r28, 0x1c	; 28
    1066:	cc ac       	ldd	r12, Y+60	; 0x3c
    1068:	dd ac       	ldd	r13, Y+61	; 0x3d
    106a:	ee ac       	ldd	r14, Y+62	; 0x3e
    106c:	ff ac       	ldd	r15, Y+63	; 0x3f
    106e:	6c 97       	sbiw	r28, 0x1c	; 28
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__umoddi3+0x1a8>
    1072:	f6 94       	lsr	r15
    1074:	e7 94       	ror	r14
    1076:	d7 94       	ror	r13
    1078:	c7 94       	ror	r12
    107a:	8a 95       	dec	r24
    107c:	d2 f7       	brpl	.-12     	; 0x1072 <__umoddi3+0x1a0>
    107e:	87 01       	movw	r16, r14
    1080:	76 01       	movw	r14, r12
    1082:	e2 2a       	or	r14, r18
    1084:	f3 2a       	or	r15, r19
    1086:	04 2b       	or	r16, r20
    1088:	15 2b       	or	r17, r21
    108a:	ed aa       	std	Y+53, r14	; 0x35
    108c:	fe aa       	std	Y+54, r15	; 0x36
    108e:	0f ab       	std	Y+55, r16	; 0x37
    1090:	18 af       	std	Y+56, r17	; 0x38
    1092:	6c 96       	adiw	r28, 0x1c	; 28
    1094:	8c ad       	ldd	r24, Y+60	; 0x3c
    1096:	9d ad       	ldd	r25, Y+61	; 0x3d
    1098:	ae ad       	ldd	r26, Y+62	; 0x3e
    109a:	bf ad       	ldd	r27, Y+63	; 0x3f
    109c:	6c 97       	sbiw	r28, 0x1c	; 28
    109e:	04 c0       	rjmp	.+8      	; 0x10a8 <__umoddi3+0x1d6>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	aa 1f       	adc	r26, r26
    10a6:	bb 1f       	adc	r27, r27
    10a8:	6a 95       	dec	r22
    10aa:	d2 f7       	brpl	.-12     	; 0x10a0 <__umoddi3+0x1ce>
    10ac:	89 ab       	std	Y+49, r24	; 0x31
    10ae:	9a ab       	std	Y+50, r25	; 0x32
    10b0:	ab ab       	std	Y+51, r26	; 0x33
    10b2:	bc ab       	std	Y+52, r27	; 0x34
    10b4:	32 01       	movw	r6, r4
    10b6:	88 24       	eor	r8, r8
    10b8:	99 24       	eor	r9, r9
    10ba:	b2 01       	movw	r22, r4
    10bc:	a1 01       	movw	r20, r2
    10be:	60 70       	andi	r22, 0x00	; 0
    10c0:	70 70       	andi	r23, 0x00	; 0
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	4c af       	std	Y+60, r20	; 0x3c
    10c6:	5d af       	std	Y+61, r21	; 0x3d
    10c8:	6e af       	std	Y+62, r22	; 0x3e
    10ca:	7f af       	std	Y+63, r23	; 0x3f
    10cc:	21 97       	sbiw	r28, 0x01	; 1
    10ce:	6d a9       	ldd	r22, Y+53	; 0x35
    10d0:	7e a9       	ldd	r23, Y+54	; 0x36
    10d2:	8f a9       	ldd	r24, Y+55	; 0x37
    10d4:	98 ad       	ldd	r25, Y+56	; 0x38
    10d6:	a4 01       	movw	r20, r8
    10d8:	93 01       	movw	r18, r6
    10da:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    10de:	7b 01       	movw	r14, r22
    10e0:	8c 01       	movw	r16, r24
    10e2:	6d a9       	ldd	r22, Y+53	; 0x35
    10e4:	7e a9       	ldd	r23, Y+54	; 0x36
    10e6:	8f a9       	ldd	r24, Y+55	; 0x37
    10e8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ea:	a4 01       	movw	r20, r8
    10ec:	93 01       	movw	r18, r6
    10ee:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	21 96       	adiw	r28, 0x01	; 1
    10f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    10fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    10fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1100:	21 97       	sbiw	r28, 0x01	; 1
    1102:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    1106:	9b 01       	movw	r18, r22
    1108:	ac 01       	movw	r20, r24
    110a:	87 01       	movw	r16, r14
    110c:	ff 24       	eor	r15, r15
    110e:	ee 24       	eor	r14, r14
    1110:	a9 a8       	ldd	r10, Y+49	; 0x31
    1112:	ba a8       	ldd	r11, Y+50	; 0x32
    1114:	cb a8       	ldd	r12, Y+51	; 0x33
    1116:	dc a8       	ldd	r13, Y+52	; 0x34
    1118:	c6 01       	movw	r24, r12
    111a:	aa 27       	eor	r26, r26
    111c:	bb 27       	eor	r27, r27
    111e:	57 01       	movw	r10, r14
    1120:	68 01       	movw	r12, r16
    1122:	a8 2a       	or	r10, r24
    1124:	b9 2a       	or	r11, r25
    1126:	ca 2a       	or	r12, r26
    1128:	db 2a       	or	r13, r27
    112a:	a2 16       	cp	r10, r18
    112c:	b3 06       	cpc	r11, r19
    112e:	c4 06       	cpc	r12, r20
    1130:	d5 06       	cpc	r13, r21
    1132:	90 f4       	brcc	.+36     	; 0x1158 <__umoddi3+0x286>
    1134:	a2 0c       	add	r10, r2
    1136:	b3 1c       	adc	r11, r3
    1138:	c4 1c       	adc	r12, r4
    113a:	d5 1c       	adc	r13, r5
    113c:	a2 14       	cp	r10, r2
    113e:	b3 04       	cpc	r11, r3
    1140:	c4 04       	cpc	r12, r4
    1142:	d5 04       	cpc	r13, r5
    1144:	48 f0       	brcs	.+18     	; 0x1158 <__umoddi3+0x286>
    1146:	a2 16       	cp	r10, r18
    1148:	b3 06       	cpc	r11, r19
    114a:	c4 06       	cpc	r12, r20
    114c:	d5 06       	cpc	r13, r21
    114e:	20 f4       	brcc	.+8      	; 0x1158 <__umoddi3+0x286>
    1150:	a2 0c       	add	r10, r2
    1152:	b3 1c       	adc	r11, r3
    1154:	c4 1c       	adc	r12, r4
    1156:	d5 1c       	adc	r13, r5
    1158:	a2 1a       	sub	r10, r18
    115a:	b3 0a       	sbc	r11, r19
    115c:	c4 0a       	sbc	r12, r20
    115e:	d5 0a       	sbc	r13, r21
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    116c:	7b 01       	movw	r14, r22
    116e:	8c 01       	movw	r16, r24
    1170:	c6 01       	movw	r24, r12
    1172:	b5 01       	movw	r22, r10
    1174:	a4 01       	movw	r20, r8
    1176:	93 01       	movw	r18, r6
    1178:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    117c:	ca 01       	movw	r24, r20
    117e:	b9 01       	movw	r22, r18
    1180:	21 96       	adiw	r28, 0x01	; 1
    1182:	2c ad       	ldd	r18, Y+60	; 0x3c
    1184:	3d ad       	ldd	r19, Y+61	; 0x3d
    1186:	4e ad       	ldd	r20, Y+62	; 0x3e
    1188:	5f ad       	ldd	r21, Y+63	; 0x3f
    118a:	21 97       	sbiw	r28, 0x01	; 1
    118c:	ba c1       	rjmp	.+884    	; 0x1502 <__umoddi3+0x630>
    118e:	21 14       	cp	r2, r1
    1190:	31 04       	cpc	r3, r1
    1192:	41 04       	cpc	r4, r1
    1194:	51 04       	cpc	r5, r1
    1196:	71 f4       	brne	.+28     	; 0x11b4 <__umoddi3+0x2e2>
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    11ac:	c9 01       	movw	r24, r18
    11ae:	da 01       	movw	r26, r20
    11b0:	1c 01       	movw	r2, r24
    11b2:	2d 01       	movw	r4, r26
    11b4:	00 e0       	ldi	r16, 0x00	; 0
    11b6:	20 16       	cp	r2, r16
    11b8:	00 e0       	ldi	r16, 0x00	; 0
    11ba:	30 06       	cpc	r3, r16
    11bc:	01 e0       	ldi	r16, 0x01	; 1
    11be:	40 06       	cpc	r4, r16
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	50 06       	cpc	r5, r16
    11c4:	88 f4       	brcc	.+34     	; 0x11e8 <__umoddi3+0x316>
    11c6:	1f ef       	ldi	r17, 0xFF	; 255
    11c8:	21 16       	cp	r2, r17
    11ca:	31 04       	cpc	r3, r1
    11cc:	41 04       	cpc	r4, r1
    11ce:	51 04       	cpc	r5, r1
    11d0:	39 f0       	breq	.+14     	; 0x11e0 <__umoddi3+0x30e>
    11d2:	30 f0       	brcs	.+12     	; 0x11e0 <__umoddi3+0x30e>
    11d4:	68 e0       	ldi	r22, 0x08	; 8
    11d6:	e6 2e       	mov	r14, r22
    11d8:	f1 2c       	mov	r15, r1
    11da:	01 2d       	mov	r16, r1
    11dc:	11 2d       	mov	r17, r1
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <__umoddi3+0x33e>
    11e0:	ee 24       	eor	r14, r14
    11e2:	ff 24       	eor	r15, r15
    11e4:	87 01       	movw	r16, r14
    11e6:	14 c0       	rjmp	.+40     	; 0x1210 <__umoddi3+0x33e>
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	24 16       	cp	r2, r20
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	34 06       	cpc	r3, r20
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	44 06       	cpc	r4, r20
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	54 06       	cpc	r5, r20
    11f8:	30 f0       	brcs	.+12     	; 0x1206 <__umoddi3+0x334>
    11fa:	58 e1       	ldi	r21, 0x18	; 24
    11fc:	e5 2e       	mov	r14, r21
    11fe:	f1 2c       	mov	r15, r1
    1200:	01 2d       	mov	r16, r1
    1202:	11 2d       	mov	r17, r1
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <__umoddi3+0x33e>
    1206:	40 e1       	ldi	r20, 0x10	; 16
    1208:	e4 2e       	mov	r14, r20
    120a:	f1 2c       	mov	r15, r1
    120c:	01 2d       	mov	r16, r1
    120e:	11 2d       	mov	r17, r1
    1210:	d2 01       	movw	r26, r4
    1212:	c1 01       	movw	r24, r2
    1214:	0e 2c       	mov	r0, r14
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__umoddi3+0x34e>
    1218:	b6 95       	lsr	r27
    121a:	a7 95       	ror	r26
    121c:	97 95       	ror	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <__umoddi3+0x346>
    1224:	80 54       	subi	r24, 0x40	; 64
    1226:	9f 4f       	sbci	r25, 0xFF	; 255
    1228:	dc 01       	movw	r26, r24
    122a:	2c 91       	ld	r18, X
    122c:	30 e2       	ldi	r19, 0x20	; 32
    122e:	a3 2e       	mov	r10, r19
    1230:	b1 2c       	mov	r11, r1
    1232:	c1 2c       	mov	r12, r1
    1234:	d1 2c       	mov	r13, r1
    1236:	d6 01       	movw	r26, r12
    1238:	c5 01       	movw	r24, r10
    123a:	8e 19       	sub	r24, r14
    123c:	9f 09       	sbc	r25, r15
    123e:	a0 0b       	sbc	r26, r16
    1240:	b1 0b       	sbc	r27, r17
    1242:	7c 01       	movw	r14, r24
    1244:	8d 01       	movw	r16, r26
    1246:	e2 1a       	sub	r14, r18
    1248:	f1 08       	sbc	r15, r1
    124a:	01 09       	sbc	r16, r1
    124c:	11 09       	sbc	r17, r1
    124e:	e9 ae       	std	Y+57, r14	; 0x39
    1250:	fa ae       	std	Y+58, r15	; 0x3a
    1252:	0b af       	std	Y+59, r16	; 0x3b
    1254:	1c af       	std	Y+60, r17	; 0x3c
    1256:	e1 14       	cp	r14, r1
    1258:	f1 04       	cpc	r15, r1
    125a:	01 05       	cpc	r16, r1
    125c:	11 05       	cpc	r17, r1
    125e:	39 f4       	brne	.+14     	; 0x126e <__umoddi3+0x39c>
    1260:	64 01       	movw	r12, r8
    1262:	53 01       	movw	r10, r6
    1264:	a2 18       	sub	r10, r2
    1266:	b3 08       	sbc	r11, r3
    1268:	c4 08       	sbc	r12, r4
    126a:	d5 08       	sbc	r13, r5
    126c:	e2 c0       	rjmp	.+452    	; 0x1432 <__umoddi3+0x560>
    126e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1270:	68 96       	adiw	r28, 0x18	; 24
    1272:	ff ae       	std	Y+63, r15	; 0x3f
    1274:	68 97       	sbiw	r28, 0x18	; 24
    1276:	0f 2c       	mov	r0, r15
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__umoddi3+0x3b0>
    127a:	22 0c       	add	r2, r2
    127c:	33 1c       	adc	r3, r3
    127e:	44 1c       	adc	r4, r4
    1280:	55 1c       	adc	r5, r5
    1282:	0a 94       	dec	r0
    1284:	d2 f7       	brpl	.-12     	; 0x127a <__umoddi3+0x3a8>
    1286:	8a 2d       	mov	r24, r10
    1288:	8f 19       	sub	r24, r15
    128a:	64 01       	movw	r12, r8
    128c:	53 01       	movw	r10, r6
    128e:	08 2e       	mov	r0, r24
    1290:	04 c0       	rjmp	.+8      	; 0x129a <__umoddi3+0x3c8>
    1292:	d6 94       	lsr	r13
    1294:	c7 94       	ror	r12
    1296:	b7 94       	ror	r11
    1298:	a7 94       	ror	r10
    129a:	0a 94       	dec	r0
    129c:	d2 f7       	brpl	.-12     	; 0x1292 <__umoddi3+0x3c0>
    129e:	a4 01       	movw	r20, r8
    12a0:	93 01       	movw	r18, r6
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__umoddi3+0x3da>
    12a4:	22 0f       	add	r18, r18
    12a6:	33 1f       	adc	r19, r19
    12a8:	44 1f       	adc	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	fa 94       	dec	r15
    12ae:	d2 f7       	brpl	.-12     	; 0x12a4 <__umoddi3+0x3d2>
    12b0:	6c 96       	adiw	r28, 0x1c	; 28
    12b2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12b4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12b6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12b8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12ba:	6c 97       	sbiw	r28, 0x1c	; 28
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <__umoddi3+0x3f4>
    12be:	96 94       	lsr	r9
    12c0:	87 94       	ror	r8
    12c2:	77 94       	ror	r7
    12c4:	67 94       	ror	r6
    12c6:	8a 95       	dec	r24
    12c8:	d2 f7       	brpl	.-12     	; 0x12be <__umoddi3+0x3ec>
    12ca:	84 01       	movw	r16, r8
    12cc:	73 01       	movw	r14, r6
    12ce:	e2 2a       	or	r14, r18
    12d0:	f3 2a       	or	r15, r19
    12d2:	04 2b       	or	r16, r20
    12d4:	15 2b       	or	r17, r21
    12d6:	ed a6       	std	Y+45, r14	; 0x2d
    12d8:	fe a6       	std	Y+46, r15	; 0x2e
    12da:	0f a7       	std	Y+47, r16	; 0x2f
    12dc:	18 ab       	std	Y+48, r17	; 0x30
    12de:	32 01       	movw	r6, r4
    12e0:	88 24       	eor	r8, r8
    12e2:	99 24       	eor	r9, r9
    12e4:	b2 01       	movw	r22, r4
    12e6:	a1 01       	movw	r20, r2
    12e8:	60 70       	andi	r22, 0x00	; 0
    12ea:	70 70       	andi	r23, 0x00	; 0
    12ec:	25 96       	adiw	r28, 0x05	; 5
    12ee:	4c af       	std	Y+60, r20	; 0x3c
    12f0:	5d af       	std	Y+61, r21	; 0x3d
    12f2:	6e af       	std	Y+62, r22	; 0x3e
    12f4:	7f af       	std	Y+63, r23	; 0x3f
    12f6:	25 97       	sbiw	r28, 0x05	; 5
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    1304:	7b 01       	movw	r14, r22
    1306:	8c 01       	movw	r16, r24
    1308:	c6 01       	movw	r24, r12
    130a:	b5 01       	movw	r22, r10
    130c:	a4 01       	movw	r20, r8
    130e:	93 01       	movw	r18, r6
    1310:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    1314:	ca 01       	movw	r24, r20
    1316:	b9 01       	movw	r22, r18
    1318:	25 96       	adiw	r28, 0x05	; 5
    131a:	2c ad       	ldd	r18, Y+60	; 0x3c
    131c:	3d ad       	ldd	r19, Y+61	; 0x3d
    131e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1320:	5f ad       	ldd	r21, Y+63	; 0x3f
    1322:	25 97       	sbiw	r28, 0x05	; 5
    1324:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	87 01       	movw	r16, r14
    132e:	ff 24       	eor	r15, r15
    1330:	ee 24       	eor	r14, r14
    1332:	ad a4       	ldd	r10, Y+45	; 0x2d
    1334:	be a4       	ldd	r11, Y+46	; 0x2e
    1336:	cf a4       	ldd	r12, Y+47	; 0x2f
    1338:	d8 a8       	ldd	r13, Y+48	; 0x30
    133a:	c6 01       	movw	r24, r12
    133c:	aa 27       	eor	r26, r26
    133e:	bb 27       	eor	r27, r27
    1340:	5c 01       	movw	r10, r24
    1342:	6d 01       	movw	r12, r26
    1344:	ae 28       	or	r10, r14
    1346:	bf 28       	or	r11, r15
    1348:	c0 2a       	or	r12, r16
    134a:	d1 2a       	or	r13, r17
    134c:	a2 16       	cp	r10, r18
    134e:	b3 06       	cpc	r11, r19
    1350:	c4 06       	cpc	r12, r20
    1352:	d5 06       	cpc	r13, r21
    1354:	90 f4       	brcc	.+36     	; 0x137a <__umoddi3+0x4a8>
    1356:	a2 0c       	add	r10, r2
    1358:	b3 1c       	adc	r11, r3
    135a:	c4 1c       	adc	r12, r4
    135c:	d5 1c       	adc	r13, r5
    135e:	a2 14       	cp	r10, r2
    1360:	b3 04       	cpc	r11, r3
    1362:	c4 04       	cpc	r12, r4
    1364:	d5 04       	cpc	r13, r5
    1366:	48 f0       	brcs	.+18     	; 0x137a <__umoddi3+0x4a8>
    1368:	a2 16       	cp	r10, r18
    136a:	b3 06       	cpc	r11, r19
    136c:	c4 06       	cpc	r12, r20
    136e:	d5 06       	cpc	r13, r21
    1370:	20 f4       	brcc	.+8      	; 0x137a <__umoddi3+0x4a8>
    1372:	a2 0c       	add	r10, r2
    1374:	b3 1c       	adc	r11, r3
    1376:	c4 1c       	adc	r12, r4
    1378:	d5 1c       	adc	r13, r5
    137a:	a2 1a       	sub	r10, r18
    137c:	b3 0a       	sbc	r11, r19
    137e:	c4 0a       	sbc	r12, r20
    1380:	d5 0a       	sbc	r13, r21
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    138e:	7b 01       	movw	r14, r22
    1390:	8c 01       	movw	r16, r24
    1392:	c6 01       	movw	r24, r12
    1394:	b5 01       	movw	r22, r10
    1396:	a4 01       	movw	r20, r8
    1398:	93 01       	movw	r18, r6
    139a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    139e:	ca 01       	movw	r24, r20
    13a0:	b9 01       	movw	r22, r18
    13a2:	25 96       	adiw	r28, 0x05	; 5
    13a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    13a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    13a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    13aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    13ac:	25 97       	sbiw	r28, 0x05	; 5
    13ae:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    13b2:	9b 01       	movw	r18, r22
    13b4:	ac 01       	movw	r20, r24
    13b6:	87 01       	movw	r16, r14
    13b8:	ff 24       	eor	r15, r15
    13ba:	ee 24       	eor	r14, r14
    13bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    13be:	9e a5       	ldd	r25, Y+46	; 0x2e
    13c0:	af a5       	ldd	r26, Y+47	; 0x2f
    13c2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13c4:	a0 70       	andi	r26, 0x00	; 0
    13c6:	b0 70       	andi	r27, 0x00	; 0
    13c8:	57 01       	movw	r10, r14
    13ca:	68 01       	movw	r12, r16
    13cc:	a8 2a       	or	r10, r24
    13ce:	b9 2a       	or	r11, r25
    13d0:	ca 2a       	or	r12, r26
    13d2:	db 2a       	or	r13, r27
    13d4:	a2 16       	cp	r10, r18
    13d6:	b3 06       	cpc	r11, r19
    13d8:	c4 06       	cpc	r12, r20
    13da:	d5 06       	cpc	r13, r21
    13dc:	90 f4       	brcc	.+36     	; 0x1402 <__umoddi3+0x530>
    13de:	a2 0c       	add	r10, r2
    13e0:	b3 1c       	adc	r11, r3
    13e2:	c4 1c       	adc	r12, r4
    13e4:	d5 1c       	adc	r13, r5
    13e6:	a2 14       	cp	r10, r2
    13e8:	b3 04       	cpc	r11, r3
    13ea:	c4 04       	cpc	r12, r4
    13ec:	d5 04       	cpc	r13, r5
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <__umoddi3+0x530>
    13f0:	a2 16       	cp	r10, r18
    13f2:	b3 06       	cpc	r11, r19
    13f4:	c4 06       	cpc	r12, r20
    13f6:	d5 06       	cpc	r13, r21
    13f8:	20 f4       	brcc	.+8      	; 0x1402 <__umoddi3+0x530>
    13fa:	a2 0c       	add	r10, r2
    13fc:	b3 1c       	adc	r11, r3
    13fe:	c4 1c       	adc	r12, r4
    1400:	d5 1c       	adc	r13, r5
    1402:	6c 96       	adiw	r28, 0x1c	; 28
    1404:	ec ac       	ldd	r14, Y+60	; 0x3c
    1406:	fd ac       	ldd	r15, Y+61	; 0x3d
    1408:	0e ad       	ldd	r16, Y+62	; 0x3e
    140a:	1f ad       	ldd	r17, Y+63	; 0x3f
    140c:	6c 97       	sbiw	r28, 0x1c	; 28
    140e:	68 96       	adiw	r28, 0x18	; 24
    1410:	0f ac       	ldd	r0, Y+63	; 0x3f
    1412:	68 97       	sbiw	r28, 0x18	; 24
    1414:	04 c0       	rjmp	.+8      	; 0x141e <__umoddi3+0x54c>
    1416:	ee 0c       	add	r14, r14
    1418:	ff 1c       	adc	r15, r15
    141a:	00 1f       	adc	r16, r16
    141c:	11 1f       	adc	r17, r17
    141e:	0a 94       	dec	r0
    1420:	d2 f7       	brpl	.-12     	; 0x1416 <__umoddi3+0x544>
    1422:	e9 aa       	std	Y+49, r14	; 0x31
    1424:	fa aa       	std	Y+50, r15	; 0x32
    1426:	0b ab       	std	Y+51, r16	; 0x33
    1428:	1c ab       	std	Y+52, r17	; 0x34
    142a:	a2 1a       	sub	r10, r18
    142c:	b3 0a       	sbc	r11, r19
    142e:	c4 0a       	sbc	r12, r20
    1430:	d5 0a       	sbc	r13, r21
    1432:	32 01       	movw	r6, r4
    1434:	88 24       	eor	r8, r8
    1436:	99 24       	eor	r9, r9
    1438:	b2 01       	movw	r22, r4
    143a:	a1 01       	movw	r20, r2
    143c:	60 70       	andi	r22, 0x00	; 0
    143e:	70 70       	andi	r23, 0x00	; 0
    1440:	29 96       	adiw	r28, 0x09	; 9
    1442:	4c af       	std	Y+60, r20	; 0x3c
    1444:	5d af       	std	Y+61, r21	; 0x3d
    1446:	6e af       	std	Y+62, r22	; 0x3e
    1448:	7f af       	std	Y+63, r23	; 0x3f
    144a:	29 97       	sbiw	r28, 0x09	; 9
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    1458:	7b 01       	movw	r14, r22
    145a:	8c 01       	movw	r16, r24
    145c:	c6 01       	movw	r24, r12
    145e:	b5 01       	movw	r22, r10
    1460:	a4 01       	movw	r20, r8
    1462:	93 01       	movw	r18, r6
    1464:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    1468:	ca 01       	movw	r24, r20
    146a:	b9 01       	movw	r22, r18
    146c:	29 96       	adiw	r28, 0x09	; 9
    146e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1470:	3d ad       	ldd	r19, Y+61	; 0x3d
    1472:	4e ad       	ldd	r20, Y+62	; 0x3e
    1474:	5f ad       	ldd	r21, Y+63	; 0x3f
    1476:	29 97       	sbiw	r28, 0x09	; 9
    1478:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	87 01       	movw	r16, r14
    1482:	ff 24       	eor	r15, r15
    1484:	ee 24       	eor	r14, r14
    1486:	a9 a8       	ldd	r10, Y+49	; 0x31
    1488:	ba a8       	ldd	r11, Y+50	; 0x32
    148a:	cb a8       	ldd	r12, Y+51	; 0x33
    148c:	dc a8       	ldd	r13, Y+52	; 0x34
    148e:	c6 01       	movw	r24, r12
    1490:	aa 27       	eor	r26, r26
    1492:	bb 27       	eor	r27, r27
    1494:	57 01       	movw	r10, r14
    1496:	68 01       	movw	r12, r16
    1498:	a8 2a       	or	r10, r24
    149a:	b9 2a       	or	r11, r25
    149c:	ca 2a       	or	r12, r26
    149e:	db 2a       	or	r13, r27
    14a0:	a2 16       	cp	r10, r18
    14a2:	b3 06       	cpc	r11, r19
    14a4:	c4 06       	cpc	r12, r20
    14a6:	d5 06       	cpc	r13, r21
    14a8:	90 f4       	brcc	.+36     	; 0x14ce <__umoddi3+0x5fc>
    14aa:	a2 0c       	add	r10, r2
    14ac:	b3 1c       	adc	r11, r3
    14ae:	c4 1c       	adc	r12, r4
    14b0:	d5 1c       	adc	r13, r5
    14b2:	a2 14       	cp	r10, r2
    14b4:	b3 04       	cpc	r11, r3
    14b6:	c4 04       	cpc	r12, r4
    14b8:	d5 04       	cpc	r13, r5
    14ba:	48 f0       	brcs	.+18     	; 0x14ce <__umoddi3+0x5fc>
    14bc:	a2 16       	cp	r10, r18
    14be:	b3 06       	cpc	r11, r19
    14c0:	c4 06       	cpc	r12, r20
    14c2:	d5 06       	cpc	r13, r21
    14c4:	20 f4       	brcc	.+8      	; 0x14ce <__umoddi3+0x5fc>
    14c6:	a2 0c       	add	r10, r2
    14c8:	b3 1c       	adc	r11, r3
    14ca:	c4 1c       	adc	r12, r4
    14cc:	d5 1c       	adc	r13, r5
    14ce:	a2 1a       	sub	r10, r18
    14d0:	b3 0a       	sbc	r11, r19
    14d2:	c4 0a       	sbc	r12, r20
    14d4:	d5 0a       	sbc	r13, r21
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    14e2:	7b 01       	movw	r14, r22
    14e4:	8c 01       	movw	r16, r24
    14e6:	c6 01       	movw	r24, r12
    14e8:	b5 01       	movw	r22, r10
    14ea:	a4 01       	movw	r20, r8
    14ec:	93 01       	movw	r18, r6
    14ee:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    14f2:	ca 01       	movw	r24, r20
    14f4:	b9 01       	movw	r22, r18
    14f6:	29 96       	adiw	r28, 0x09	; 9
    14f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    14fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    14fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1500:	29 97       	sbiw	r28, 0x09	; 9
    1502:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    1506:	9b 01       	movw	r18, r22
    1508:	ac 01       	movw	r20, r24
    150a:	87 01       	movw	r16, r14
    150c:	ff 24       	eor	r15, r15
    150e:	ee 24       	eor	r14, r14
    1510:	89 a9       	ldd	r24, Y+49	; 0x31
    1512:	9a a9       	ldd	r25, Y+50	; 0x32
    1514:	ab a9       	ldd	r26, Y+51	; 0x33
    1516:	bc a9       	ldd	r27, Y+52	; 0x34
    1518:	a0 70       	andi	r26, 0x00	; 0
    151a:	b0 70       	andi	r27, 0x00	; 0
    151c:	e8 2a       	or	r14, r24
    151e:	f9 2a       	or	r15, r25
    1520:	0a 2b       	or	r16, r26
    1522:	1b 2b       	or	r17, r27
    1524:	e2 16       	cp	r14, r18
    1526:	f3 06       	cpc	r15, r19
    1528:	04 07       	cpc	r16, r20
    152a:	15 07       	cpc	r17, r21
    152c:	90 f4       	brcc	.+36     	; 0x1552 <__umoddi3+0x680>
    152e:	e2 0c       	add	r14, r2
    1530:	f3 1c       	adc	r15, r3
    1532:	04 1d       	adc	r16, r4
    1534:	15 1d       	adc	r17, r5
    1536:	e2 14       	cp	r14, r2
    1538:	f3 04       	cpc	r15, r3
    153a:	04 05       	cpc	r16, r4
    153c:	15 05       	cpc	r17, r5
    153e:	48 f0       	brcs	.+18     	; 0x1552 <__umoddi3+0x680>
    1540:	e2 16       	cp	r14, r18
    1542:	f3 06       	cpc	r15, r19
    1544:	04 07       	cpc	r16, r20
    1546:	15 07       	cpc	r17, r21
    1548:	20 f4       	brcc	.+8      	; 0x1552 <__umoddi3+0x680>
    154a:	e2 0c       	add	r14, r2
    154c:	f3 1c       	adc	r15, r3
    154e:	04 1d       	adc	r16, r4
    1550:	15 1d       	adc	r17, r5
    1552:	e2 1a       	sub	r14, r18
    1554:	f3 0a       	sbc	r15, r19
    1556:	04 0b       	sbc	r16, r20
    1558:	15 0b       	sbc	r17, r21
    155a:	d8 01       	movw	r26, r16
    155c:	c7 01       	movw	r24, r14
    155e:	09 ac       	ldd	r0, Y+57	; 0x39
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__umoddi3+0x698>
    1562:	b6 95       	lsr	r27
    1564:	a7 95       	ror	r26
    1566:	97 95       	ror	r25
    1568:	87 95       	ror	r24
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__umoddi3+0x690>
    156e:	89 8b       	std	Y+17, r24	; 0x11
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	ab 8b       	std	Y+19, r26	; 0x13
    1574:	bc 8b       	std	Y+20, r27	; 0x14
    1576:	1d 8a       	std	Y+21, r1	; 0x15
    1578:	1e 8a       	std	Y+22, r1	; 0x16
    157a:	1f 8a       	std	Y+23, r1	; 0x17
    157c:	18 8e       	std	Y+24, r1	; 0x18
    157e:	28 2f       	mov	r18, r24
    1580:	3a 89       	ldd	r19, Y+18	; 0x12
    1582:	4b 89       	ldd	r20, Y+19	; 0x13
    1584:	5c 89       	ldd	r21, Y+20	; 0x14
    1586:	6d 89       	ldd	r22, Y+21	; 0x15
    1588:	0c c3       	rjmp	.+1560   	; 0x1ba2 <__umoddi3+0xcd0>
    158a:	6a 14       	cp	r6, r10
    158c:	7b 04       	cpc	r7, r11
    158e:	8c 04       	cpc	r8, r12
    1590:	9d 04       	cpc	r9, r13
    1592:	08 f4       	brcc	.+2      	; 0x1596 <__umoddi3+0x6c4>
    1594:	09 c3       	rjmp	.+1554   	; 0x1ba8 <__umoddi3+0xcd6>
    1596:	00 e0       	ldi	r16, 0x00	; 0
    1598:	a0 16       	cp	r10, r16
    159a:	00 e0       	ldi	r16, 0x00	; 0
    159c:	b0 06       	cpc	r11, r16
    159e:	01 e0       	ldi	r16, 0x01	; 1
    15a0:	c0 06       	cpc	r12, r16
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	d0 06       	cpc	r13, r16
    15a6:	88 f4       	brcc	.+34     	; 0x15ca <__umoddi3+0x6f8>
    15a8:	1f ef       	ldi	r17, 0xFF	; 255
    15aa:	a1 16       	cp	r10, r17
    15ac:	b1 04       	cpc	r11, r1
    15ae:	c1 04       	cpc	r12, r1
    15b0:	d1 04       	cpc	r13, r1
    15b2:	39 f0       	breq	.+14     	; 0x15c2 <__umoddi3+0x6f0>
    15b4:	30 f0       	brcs	.+12     	; 0x15c2 <__umoddi3+0x6f0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	e2 2e       	mov	r14, r18
    15ba:	f1 2c       	mov	r15, r1
    15bc:	01 2d       	mov	r16, r1
    15be:	11 2d       	mov	r17, r1
    15c0:	18 c0       	rjmp	.+48     	; 0x15f2 <__umoddi3+0x720>
    15c2:	ee 24       	eor	r14, r14
    15c4:	ff 24       	eor	r15, r15
    15c6:	87 01       	movw	r16, r14
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <__umoddi3+0x720>
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	a4 16       	cp	r10, r20
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	b4 06       	cpc	r11, r20
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	c4 06       	cpc	r12, r20
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	d4 06       	cpc	r13, r20
    15da:	30 f0       	brcs	.+12     	; 0x15e8 <__umoddi3+0x716>
    15dc:	98 e1       	ldi	r25, 0x18	; 24
    15de:	e9 2e       	mov	r14, r25
    15e0:	f1 2c       	mov	r15, r1
    15e2:	01 2d       	mov	r16, r1
    15e4:	11 2d       	mov	r17, r1
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <__umoddi3+0x720>
    15e8:	80 e1       	ldi	r24, 0x10	; 16
    15ea:	e8 2e       	mov	r14, r24
    15ec:	f1 2c       	mov	r15, r1
    15ee:	01 2d       	mov	r16, r1
    15f0:	11 2d       	mov	r17, r1
    15f2:	d6 01       	movw	r26, r12
    15f4:	c5 01       	movw	r24, r10
    15f6:	0e 2c       	mov	r0, r14
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__umoddi3+0x730>
    15fa:	b6 95       	lsr	r27
    15fc:	a7 95       	ror	r26
    15fe:	97 95       	ror	r25
    1600:	87 95       	ror	r24
    1602:	0a 94       	dec	r0
    1604:	d2 f7       	brpl	.-12     	; 0x15fa <__umoddi3+0x728>
    1606:	80 54       	subi	r24, 0x40	; 64
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	dc 01       	movw	r26, r24
    160c:	2c 91       	ld	r18, X
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a0 e0       	ldi	r26, 0x00	; 0
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	8e 19       	sub	r24, r14
    1618:	9f 09       	sbc	r25, r15
    161a:	a0 0b       	sbc	r26, r16
    161c:	b1 0b       	sbc	r27, r17
    161e:	82 1b       	sub	r24, r18
    1620:	91 09       	sbc	r25, r1
    1622:	a1 09       	sbc	r26, r1
    1624:	b1 09       	sbc	r27, r1
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	a1 05       	cpc	r26, r1
    162a:	b1 05       	cpc	r27, r1
    162c:	09 f0       	breq	.+2      	; 0x1630 <__umoddi3+0x75e>
    162e:	4f c0       	rjmp	.+158    	; 0x16ce <__umoddi3+0x7fc>
    1630:	a6 14       	cp	r10, r6
    1632:	b7 04       	cpc	r11, r7
    1634:	c8 04       	cpc	r12, r8
    1636:	d9 04       	cpc	r13, r9
    1638:	58 f0       	brcs	.+22     	; 0x1650 <__umoddi3+0x77e>
    163a:	6c 96       	adiw	r28, 0x1c	; 28
    163c:	ec ac       	ldd	r14, Y+60	; 0x3c
    163e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1640:	0e ad       	ldd	r16, Y+62	; 0x3e
    1642:	1f ad       	ldd	r17, Y+63	; 0x3f
    1644:	6c 97       	sbiw	r28, 0x1c	; 28
    1646:	e2 14       	cp	r14, r2
    1648:	f3 04       	cpc	r15, r3
    164a:	04 05       	cpc	r16, r4
    164c:	15 05       	cpc	r17, r5
    164e:	68 f1       	brcs	.+90     	; 0x16aa <__umoddi3+0x7d8>
    1650:	6c 96       	adiw	r28, 0x1c	; 28
    1652:	ec ac       	ldd	r14, Y+60	; 0x3c
    1654:	fd ac       	ldd	r15, Y+61	; 0x3d
    1656:	0e ad       	ldd	r16, Y+62	; 0x3e
    1658:	1f ad       	ldd	r17, Y+63	; 0x3f
    165a:	6c 97       	sbiw	r28, 0x1c	; 28
    165c:	e2 18       	sub	r14, r2
    165e:	f3 08       	sbc	r15, r3
    1660:	04 09       	sbc	r16, r4
    1662:	15 09       	sbc	r17, r5
    1664:	a4 01       	movw	r20, r8
    1666:	93 01       	movw	r18, r6
    1668:	2a 19       	sub	r18, r10
    166a:	3b 09       	sbc	r19, r11
    166c:	4c 09       	sbc	r20, r12
    166e:	5d 09       	sbc	r21, r13
    1670:	aa 24       	eor	r10, r10
    1672:	bb 24       	eor	r11, r11
    1674:	65 01       	movw	r12, r10
    1676:	6c 96       	adiw	r28, 0x1c	; 28
    1678:	6c ad       	ldd	r22, Y+60	; 0x3c
    167a:	7d ad       	ldd	r23, Y+61	; 0x3d
    167c:	8e ad       	ldd	r24, Y+62	; 0x3e
    167e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1680:	6c 97       	sbiw	r28, 0x1c	; 28
    1682:	6e 15       	cp	r22, r14
    1684:	7f 05       	cpc	r23, r15
    1686:	80 07       	cpc	r24, r16
    1688:	91 07       	cpc	r25, r17
    168a:	28 f4       	brcc	.+10     	; 0x1696 <__umoddi3+0x7c4>
    168c:	b1 e0       	ldi	r27, 0x01	; 1
    168e:	ab 2e       	mov	r10, r27
    1690:	b1 2c       	mov	r11, r1
    1692:	c1 2c       	mov	r12, r1
    1694:	d1 2c       	mov	r13, r1
    1696:	da 01       	movw	r26, r20
    1698:	c9 01       	movw	r24, r18
    169a:	8a 19       	sub	r24, r10
    169c:	9b 09       	sbc	r25, r11
    169e:	ac 09       	sbc	r26, r12
    16a0:	bd 09       	sbc	r27, r13
    16a2:	8d ab       	std	Y+53, r24	; 0x35
    16a4:	9e ab       	std	Y+54, r25	; 0x36
    16a6:	af ab       	std	Y+55, r26	; 0x37
    16a8:	b8 af       	std	Y+56, r27	; 0x38
    16aa:	e9 8a       	std	Y+17, r14	; 0x11
    16ac:	fa 8a       	std	Y+18, r15	; 0x12
    16ae:	0b 8b       	std	Y+19, r16	; 0x13
    16b0:	1c 8b       	std	Y+20, r17	; 0x14
    16b2:	6d a8       	ldd	r6, Y+53	; 0x35
    16b4:	7e a8       	ldd	r7, Y+54	; 0x36
    16b6:	8f a8       	ldd	r8, Y+55	; 0x37
    16b8:	98 ac       	ldd	r9, Y+56	; 0x38
    16ba:	6d 8a       	std	Y+21, r6	; 0x15
    16bc:	7e 8a       	std	Y+22, r7	; 0x16
    16be:	8f 8a       	std	Y+23, r8	; 0x17
    16c0:	98 8e       	std	Y+24, r9	; 0x18
    16c2:	2e 2d       	mov	r18, r14
    16c4:	3a 89       	ldd	r19, Y+18	; 0x12
    16c6:	4b 89       	ldd	r20, Y+19	; 0x13
    16c8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ca:	6d a9       	ldd	r22, Y+53	; 0x35
    16cc:	6a c2       	rjmp	.+1236   	; 0x1ba2 <__umoddi3+0xcd0>
    16ce:	67 96       	adiw	r28, 0x17	; 23
    16d0:	8f af       	std	Y+63, r24	; 0x3f
    16d2:	67 97       	sbiw	r28, 0x17	; 23
    16d4:	a6 01       	movw	r20, r12
    16d6:	95 01       	movw	r18, r10
    16d8:	08 2e       	mov	r0, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <__umoddi3+0x812>
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	44 1f       	adc	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	0a 94       	dec	r0
    16e6:	d2 f7       	brpl	.-12     	; 0x16dc <__umoddi3+0x80a>
    16e8:	a0 e2       	ldi	r26, 0x20	; 32
    16ea:	aa 2e       	mov	r10, r26
    16ec:	a8 1a       	sub	r10, r24
    16ee:	66 96       	adiw	r28, 0x16	; 22
    16f0:	af ae       	std	Y+63, r10	; 0x3f
    16f2:	66 97       	sbiw	r28, 0x16	; 22
    16f4:	d2 01       	movw	r26, r4
    16f6:	c1 01       	movw	r24, r2
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__umoddi3+0x830>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	aa 94       	dec	r10
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <__umoddi3+0x828>
    1706:	6c 01       	movw	r12, r24
    1708:	7d 01       	movw	r14, r26
    170a:	c2 2a       	or	r12, r18
    170c:	d3 2a       	or	r13, r19
    170e:	e4 2a       	or	r14, r20
    1710:	f5 2a       	or	r15, r21
    1712:	c9 a6       	std	Y+41, r12	; 0x29
    1714:	da a6       	std	Y+42, r13	; 0x2a
    1716:	eb a6       	std	Y+43, r14	; 0x2b
    1718:	fc a6       	std	Y+44, r15	; 0x2c
    171a:	82 01       	movw	r16, r4
    171c:	71 01       	movw	r14, r2
    171e:	67 96       	adiw	r28, 0x17	; 23
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	67 97       	sbiw	r28, 0x17	; 23
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x85c>
    1726:	ee 0c       	add	r14, r14
    1728:	ff 1c       	adc	r15, r15
    172a:	00 1f       	adc	r16, r16
    172c:	11 1f       	adc	r17, r17
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x854>
    1732:	ed a2       	std	Y+37, r14	; 0x25
    1734:	fe a2       	std	Y+38, r15	; 0x26
    1736:	0f a3       	std	Y+39, r16	; 0x27
    1738:	18 a7       	std	Y+40, r17	; 0x28
    173a:	64 01       	movw	r12, r8
    173c:	53 01       	movw	r10, r6
    173e:	66 96       	adiw	r28, 0x16	; 22
    1740:	0f ac       	ldd	r0, Y+63	; 0x3f
    1742:	66 97       	sbiw	r28, 0x16	; 22
    1744:	04 c0       	rjmp	.+8      	; 0x174e <__umoddi3+0x87c>
    1746:	d6 94       	lsr	r13
    1748:	c7 94       	ror	r12
    174a:	b7 94       	ror	r11
    174c:	a7 94       	ror	r10
    174e:	0a 94       	dec	r0
    1750:	d2 f7       	brpl	.-12     	; 0x1746 <__umoddi3+0x874>
    1752:	a4 01       	movw	r20, r8
    1754:	93 01       	movw	r18, r6
    1756:	67 96       	adiw	r28, 0x17	; 23
    1758:	0f ac       	ldd	r0, Y+63	; 0x3f
    175a:	67 97       	sbiw	r28, 0x17	; 23
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <__umoddi3+0x894>
    175e:	22 0f       	add	r18, r18
    1760:	33 1f       	adc	r19, r19
    1762:	44 1f       	adc	r20, r20
    1764:	55 1f       	adc	r21, r21
    1766:	0a 94       	dec	r0
    1768:	d2 f7       	brpl	.-12     	; 0x175e <__umoddi3+0x88c>
    176a:	6c 96       	adiw	r28, 0x1c	; 28
    176c:	8c ad       	ldd	r24, Y+60	; 0x3c
    176e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1770:	ae ad       	ldd	r26, Y+62	; 0x3e
    1772:	bf ad       	ldd	r27, Y+63	; 0x3f
    1774:	6c 97       	sbiw	r28, 0x1c	; 28
    1776:	66 96       	adiw	r28, 0x16	; 22
    1778:	0f ac       	ldd	r0, Y+63	; 0x3f
    177a:	66 97       	sbiw	r28, 0x16	; 22
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <__umoddi3+0x8b4>
    177e:	b6 95       	lsr	r27
    1780:	a7 95       	ror	r26
    1782:	97 95       	ror	r25
    1784:	87 95       	ror	r24
    1786:	0a 94       	dec	r0
    1788:	d2 f7       	brpl	.-12     	; 0x177e <__umoddi3+0x8ac>
    178a:	3c 01       	movw	r6, r24
    178c:	4d 01       	movw	r8, r26
    178e:	62 2a       	or	r6, r18
    1790:	73 2a       	or	r7, r19
    1792:	84 2a       	or	r8, r20
    1794:	95 2a       	or	r9, r21
    1796:	69 a2       	std	Y+33, r6	; 0x21
    1798:	7a a2       	std	Y+34, r7	; 0x22
    179a:	8b a2       	std	Y+35, r8	; 0x23
    179c:	9c a2       	std	Y+36, r9	; 0x24
    179e:	6c 96       	adiw	r28, 0x1c	; 28
    17a0:	ec ac       	ldd	r14, Y+60	; 0x3c
    17a2:	fd ac       	ldd	r15, Y+61	; 0x3d
    17a4:	0e ad       	ldd	r16, Y+62	; 0x3e
    17a6:	1f ad       	ldd	r17, Y+63	; 0x3f
    17a8:	6c 97       	sbiw	r28, 0x1c	; 28
    17aa:	67 96       	adiw	r28, 0x17	; 23
    17ac:	0f ac       	ldd	r0, Y+63	; 0x3f
    17ae:	67 97       	sbiw	r28, 0x17	; 23
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <__umoddi3+0x8e8>
    17b2:	ee 0c       	add	r14, r14
    17b4:	ff 1c       	adc	r15, r15
    17b6:	00 1f       	adc	r16, r16
    17b8:	11 1f       	adc	r17, r17
    17ba:	0a 94       	dec	r0
    17bc:	d2 f7       	brpl	.-12     	; 0x17b2 <__umoddi3+0x8e0>
    17be:	ed 8e       	std	Y+29, r14	; 0x1d
    17c0:	fe 8e       	std	Y+30, r15	; 0x1e
    17c2:	0f 8f       	std	Y+31, r16	; 0x1f
    17c4:	18 a3       	std	Y+32, r17	; 0x20
    17c6:	49 a5       	ldd	r20, Y+41	; 0x29
    17c8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    17cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17ce:	3b 01       	movw	r6, r22
    17d0:	88 24       	eor	r8, r8
    17d2:	99 24       	eor	r9, r9
    17d4:	60 70       	andi	r22, 0x00	; 0
    17d6:	70 70       	andi	r23, 0x00	; 0
    17d8:	2d 96       	adiw	r28, 0x0d	; 13
    17da:	4c af       	std	Y+60, r20	; 0x3c
    17dc:	5d af       	std	Y+61, r21	; 0x3d
    17de:	6e af       	std	Y+62, r22	; 0x3e
    17e0:	7f af       	std	Y+63, r23	; 0x3f
    17e2:	2d 97       	sbiw	r28, 0x0d	; 13
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    17f0:	7b 01       	movw	r14, r22
    17f2:	8c 01       	movw	r16, r24
    17f4:	c6 01       	movw	r24, r12
    17f6:	b5 01       	movw	r22, r10
    17f8:	a4 01       	movw	r20, r8
    17fa:	93 01       	movw	r18, r6
    17fc:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    1800:	c9 01       	movw	r24, r18
    1802:	da 01       	movw	r26, r20
    1804:	1c 01       	movw	r2, r24
    1806:	2d 01       	movw	r4, r26
    1808:	c2 01       	movw	r24, r4
    180a:	b1 01       	movw	r22, r2
    180c:	2d 96       	adiw	r28, 0x0d	; 13
    180e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1810:	3d ad       	ldd	r19, Y+61	; 0x3d
    1812:	4e ad       	ldd	r20, Y+62	; 0x3e
    1814:	5f ad       	ldd	r21, Y+63	; 0x3f
    1816:	2d 97       	sbiw	r28, 0x0d	; 13
    1818:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    181c:	9b 01       	movw	r18, r22
    181e:	ac 01       	movw	r20, r24
    1820:	87 01       	movw	r16, r14
    1822:	ff 24       	eor	r15, r15
    1824:	ee 24       	eor	r14, r14
    1826:	a9 a0       	ldd	r10, Y+33	; 0x21
    1828:	ba a0       	ldd	r11, Y+34	; 0x22
    182a:	cb a0       	ldd	r12, Y+35	; 0x23
    182c:	dc a0       	ldd	r13, Y+36	; 0x24
    182e:	c6 01       	movw	r24, r12
    1830:	aa 27       	eor	r26, r26
    1832:	bb 27       	eor	r27, r27
    1834:	57 01       	movw	r10, r14
    1836:	68 01       	movw	r12, r16
    1838:	a8 2a       	or	r10, r24
    183a:	b9 2a       	or	r11, r25
    183c:	ca 2a       	or	r12, r26
    183e:	db 2a       	or	r13, r27
    1840:	a2 16       	cp	r10, r18
    1842:	b3 06       	cpc	r11, r19
    1844:	c4 06       	cpc	r12, r20
    1846:	d5 06       	cpc	r13, r21
    1848:	00 f5       	brcc	.+64     	; 0x188a <__umoddi3+0x9b8>
    184a:	08 94       	sec
    184c:	21 08       	sbc	r2, r1
    184e:	31 08       	sbc	r3, r1
    1850:	41 08       	sbc	r4, r1
    1852:	51 08       	sbc	r5, r1
    1854:	e9 a4       	ldd	r14, Y+41	; 0x29
    1856:	fa a4       	ldd	r15, Y+42	; 0x2a
    1858:	0b a5       	ldd	r16, Y+43	; 0x2b
    185a:	1c a5       	ldd	r17, Y+44	; 0x2c
    185c:	ae 0c       	add	r10, r14
    185e:	bf 1c       	adc	r11, r15
    1860:	c0 1e       	adc	r12, r16
    1862:	d1 1e       	adc	r13, r17
    1864:	ae 14       	cp	r10, r14
    1866:	bf 04       	cpc	r11, r15
    1868:	c0 06       	cpc	r12, r16
    186a:	d1 06       	cpc	r13, r17
    186c:	70 f0       	brcs	.+28     	; 0x188a <__umoddi3+0x9b8>
    186e:	a2 16       	cp	r10, r18
    1870:	b3 06       	cpc	r11, r19
    1872:	c4 06       	cpc	r12, r20
    1874:	d5 06       	cpc	r13, r21
    1876:	48 f4       	brcc	.+18     	; 0x188a <__umoddi3+0x9b8>
    1878:	08 94       	sec
    187a:	21 08       	sbc	r2, r1
    187c:	31 08       	sbc	r3, r1
    187e:	41 08       	sbc	r4, r1
    1880:	51 08       	sbc	r5, r1
    1882:	ae 0c       	add	r10, r14
    1884:	bf 1c       	adc	r11, r15
    1886:	c0 1e       	adc	r12, r16
    1888:	d1 1e       	adc	r13, r17
    188a:	a2 1a       	sub	r10, r18
    188c:	b3 0a       	sbc	r11, r19
    188e:	c4 0a       	sbc	r12, r20
    1890:	d5 0a       	sbc	r13, r21
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    189e:	7b 01       	movw	r14, r22
    18a0:	8c 01       	movw	r16, r24
    18a2:	c6 01       	movw	r24, r12
    18a4:	b5 01       	movw	r22, r10
    18a6:	a4 01       	movw	r20, r8
    18a8:	93 01       	movw	r18, r6
    18aa:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    18ae:	c9 01       	movw	r24, r18
    18b0:	da 01       	movw	r26, r20
    18b2:	3c 01       	movw	r6, r24
    18b4:	4d 01       	movw	r8, r26
    18b6:	c4 01       	movw	r24, r8
    18b8:	b3 01       	movw	r22, r6
    18ba:	2d 96       	adiw	r28, 0x0d	; 13
    18bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    18be:	3d ad       	ldd	r19, Y+61	; 0x3d
    18c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c4:	2d 97       	sbiw	r28, 0x0d	; 13
    18c6:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    18ca:	9b 01       	movw	r18, r22
    18cc:	ac 01       	movw	r20, r24
    18ce:	87 01       	movw	r16, r14
    18d0:	ff 24       	eor	r15, r15
    18d2:	ee 24       	eor	r14, r14
    18d4:	89 a1       	ldd	r24, Y+33	; 0x21
    18d6:	9a a1       	ldd	r25, Y+34	; 0x22
    18d8:	ab a1       	ldd	r26, Y+35	; 0x23
    18da:	bc a1       	ldd	r27, Y+36	; 0x24
    18dc:	a0 70       	andi	r26, 0x00	; 0
    18de:	b0 70       	andi	r27, 0x00	; 0
    18e0:	57 01       	movw	r10, r14
    18e2:	68 01       	movw	r12, r16
    18e4:	a8 2a       	or	r10, r24
    18e6:	b9 2a       	or	r11, r25
    18e8:	ca 2a       	or	r12, r26
    18ea:	db 2a       	or	r13, r27
    18ec:	a2 16       	cp	r10, r18
    18ee:	b3 06       	cpc	r11, r19
    18f0:	c4 06       	cpc	r12, r20
    18f2:	d5 06       	cpc	r13, r21
    18f4:	00 f5       	brcc	.+64     	; 0x1936 <__umoddi3+0xa64>
    18f6:	08 94       	sec
    18f8:	61 08       	sbc	r6, r1
    18fa:	71 08       	sbc	r7, r1
    18fc:	81 08       	sbc	r8, r1
    18fe:	91 08       	sbc	r9, r1
    1900:	69 a5       	ldd	r22, Y+41	; 0x29
    1902:	7a a5       	ldd	r23, Y+42	; 0x2a
    1904:	8b a5       	ldd	r24, Y+43	; 0x2b
    1906:	9c a5       	ldd	r25, Y+44	; 0x2c
    1908:	a6 0e       	add	r10, r22
    190a:	b7 1e       	adc	r11, r23
    190c:	c8 1e       	adc	r12, r24
    190e:	d9 1e       	adc	r13, r25
    1910:	a6 16       	cp	r10, r22
    1912:	b7 06       	cpc	r11, r23
    1914:	c8 06       	cpc	r12, r24
    1916:	d9 06       	cpc	r13, r25
    1918:	70 f0       	brcs	.+28     	; 0x1936 <__umoddi3+0xa64>
    191a:	a2 16       	cp	r10, r18
    191c:	b3 06       	cpc	r11, r19
    191e:	c4 06       	cpc	r12, r20
    1920:	d5 06       	cpc	r13, r21
    1922:	48 f4       	brcc	.+18     	; 0x1936 <__umoddi3+0xa64>
    1924:	08 94       	sec
    1926:	61 08       	sbc	r6, r1
    1928:	71 08       	sbc	r7, r1
    192a:	81 08       	sbc	r8, r1
    192c:	91 08       	sbc	r9, r1
    192e:	a6 0e       	add	r10, r22
    1930:	b7 1e       	adc	r11, r23
    1932:	c8 1e       	adc	r12, r24
    1934:	d9 1e       	adc	r13, r25
    1936:	d6 01       	movw	r26, r12
    1938:	c5 01       	movw	r24, r10
    193a:	82 1b       	sub	r24, r18
    193c:	93 0b       	sbc	r25, r19
    193e:	a4 0b       	sbc	r26, r20
    1940:	b5 0b       	sbc	r27, r21
    1942:	89 8f       	std	Y+25, r24	; 0x19
    1944:	9a 8f       	std	Y+26, r25	; 0x1a
    1946:	ab 8f       	std	Y+27, r26	; 0x1b
    1948:	bc 8f       	std	Y+28, r27	; 0x1c
    194a:	d1 01       	movw	r26, r2
    194c:	99 27       	eor	r25, r25
    194e:	88 27       	eor	r24, r24
    1950:	84 01       	movw	r16, r8
    1952:	73 01       	movw	r14, r6
    1954:	e8 2a       	or	r14, r24
    1956:	f9 2a       	or	r15, r25
    1958:	0a 2b       	or	r16, r26
    195a:	1b 2b       	or	r17, r27
    195c:	4f ef       	ldi	r20, 0xFF	; 255
    195e:	a4 2e       	mov	r10, r20
    1960:	4f ef       	ldi	r20, 0xFF	; 255
    1962:	b4 2e       	mov	r11, r20
    1964:	c1 2c       	mov	r12, r1
    1966:	d1 2c       	mov	r13, r1
    1968:	ae 20       	and	r10, r14
    196a:	bf 20       	and	r11, r15
    196c:	c0 22       	and	r12, r16
    196e:	d1 22       	and	r13, r17
    1970:	78 01       	movw	r14, r16
    1972:	00 27       	eor	r16, r16
    1974:	11 27       	eor	r17, r17
    1976:	6d a0       	ldd	r6, Y+37	; 0x25
    1978:	7e a0       	ldd	r7, Y+38	; 0x26
    197a:	8f a0       	ldd	r8, Y+39	; 0x27
    197c:	98 a4       	ldd	r9, Y+40	; 0x28
    197e:	4f ef       	ldi	r20, 0xFF	; 255
    1980:	5f ef       	ldi	r21, 0xFF	; 255
    1982:	60 e0       	ldi	r22, 0x00	; 0
    1984:	70 e0       	ldi	r23, 0x00	; 0
    1986:	64 22       	and	r6, r20
    1988:	75 22       	and	r7, r21
    198a:	86 22       	and	r8, r22
    198c:	97 22       	and	r9, r23
    198e:	8d a1       	ldd	r24, Y+37	; 0x25
    1990:	9e a1       	ldd	r25, Y+38	; 0x26
    1992:	af a1       	ldd	r26, Y+39	; 0x27
    1994:	b8 a5       	ldd	r27, Y+40	; 0x28
    1996:	bd 01       	movw	r22, r26
    1998:	88 27       	eor	r24, r24
    199a:	99 27       	eor	r25, r25
    199c:	65 96       	adiw	r28, 0x15	; 21
    199e:	6c af       	std	Y+60, r22	; 0x3c
    19a0:	7d af       	std	Y+61, r23	; 0x3d
    19a2:	8e af       	std	Y+62, r24	; 0x3e
    19a4:	9f af       	std	Y+63, r25	; 0x3f
    19a6:	65 97       	sbiw	r28, 0x15	; 21
    19a8:	c6 01       	movw	r24, r12
    19aa:	b5 01       	movw	r22, r10
    19ac:	a4 01       	movw	r20, r8
    19ae:	93 01       	movw	r18, r6
    19b0:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c af       	std	Y+60, r22	; 0x3c
    19b8:	7d af       	std	Y+61, r23	; 0x3d
    19ba:	8e af       	std	Y+62, r24	; 0x3e
    19bc:	9f af       	std	Y+63, r25	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c6 01       	movw	r24, r12
    19c2:	b5 01       	movw	r22, r10
    19c4:	65 96       	adiw	r28, 0x15	; 21
    19c6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ca:	4e ad       	ldd	r20, Y+62	; 0x3e
    19cc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19ce:	65 97       	sbiw	r28, 0x15	; 21
    19d0:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    19d4:	1b 01       	movw	r2, r22
    19d6:	2c 01       	movw	r4, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	a4 01       	movw	r20, r8
    19de:	93 01       	movw	r18, r6
    19e0:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    19e4:	5b 01       	movw	r10, r22
    19e6:	6c 01       	movw	r12, r24
    19e8:	c8 01       	movw	r24, r16
    19ea:	b7 01       	movw	r22, r14
    19ec:	65 96       	adiw	r28, 0x15	; 21
    19ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    19f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19f6:	65 97       	sbiw	r28, 0x15	; 21
    19f8:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    19fc:	7b 01       	movw	r14, r22
    19fe:	8c 01       	movw	r16, r24
    1a00:	a6 01       	movw	r20, r12
    1a02:	95 01       	movw	r18, r10
    1a04:	22 0d       	add	r18, r2
    1a06:	33 1d       	adc	r19, r3
    1a08:	44 1d       	adc	r20, r4
    1a0a:	55 1d       	adc	r21, r5
    1a0c:	61 96       	adiw	r28, 0x11	; 17
    1a0e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a10:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a12:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a14:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a16:	61 97       	sbiw	r28, 0x11	; 17
    1a18:	c4 01       	movw	r24, r8
    1a1a:	aa 27       	eor	r26, r26
    1a1c:	bb 27       	eor	r27, r27
    1a1e:	28 0f       	add	r18, r24
    1a20:	39 1f       	adc	r19, r25
    1a22:	4a 1f       	adc	r20, r26
    1a24:	5b 1f       	adc	r21, r27
    1a26:	2a 15       	cp	r18, r10
    1a28:	3b 05       	cpc	r19, r11
    1a2a:	4c 05       	cpc	r20, r12
    1a2c:	5d 05       	cpc	r21, r13
    1a2e:	48 f4       	brcc	.+18     	; 0x1a42 <__umoddi3+0xb70>
    1a30:	81 2c       	mov	r8, r1
    1a32:	91 2c       	mov	r9, r1
    1a34:	e1 e0       	ldi	r30, 0x01	; 1
    1a36:	ae 2e       	mov	r10, r30
    1a38:	b1 2c       	mov	r11, r1
    1a3a:	e8 0c       	add	r14, r8
    1a3c:	f9 1c       	adc	r15, r9
    1a3e:	0a 1d       	adc	r16, r10
    1a40:	1b 1d       	adc	r17, r11
    1a42:	ca 01       	movw	r24, r20
    1a44:	aa 27       	eor	r26, r26
    1a46:	bb 27       	eor	r27, r27
    1a48:	57 01       	movw	r10, r14
    1a4a:	68 01       	movw	r12, r16
    1a4c:	a8 0e       	add	r10, r24
    1a4e:	b9 1e       	adc	r11, r25
    1a50:	ca 1e       	adc	r12, r26
    1a52:	db 1e       	adc	r13, r27
    1a54:	a9 01       	movw	r20, r18
    1a56:	33 27       	eor	r19, r19
    1a58:	22 27       	eor	r18, r18
    1a5a:	61 96       	adiw	r28, 0x11	; 17
    1a5c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a5e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a60:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a62:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a64:	61 97       	sbiw	r28, 0x11	; 17
    1a66:	a0 70       	andi	r26, 0x00	; 0
    1a68:	b0 70       	andi	r27, 0x00	; 0
    1a6a:	28 0f       	add	r18, r24
    1a6c:	39 1f       	adc	r19, r25
    1a6e:	4a 1f       	adc	r20, r26
    1a70:	5b 1f       	adc	r21, r27
    1a72:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a74:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a76:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a78:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a7a:	ea 14       	cp	r14, r10
    1a7c:	fb 04       	cpc	r15, r11
    1a7e:	0c 05       	cpc	r16, r12
    1a80:	1d 05       	cpc	r17, r13
    1a82:	70 f0       	brcs	.+28     	; 0x1aa0 <__umoddi3+0xbce>
    1a84:	ae 14       	cp	r10, r14
    1a86:	bf 04       	cpc	r11, r15
    1a88:	c0 06       	cpc	r12, r16
    1a8a:	d1 06       	cpc	r13, r17
    1a8c:	69 f5       	brne	.+90     	; 0x1ae8 <__umoddi3+0xc16>
    1a8e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a90:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a94:	98 a1       	ldd	r25, Y+32	; 0x20
    1a96:	62 17       	cp	r22, r18
    1a98:	73 07       	cpc	r23, r19
    1a9a:	84 07       	cpc	r24, r20
    1a9c:	95 07       	cpc	r25, r21
    1a9e:	20 f5       	brcc	.+72     	; 0x1ae8 <__umoddi3+0xc16>
    1aa0:	da 01       	movw	r26, r20
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	6d a0       	ldd	r6, Y+37	; 0x25
    1aa6:	7e a0       	ldd	r7, Y+38	; 0x26
    1aa8:	8f a0       	ldd	r8, Y+39	; 0x27
    1aaa:	98 a4       	ldd	r9, Y+40	; 0x28
    1aac:	86 19       	sub	r24, r6
    1aae:	97 09       	sbc	r25, r7
    1ab0:	a8 09       	sbc	r26, r8
    1ab2:	b9 09       	sbc	r27, r9
    1ab4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1ab6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1ab8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aba:	1c a5       	ldd	r17, Y+44	; 0x2c
    1abc:	ae 18       	sub	r10, r14
    1abe:	bf 08       	sbc	r11, r15
    1ac0:	c0 0a       	sbc	r12, r16
    1ac2:	d1 0a       	sbc	r13, r17
    1ac4:	ee 24       	eor	r14, r14
    1ac6:	ff 24       	eor	r15, r15
    1ac8:	87 01       	movw	r16, r14
    1aca:	28 17       	cp	r18, r24
    1acc:	39 07       	cpc	r19, r25
    1ace:	4a 07       	cpc	r20, r26
    1ad0:	5b 07       	cpc	r21, r27
    1ad2:	28 f4       	brcc	.+10     	; 0x1ade <__umoddi3+0xc0c>
    1ad4:	21 e0       	ldi	r18, 0x01	; 1
    1ad6:	e2 2e       	mov	r14, r18
    1ad8:	f1 2c       	mov	r15, r1
    1ada:	01 2d       	mov	r16, r1
    1adc:	11 2d       	mov	r17, r1
    1ade:	ae 18       	sub	r10, r14
    1ae0:	bf 08       	sbc	r11, r15
    1ae2:	c0 0a       	sbc	r12, r16
    1ae4:	d1 0a       	sbc	r13, r17
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <__umoddi3+0xc1a>
    1ae8:	da 01       	movw	r26, r20
    1aea:	c9 01       	movw	r24, r18
    1aec:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1aee:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1af0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1af2:	98 a0       	ldd	r9, Y+32	; 0x20
    1af4:	68 1a       	sub	r6, r24
    1af6:	79 0a       	sbc	r7, r25
    1af8:	8a 0a       	sbc	r8, r26
    1afa:	9b 0a       	sbc	r9, r27
    1afc:	49 8d       	ldd	r20, Y+25	; 0x19
    1afe:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1b00:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1b02:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1b04:	4a 19       	sub	r20, r10
    1b06:	5b 09       	sbc	r21, r11
    1b08:	6c 09       	sbc	r22, r12
    1b0a:	7d 09       	sbc	r23, r13
    1b0c:	5a 01       	movw	r10, r20
    1b0e:	6b 01       	movw	r12, r22
    1b10:	22 24       	eor	r2, r2
    1b12:	33 24       	eor	r3, r3
    1b14:	21 01       	movw	r4, r2
    1b16:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b18:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b1a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b1c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b1e:	66 15       	cp	r22, r6
    1b20:	77 05       	cpc	r23, r7
    1b22:	88 05       	cpc	r24, r8
    1b24:	99 05       	cpc	r25, r9
    1b26:	28 f4       	brcc	.+10     	; 0x1b32 <__umoddi3+0xc60>
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	28 2e       	mov	r2, r24
    1b2c:	31 2c       	mov	r3, r1
    1b2e:	41 2c       	mov	r4, r1
    1b30:	51 2c       	mov	r5, r1
    1b32:	86 01       	movw	r16, r12
    1b34:	75 01       	movw	r14, r10
    1b36:	e2 18       	sub	r14, r2
    1b38:	f3 08       	sbc	r15, r3
    1b3a:	04 09       	sbc	r16, r4
    1b3c:	15 09       	sbc	r17, r5
    1b3e:	a8 01       	movw	r20, r16
    1b40:	97 01       	movw	r18, r14
    1b42:	66 96       	adiw	r28, 0x16	; 22
    1b44:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b46:	66 97       	sbiw	r28, 0x16	; 22
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <__umoddi3+0xc80>
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	44 1f       	adc	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	0a 94       	dec	r0
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <__umoddi3+0xc78>
    1b56:	d4 01       	movw	r26, r8
    1b58:	c3 01       	movw	r24, r6
    1b5a:	67 96       	adiw	r28, 0x17	; 23
    1b5c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b5e:	67 97       	sbiw	r28, 0x17	; 23
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <__umoddi3+0xc98>
    1b62:	b6 95       	lsr	r27
    1b64:	a7 95       	ror	r26
    1b66:	97 95       	ror	r25
    1b68:	87 95       	ror	r24
    1b6a:	0a 94       	dec	r0
    1b6c:	d2 f7       	brpl	.-12     	; 0x1b62 <__umoddi3+0xc90>
    1b6e:	28 2b       	or	r18, r24
    1b70:	39 2b       	or	r19, r25
    1b72:	4a 2b       	or	r20, r26
    1b74:	5b 2b       	or	r21, r27
    1b76:	29 8b       	std	Y+17, r18	; 0x11
    1b78:	3a 8b       	std	Y+18, r19	; 0x12
    1b7a:	4b 8b       	std	Y+19, r20	; 0x13
    1b7c:	5c 8b       	std	Y+20, r21	; 0x14
    1b7e:	67 96       	adiw	r28, 0x17	; 23
    1b80:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b82:	67 97       	sbiw	r28, 0x17	; 23
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <__umoddi3+0xcbc>
    1b86:	16 95       	lsr	r17
    1b88:	07 95       	ror	r16
    1b8a:	f7 94       	ror	r15
    1b8c:	e7 94       	ror	r14
    1b8e:	0a 94       	dec	r0
    1b90:	d2 f7       	brpl	.-12     	; 0x1b86 <__umoddi3+0xcb4>
    1b92:	ed 8a       	std	Y+21, r14	; 0x15
    1b94:	fe 8a       	std	Y+22, r15	; 0x16
    1b96:	0f 8b       	std	Y+23, r16	; 0x17
    1b98:	18 8f       	std	Y+24, r17	; 0x18
    1b9a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b9c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b9e:	5c 89       	ldd	r21, Y+20	; 0x14
    1ba0:	6e 2d       	mov	r22, r14
    1ba2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba8:	c5 5a       	subi	r28, 0xA5	; 165
    1baa:	df 4f       	sbci	r29, 0xFF	; 255
    1bac:	e2 e1       	ldi	r30, 0x12	; 18
    1bae:	0c 94 2e 2e 	jmp	0x5c5c	; 0x5c5c <__epilogue_restores__>

00001bb2 <_fpadd_parts>:
    1bb2:	a0 e0       	ldi	r26, 0x00	; 0
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 12 2e 	jmp	0x5c24	; 0x5c24 <__prologue_saves__>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	2b 01       	movw	r4, r22
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	9c 91       	ld	r25, X
    1bc6:	92 30       	cpi	r25, 0x02	; 2
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <_fpadd_parts+0x1a>
    1bca:	39 c1       	rjmp	.+626    	; 0x1e3e <_fpadd_parts+0x28c>
    1bcc:	eb 01       	movw	r28, r22
    1bce:	88 81       	ld	r24, Y
    1bd0:	82 30       	cpi	r24, 0x02	; 2
    1bd2:	08 f4       	brcc	.+2      	; 0x1bd6 <_fpadd_parts+0x24>
    1bd4:	33 c1       	rjmp	.+614    	; 0x1e3c <_fpadd_parts+0x28a>
    1bd6:	94 30       	cpi	r25, 0x04	; 4
    1bd8:	69 f4       	brne	.+26     	; 0x1bf4 <_fpadd_parts+0x42>
    1bda:	84 30       	cpi	r24, 0x04	; 4
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <_fpadd_parts+0x2e>
    1bde:	2f c1       	rjmp	.+606    	; 0x1e3e <_fpadd_parts+0x28c>
    1be0:	11 96       	adiw	r26, 0x01	; 1
    1be2:	9c 91       	ld	r25, X
    1be4:	11 97       	sbiw	r26, 0x01	; 1
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	98 17       	cp	r25, r24
    1bea:	09 f4       	brne	.+2      	; 0x1bee <_fpadd_parts+0x3c>
    1bec:	28 c1       	rjmp	.+592    	; 0x1e3e <_fpadd_parts+0x28c>
    1bee:	a8 eb       	ldi	r26, 0xB8	; 184
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	25 c1       	rjmp	.+586    	; 0x1e3e <_fpadd_parts+0x28c>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <_fpadd_parts+0x48>
    1bf8:	21 c1       	rjmp	.+578    	; 0x1e3c <_fpadd_parts+0x28a>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	a9 f4       	brne	.+42     	; 0x1c28 <_fpadd_parts+0x76>
    1bfe:	92 30       	cpi	r25, 0x02	; 2
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <_fpadd_parts+0x52>
    1c02:	1d c1       	rjmp	.+570    	; 0x1e3e <_fpadd_parts+0x28c>
    1c04:	9a 01       	movw	r18, r20
    1c06:	ad 01       	movw	r20, r26
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	ea 01       	movw	r28, r20
    1c0c:	09 90       	ld	r0, Y+
    1c0e:	ae 01       	movw	r20, r28
    1c10:	e9 01       	movw	r28, r18
    1c12:	09 92       	st	Y+, r0
    1c14:	9e 01       	movw	r18, r28
    1c16:	81 50       	subi	r24, 0x01	; 1
    1c18:	c1 f7       	brne	.-16     	; 0x1c0a <_fpadd_parts+0x58>
    1c1a:	e2 01       	movw	r28, r4
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 91       	ld	r25, X
    1c22:	89 23       	and	r24, r25
    1c24:	81 83       	std	Z+1, r24	; 0x01
    1c26:	08 c1       	rjmp	.+528    	; 0x1e38 <_fpadd_parts+0x286>
    1c28:	92 30       	cpi	r25, 0x02	; 2
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <_fpadd_parts+0x7c>
    1c2c:	07 c1       	rjmp	.+526    	; 0x1e3c <_fpadd_parts+0x28a>
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	2d 90       	ld	r2, X+
    1c32:	3c 90       	ld	r3, X
    1c34:	13 97       	sbiw	r26, 0x03	; 3
    1c36:	eb 01       	movw	r28, r22
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3c:	14 96       	adiw	r26, 0x04	; 4
    1c3e:	ad 90       	ld	r10, X+
    1c40:	bd 90       	ld	r11, X+
    1c42:	cd 90       	ld	r12, X+
    1c44:	dc 90       	ld	r13, X
    1c46:	17 97       	sbiw	r26, 0x07	; 7
    1c48:	ec 80       	ldd	r14, Y+4	; 0x04
    1c4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c4c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c4e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c50:	91 01       	movw	r18, r2
    1c52:	28 1b       	sub	r18, r24
    1c54:	39 0b       	sbc	r19, r25
    1c56:	b9 01       	movw	r22, r18
    1c58:	37 ff       	sbrs	r19, 7
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <_fpadd_parts+0xb2>
    1c5c:	66 27       	eor	r22, r22
    1c5e:	77 27       	eor	r23, r23
    1c60:	62 1b       	sub	r22, r18
    1c62:	73 0b       	sbc	r23, r19
    1c64:	60 32       	cpi	r22, 0x20	; 32
    1c66:	71 05       	cpc	r23, r1
    1c68:	0c f0       	brlt	.+2      	; 0x1c6c <_fpadd_parts+0xba>
    1c6a:	61 c0       	rjmp	.+194    	; 0x1d2e <_fpadd_parts+0x17c>
    1c6c:	12 16       	cp	r1, r18
    1c6e:	13 06       	cpc	r1, r19
    1c70:	6c f5       	brge	.+90     	; 0x1ccc <_fpadd_parts+0x11a>
    1c72:	37 01       	movw	r6, r14
    1c74:	48 01       	movw	r8, r16
    1c76:	06 2e       	mov	r0, r22
    1c78:	04 c0       	rjmp	.+8      	; 0x1c82 <_fpadd_parts+0xd0>
    1c7a:	96 94       	lsr	r9
    1c7c:	87 94       	ror	r8
    1c7e:	77 94       	ror	r7
    1c80:	67 94       	ror	r6
    1c82:	0a 94       	dec	r0
    1c84:	d2 f7       	brpl	.-12     	; 0x1c7a <_fpadd_parts+0xc8>
    1c86:	21 e0       	ldi	r18, 0x01	; 1
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	50 e0       	ldi	r21, 0x00	; 0
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <_fpadd_parts+0xe6>
    1c90:	22 0f       	add	r18, r18
    1c92:	33 1f       	adc	r19, r19
    1c94:	44 1f       	adc	r20, r20
    1c96:	55 1f       	adc	r21, r21
    1c98:	6a 95       	dec	r22
    1c9a:	d2 f7       	brpl	.-12     	; 0x1c90 <_fpadd_parts+0xde>
    1c9c:	21 50       	subi	r18, 0x01	; 1
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	40 40       	sbci	r20, 0x00	; 0
    1ca2:	50 40       	sbci	r21, 0x00	; 0
    1ca4:	2e 21       	and	r18, r14
    1ca6:	3f 21       	and	r19, r15
    1ca8:	40 23       	and	r20, r16
    1caa:	51 23       	and	r21, r17
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	41 05       	cpc	r20, r1
    1cb2:	51 05       	cpc	r21, r1
    1cb4:	21 f0       	breq	.+8      	; 0x1cbe <_fpadd_parts+0x10c>
    1cb6:	21 e0       	ldi	r18, 0x01	; 1
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e0       	ldi	r20, 0x00	; 0
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	79 01       	movw	r14, r18
    1cc0:	8a 01       	movw	r16, r20
    1cc2:	e6 28       	or	r14, r6
    1cc4:	f7 28       	or	r15, r7
    1cc6:	08 29       	or	r16, r8
    1cc8:	19 29       	or	r17, r9
    1cca:	3c c0       	rjmp	.+120    	; 0x1d44 <_fpadd_parts+0x192>
    1ccc:	23 2b       	or	r18, r19
    1cce:	d1 f1       	breq	.+116    	; 0x1d44 <_fpadd_parts+0x192>
    1cd0:	26 0e       	add	r2, r22
    1cd2:	37 1e       	adc	r3, r23
    1cd4:	35 01       	movw	r6, r10
    1cd6:	46 01       	movw	r8, r12
    1cd8:	06 2e       	mov	r0, r22
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <_fpadd_parts+0x132>
    1cdc:	96 94       	lsr	r9
    1cde:	87 94       	ror	r8
    1ce0:	77 94       	ror	r7
    1ce2:	67 94       	ror	r6
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <_fpadd_parts+0x12a>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e0       	ldi	r20, 0x00	; 0
    1cee:	50 e0       	ldi	r21, 0x00	; 0
    1cf0:	04 c0       	rjmp	.+8      	; 0x1cfa <_fpadd_parts+0x148>
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	44 1f       	adc	r20, r20
    1cf8:	55 1f       	adc	r21, r21
    1cfa:	6a 95       	dec	r22
    1cfc:	d2 f7       	brpl	.-12     	; 0x1cf2 <_fpadd_parts+0x140>
    1cfe:	21 50       	subi	r18, 0x01	; 1
    1d00:	30 40       	sbci	r19, 0x00	; 0
    1d02:	40 40       	sbci	r20, 0x00	; 0
    1d04:	50 40       	sbci	r21, 0x00	; 0
    1d06:	2a 21       	and	r18, r10
    1d08:	3b 21       	and	r19, r11
    1d0a:	4c 21       	and	r20, r12
    1d0c:	5d 21       	and	r21, r13
    1d0e:	21 15       	cp	r18, r1
    1d10:	31 05       	cpc	r19, r1
    1d12:	41 05       	cpc	r20, r1
    1d14:	51 05       	cpc	r21, r1
    1d16:	21 f0       	breq	.+8      	; 0x1d20 <_fpadd_parts+0x16e>
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	50 e0       	ldi	r21, 0x00	; 0
    1d20:	59 01       	movw	r10, r18
    1d22:	6a 01       	movw	r12, r20
    1d24:	a6 28       	or	r10, r6
    1d26:	b7 28       	or	r11, r7
    1d28:	c8 28       	or	r12, r8
    1d2a:	d9 28       	or	r13, r9
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <_fpadd_parts+0x192>
    1d2e:	82 15       	cp	r24, r2
    1d30:	93 05       	cpc	r25, r3
    1d32:	2c f0       	brlt	.+10     	; 0x1d3e <_fpadd_parts+0x18c>
    1d34:	1c 01       	movw	r2, r24
    1d36:	aa 24       	eor	r10, r10
    1d38:	bb 24       	eor	r11, r11
    1d3a:	65 01       	movw	r12, r10
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <_fpadd_parts+0x192>
    1d3e:	ee 24       	eor	r14, r14
    1d40:	ff 24       	eor	r15, r15
    1d42:	87 01       	movw	r16, r14
    1d44:	11 96       	adiw	r26, 0x01	; 1
    1d46:	9c 91       	ld	r25, X
    1d48:	d2 01       	movw	r26, r4
    1d4a:	11 96       	adiw	r26, 0x01	; 1
    1d4c:	8c 91       	ld	r24, X
    1d4e:	98 17       	cp	r25, r24
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <_fpadd_parts+0x1a2>
    1d52:	45 c0       	rjmp	.+138    	; 0x1dde <_fpadd_parts+0x22c>
    1d54:	99 23       	and	r25, r25
    1d56:	39 f0       	breq	.+14     	; 0x1d66 <_fpadd_parts+0x1b4>
    1d58:	a8 01       	movw	r20, r16
    1d5a:	97 01       	movw	r18, r14
    1d5c:	2a 19       	sub	r18, r10
    1d5e:	3b 09       	sbc	r19, r11
    1d60:	4c 09       	sbc	r20, r12
    1d62:	5d 09       	sbc	r21, r13
    1d64:	06 c0       	rjmp	.+12     	; 0x1d72 <_fpadd_parts+0x1c0>
    1d66:	a6 01       	movw	r20, r12
    1d68:	95 01       	movw	r18, r10
    1d6a:	2e 19       	sub	r18, r14
    1d6c:	3f 09       	sbc	r19, r15
    1d6e:	40 0b       	sbc	r20, r16
    1d70:	51 0b       	sbc	r21, r17
    1d72:	57 fd       	sbrc	r21, 7
    1d74:	08 c0       	rjmp	.+16     	; 0x1d86 <_fpadd_parts+0x1d4>
    1d76:	11 82       	std	Z+1, r1	; 0x01
    1d78:	33 82       	std	Z+3, r3	; 0x03
    1d7a:	22 82       	std	Z+2, r2	; 0x02
    1d7c:	24 83       	std	Z+4, r18	; 0x04
    1d7e:	35 83       	std	Z+5, r19	; 0x05
    1d80:	46 83       	std	Z+6, r20	; 0x06
    1d82:	57 83       	std	Z+7, r21	; 0x07
    1d84:	1d c0       	rjmp	.+58     	; 0x1dc0 <_fpadd_parts+0x20e>
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	81 83       	std	Z+1, r24	; 0x01
    1d8a:	33 82       	std	Z+3, r3	; 0x03
    1d8c:	22 82       	std	Z+2, r2	; 0x02
    1d8e:	88 27       	eor	r24, r24
    1d90:	99 27       	eor	r25, r25
    1d92:	dc 01       	movw	r26, r24
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	a4 0b       	sbc	r26, r20
    1d9a:	b5 0b       	sbc	r27, r21
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	95 83       	std	Z+5, r25	; 0x05
    1da0:	a6 83       	std	Z+6, r26	; 0x06
    1da2:	b7 83       	std	Z+7, r27	; 0x07
    1da4:	0d c0       	rjmp	.+26     	; 0x1dc0 <_fpadd_parts+0x20e>
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	44 1f       	adc	r20, r20
    1dac:	55 1f       	adc	r21, r21
    1dae:	24 83       	std	Z+4, r18	; 0x04
    1db0:	35 83       	std	Z+5, r19	; 0x05
    1db2:	46 83       	std	Z+6, r20	; 0x06
    1db4:	57 83       	std	Z+7, r21	; 0x07
    1db6:	82 81       	ldd	r24, Z+2	; 0x02
    1db8:	93 81       	ldd	r25, Z+3	; 0x03
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	24 81       	ldd	r18, Z+4	; 0x04
    1dc2:	35 81       	ldd	r19, Z+5	; 0x05
    1dc4:	46 81       	ldd	r20, Z+6	; 0x06
    1dc6:	57 81       	ldd	r21, Z+7	; 0x07
    1dc8:	da 01       	movw	r26, r20
    1dca:	c9 01       	movw	r24, r18
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	a1 09       	sbc	r26, r1
    1dd0:	b1 09       	sbc	r27, r1
    1dd2:	8f 5f       	subi	r24, 0xFF	; 255
    1dd4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dd6:	af 4f       	sbci	r26, 0xFF	; 255
    1dd8:	bf 43       	sbci	r27, 0x3F	; 63
    1dda:	28 f3       	brcs	.-54     	; 0x1da6 <_fpadd_parts+0x1f4>
    1ddc:	0b c0       	rjmp	.+22     	; 0x1df4 <_fpadd_parts+0x242>
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	33 82       	std	Z+3, r3	; 0x03
    1de2:	22 82       	std	Z+2, r2	; 0x02
    1de4:	ea 0c       	add	r14, r10
    1de6:	fb 1c       	adc	r15, r11
    1de8:	0c 1d       	adc	r16, r12
    1dea:	1d 1d       	adc	r17, r13
    1dec:	e4 82       	std	Z+4, r14	; 0x04
    1dee:	f5 82       	std	Z+5, r15	; 0x05
    1df0:	06 83       	std	Z+6, r16	; 0x06
    1df2:	17 83       	std	Z+7, r17	; 0x07
    1df4:	83 e0       	ldi	r24, 0x03	; 3
    1df6:	80 83       	st	Z, r24
    1df8:	24 81       	ldd	r18, Z+4	; 0x04
    1dfa:	35 81       	ldd	r19, Z+5	; 0x05
    1dfc:	46 81       	ldd	r20, Z+6	; 0x06
    1dfe:	57 81       	ldd	r21, Z+7	; 0x07
    1e00:	57 ff       	sbrs	r21, 7
    1e02:	1a c0       	rjmp	.+52     	; 0x1e38 <_fpadd_parts+0x286>
    1e04:	c9 01       	movw	r24, r18
    1e06:	aa 27       	eor	r26, r26
    1e08:	97 fd       	sbrc	r25, 7
    1e0a:	a0 95       	com	r26
    1e0c:	ba 2f       	mov	r27, r26
    1e0e:	81 70       	andi	r24, 0x01	; 1
    1e10:	90 70       	andi	r25, 0x00	; 0
    1e12:	a0 70       	andi	r26, 0x00	; 0
    1e14:	b0 70       	andi	r27, 0x00	; 0
    1e16:	56 95       	lsr	r21
    1e18:	47 95       	ror	r20
    1e1a:	37 95       	ror	r19
    1e1c:	27 95       	ror	r18
    1e1e:	82 2b       	or	r24, r18
    1e20:	93 2b       	or	r25, r19
    1e22:	a4 2b       	or	r26, r20
    1e24:	b5 2b       	or	r27, r21
    1e26:	84 83       	std	Z+4, r24	; 0x04
    1e28:	95 83       	std	Z+5, r25	; 0x05
    1e2a:	a6 83       	std	Z+6, r26	; 0x06
    1e2c:	b7 83       	std	Z+7, r27	; 0x07
    1e2e:	82 81       	ldd	r24, Z+2	; 0x02
    1e30:	93 81       	ldd	r25, Z+3	; 0x03
    1e32:	01 96       	adiw	r24, 0x01	; 1
    1e34:	93 83       	std	Z+3, r25	; 0x03
    1e36:	82 83       	std	Z+2, r24	; 0x02
    1e38:	df 01       	movw	r26, r30
    1e3a:	01 c0       	rjmp	.+2      	; 0x1e3e <_fpadd_parts+0x28c>
    1e3c:	d2 01       	movw	r26, r4
    1e3e:	cd 01       	movw	r24, r26
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	e2 e1       	ldi	r30, 0x12	; 18
    1e46:	0c 94 2e 2e 	jmp	0x5c5c	; 0x5c5c <__epilogue_restores__>

00001e4a <__subsf3>:
    1e4a:	a0 e2       	ldi	r26, 0x20	; 32
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	eb e2       	ldi	r30, 0x2B	; 43
    1e50:	ff e0       	ldi	r31, 0x0F	; 15
    1e52:	0c 94 1e 2e 	jmp	0x5c3c	; 0x5c3c <__prologue_saves__+0x18>
    1e56:	69 83       	std	Y+1, r22	; 0x01
    1e58:	7a 83       	std	Y+2, r23	; 0x02
    1e5a:	8b 83       	std	Y+3, r24	; 0x03
    1e5c:	9c 83       	std	Y+4, r25	; 0x04
    1e5e:	2d 83       	std	Y+5, r18	; 0x05
    1e60:	3e 83       	std	Y+6, r19	; 0x06
    1e62:	4f 83       	std	Y+7, r20	; 0x07
    1e64:	58 87       	std	Y+8, r21	; 0x08
    1e66:	e9 e0       	ldi	r30, 0x09	; 9
    1e68:	ee 2e       	mov	r14, r30
    1e6a:	f1 2c       	mov	r15, r1
    1e6c:	ec 0e       	add	r14, r28
    1e6e:	fd 1e       	adc	r15, r29
    1e70:	ce 01       	movw	r24, r28
    1e72:	01 96       	adiw	r24, 0x01	; 1
    1e74:	b7 01       	movw	r22, r14
    1e76:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e7a:	8e 01       	movw	r16, r28
    1e7c:	0f 5e       	subi	r16, 0xEF	; 239
    1e7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e80:	ce 01       	movw	r24, r28
    1e82:	05 96       	adiw	r24, 0x05	; 5
    1e84:	b8 01       	movw	r22, r16
    1e86:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e8a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e8c:	91 e0       	ldi	r25, 0x01	; 1
    1e8e:	89 27       	eor	r24, r25
    1e90:	8a 8b       	std	Y+18, r24	; 0x12
    1e92:	c7 01       	movw	r24, r14
    1e94:	b8 01       	movw	r22, r16
    1e96:	ae 01       	movw	r20, r28
    1e98:	47 5e       	subi	r20, 0xE7	; 231
    1e9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e9c:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1ea0:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1ea4:	a0 96       	adiw	r28, 0x20	; 32
    1ea6:	e6 e0       	ldi	r30, 0x06	; 6
    1ea8:	0c 94 3a 2e 	jmp	0x5c74	; 0x5c74 <__epilogue_restores__+0x18>

00001eac <__addsf3>:
    1eac:	a0 e2       	ldi	r26, 0x20	; 32
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	ec e5       	ldi	r30, 0x5C	; 92
    1eb2:	ff e0       	ldi	r31, 0x0F	; 15
    1eb4:	0c 94 1e 2e 	jmp	0x5c3c	; 0x5c3c <__prologue_saves__+0x18>
    1eb8:	69 83       	std	Y+1, r22	; 0x01
    1eba:	7a 83       	std	Y+2, r23	; 0x02
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	9c 83       	std	Y+4, r25	; 0x04
    1ec0:	2d 83       	std	Y+5, r18	; 0x05
    1ec2:	3e 83       	std	Y+6, r19	; 0x06
    1ec4:	4f 83       	std	Y+7, r20	; 0x07
    1ec6:	58 87       	std	Y+8, r21	; 0x08
    1ec8:	f9 e0       	ldi	r31, 0x09	; 9
    1eca:	ef 2e       	mov	r14, r31
    1ecc:	f1 2c       	mov	r15, r1
    1ece:	ec 0e       	add	r14, r28
    1ed0:	fd 1e       	adc	r15, r29
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	b7 01       	movw	r22, r14
    1ed8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1edc:	8e 01       	movw	r16, r28
    1ede:	0f 5e       	subi	r16, 0xEF	; 239
    1ee0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	05 96       	adiw	r24, 0x05	; 5
    1ee6:	b8 01       	movw	r22, r16
    1ee8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1eec:	c7 01       	movw	r24, r14
    1eee:	b8 01       	movw	r22, r16
    1ef0:	ae 01       	movw	r20, r28
    1ef2:	47 5e       	subi	r20, 0xE7	; 231
    1ef4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ef6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1efa:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1efe:	a0 96       	adiw	r28, 0x20	; 32
    1f00:	e6 e0       	ldi	r30, 0x06	; 6
    1f02:	0c 94 3a 2e 	jmp	0x5c74	; 0x5c74 <__epilogue_restores__+0x18>

00001f06 <__mulsf3>:
    1f06:	a0 e2       	ldi	r26, 0x20	; 32
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 12 2e 	jmp	0x5c24	; 0x5c24 <__prologue_saves__>
    1f12:	69 83       	std	Y+1, r22	; 0x01
    1f14:	7a 83       	std	Y+2, r23	; 0x02
    1f16:	8b 83       	std	Y+3, r24	; 0x03
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	2d 83       	std	Y+5, r18	; 0x05
    1f1c:	3e 83       	std	Y+6, r19	; 0x06
    1f1e:	4f 83       	std	Y+7, r20	; 0x07
    1f20:	58 87       	std	Y+8, r21	; 0x08
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	be 01       	movw	r22, r28
    1f28:	67 5f       	subi	r22, 0xF7	; 247
    1f2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2c:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f30:	ce 01       	movw	r24, r28
    1f32:	05 96       	adiw	r24, 0x05	; 5
    1f34:	be 01       	movw	r22, r28
    1f36:	6f 5e       	subi	r22, 0xEF	; 239
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f3e:	99 85       	ldd	r25, Y+9	; 0x09
    1f40:	92 30       	cpi	r25, 0x02	; 2
    1f42:	88 f0       	brcs	.+34     	; 0x1f66 <__mulsf3+0x60>
    1f44:	89 89       	ldd	r24, Y+17	; 0x11
    1f46:	82 30       	cpi	r24, 0x02	; 2
    1f48:	c8 f0       	brcs	.+50     	; 0x1f7c <__mulsf3+0x76>
    1f4a:	94 30       	cpi	r25, 0x04	; 4
    1f4c:	19 f4       	brne	.+6      	; 0x1f54 <__mulsf3+0x4e>
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	51 f4       	brne	.+20     	; 0x1f66 <__mulsf3+0x60>
    1f52:	04 c0       	rjmp	.+8      	; 0x1f5c <__mulsf3+0x56>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <__mulsf3+0x5c>
    1f58:	92 30       	cpi	r25, 0x02	; 2
    1f5a:	81 f4       	brne	.+32     	; 0x1f7c <__mulsf3+0x76>
    1f5c:	88 eb       	ldi	r24, 0xB8	; 184
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	c6 c0       	rjmp	.+396    	; 0x20ee <__mulsf3+0x1e8>
    1f62:	92 30       	cpi	r25, 0x02	; 2
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <__mulsf3+0x72>
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f6c:	98 13       	cpse	r25, r24
    1f6e:	21 e0       	ldi	r18, 0x01	; 1
    1f70:	2a 87       	std	Y+10, r18	; 0x0a
    1f72:	ce 01       	movw	r24, r28
    1f74:	09 96       	adiw	r24, 0x09	; 9
    1f76:	bb c0       	rjmp	.+374    	; 0x20ee <__mulsf3+0x1e8>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	49 f4       	brne	.+18     	; 0x1f8e <__mulsf3+0x88>
    1f7c:	20 e0       	ldi	r18, 0x00	; 0
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	8a 89       	ldd	r24, Y+18	; 0x12
    1f82:	98 13       	cpse	r25, r24
    1f84:	21 e0       	ldi	r18, 0x01	; 1
    1f86:	2a 8b       	std	Y+18, r18	; 0x12
    1f88:	ce 01       	movw	r24, r28
    1f8a:	41 96       	adiw	r24, 0x11	; 17
    1f8c:	b0 c0       	rjmp	.+352    	; 0x20ee <__mulsf3+0x1e8>
    1f8e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f90:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f92:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f94:	58 88       	ldd	r5, Y+16	; 0x10
    1f96:	6d 88       	ldd	r6, Y+21	; 0x15
    1f98:	7e 88       	ldd	r7, Y+22	; 0x16
    1f9a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f9c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    1fa8:	65 01       	movw	r12, r10
    1faa:	40 e0       	ldi	r20, 0x00	; 0
    1fac:	50 e0       	ldi	r21, 0x00	; 0
    1fae:	60 e0       	ldi	r22, 0x00	; 0
    1fb0:	70 e0       	ldi	r23, 0x00	; 0
    1fb2:	e0 e0       	ldi	r30, 0x00	; 0
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	c1 01       	movw	r24, r2
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	89 2b       	or	r24, r25
    1fbe:	e9 f0       	breq	.+58     	; 0x1ffa <__mulsf3+0xf4>
    1fc0:	e6 0c       	add	r14, r6
    1fc2:	f7 1c       	adc	r15, r7
    1fc4:	08 1d       	adc	r16, r8
    1fc6:	19 1d       	adc	r17, r9
    1fc8:	9a 01       	movw	r18, r20
    1fca:	ab 01       	movw	r20, r22
    1fcc:	2a 0d       	add	r18, r10
    1fce:	3b 1d       	adc	r19, r11
    1fd0:	4c 1d       	adc	r20, r12
    1fd2:	5d 1d       	adc	r21, r13
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e0       	ldi	r26, 0x00	; 0
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 14       	cp	r14, r6
    1fde:	f7 04       	cpc	r15, r7
    1fe0:	08 05       	cpc	r16, r8
    1fe2:	19 05       	cpc	r17, r9
    1fe4:	20 f4       	brcc	.+8      	; 0x1fee <__mulsf3+0xe8>
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e0       	ldi	r26, 0x00	; 0
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	ba 01       	movw	r22, r20
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	48 0f       	add	r20, r24
    1ff4:	59 1f       	adc	r21, r25
    1ff6:	6a 1f       	adc	r22, r26
    1ff8:	7b 1f       	adc	r23, r27
    1ffa:	aa 0c       	add	r10, r10
    1ffc:	bb 1c       	adc	r11, r11
    1ffe:	cc 1c       	adc	r12, r12
    2000:	dd 1c       	adc	r13, r13
    2002:	97 fe       	sbrs	r9, 7
    2004:	08 c0       	rjmp	.+16     	; 0x2016 <__mulsf3+0x110>
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	a0 e0       	ldi	r26, 0x00	; 0
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	a8 2a       	or	r10, r24
    2010:	b9 2a       	or	r11, r25
    2012:	ca 2a       	or	r12, r26
    2014:	db 2a       	or	r13, r27
    2016:	31 96       	adiw	r30, 0x01	; 1
    2018:	e0 32       	cpi	r30, 0x20	; 32
    201a:	f1 05       	cpc	r31, r1
    201c:	49 f0       	breq	.+18     	; 0x2030 <__mulsf3+0x12a>
    201e:	66 0c       	add	r6, r6
    2020:	77 1c       	adc	r7, r7
    2022:	88 1c       	adc	r8, r8
    2024:	99 1c       	adc	r9, r9
    2026:	56 94       	lsr	r5
    2028:	47 94       	ror	r4
    202a:	37 94       	ror	r3
    202c:	27 94       	ror	r2
    202e:	c3 cf       	rjmp	.-122    	; 0x1fb6 <__mulsf3+0xb0>
    2030:	fa 85       	ldd	r31, Y+10	; 0x0a
    2032:	ea 89       	ldd	r30, Y+18	; 0x12
    2034:	2b 89       	ldd	r18, Y+19	; 0x13
    2036:	3c 89       	ldd	r19, Y+20	; 0x14
    2038:	8b 85       	ldd	r24, Y+11	; 0x0b
    203a:	9c 85       	ldd	r25, Y+12	; 0x0c
    203c:	28 0f       	add	r18, r24
    203e:	39 1f       	adc	r19, r25
    2040:	2e 5f       	subi	r18, 0xFE	; 254
    2042:	3f 4f       	sbci	r19, 0xFF	; 255
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <__mulsf3+0x16e>
    2046:	ca 01       	movw	r24, r20
    2048:	81 70       	andi	r24, 0x01	; 1
    204a:	90 70       	andi	r25, 0x00	; 0
    204c:	89 2b       	or	r24, r25
    204e:	61 f0       	breq	.+24     	; 0x2068 <__mulsf3+0x162>
    2050:	16 95       	lsr	r17
    2052:	07 95       	ror	r16
    2054:	f7 94       	ror	r15
    2056:	e7 94       	ror	r14
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e8       	ldi	r27, 0x80	; 128
    2060:	e8 2a       	or	r14, r24
    2062:	f9 2a       	or	r15, r25
    2064:	0a 2b       	or	r16, r26
    2066:	1b 2b       	or	r17, r27
    2068:	76 95       	lsr	r23
    206a:	67 95       	ror	r22
    206c:	57 95       	ror	r21
    206e:	47 95       	ror	r20
    2070:	2f 5f       	subi	r18, 0xFF	; 255
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	77 fd       	sbrc	r23, 7
    2076:	e7 cf       	rjmp	.-50     	; 0x2046 <__mulsf3+0x140>
    2078:	0c c0       	rjmp	.+24     	; 0x2092 <__mulsf3+0x18c>
    207a:	44 0f       	add	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	66 1f       	adc	r22, r22
    2080:	77 1f       	adc	r23, r23
    2082:	17 fd       	sbrc	r17, 7
    2084:	41 60       	ori	r20, 0x01	; 1
    2086:	ee 0c       	add	r14, r14
    2088:	ff 1c       	adc	r15, r15
    208a:	00 1f       	adc	r16, r16
    208c:	11 1f       	adc	r17, r17
    208e:	21 50       	subi	r18, 0x01	; 1
    2090:	30 40       	sbci	r19, 0x00	; 0
    2092:	40 30       	cpi	r20, 0x00	; 0
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	59 07       	cpc	r21, r25
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	69 07       	cpc	r22, r25
    209c:	90 e4       	ldi	r25, 0x40	; 64
    209e:	79 07       	cpc	r23, r25
    20a0:	60 f3       	brcs	.-40     	; 0x207a <__mulsf3+0x174>
    20a2:	2b 8f       	std	Y+27, r18	; 0x1b
    20a4:	3c 8f       	std	Y+28, r19	; 0x1c
    20a6:	db 01       	movw	r26, r22
    20a8:	ca 01       	movw	r24, r20
    20aa:	8f 77       	andi	r24, 0x7F	; 127
    20ac:	90 70       	andi	r25, 0x00	; 0
    20ae:	a0 70       	andi	r26, 0x00	; 0
    20b0:	b0 70       	andi	r27, 0x00	; 0
    20b2:	80 34       	cpi	r24, 0x40	; 64
    20b4:	91 05       	cpc	r25, r1
    20b6:	a1 05       	cpc	r26, r1
    20b8:	b1 05       	cpc	r27, r1
    20ba:	61 f4       	brne	.+24     	; 0x20d4 <__mulsf3+0x1ce>
    20bc:	47 fd       	sbrc	r20, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <__mulsf3+0x1ce>
    20c0:	e1 14       	cp	r14, r1
    20c2:	f1 04       	cpc	r15, r1
    20c4:	01 05       	cpc	r16, r1
    20c6:	11 05       	cpc	r17, r1
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__mulsf3+0x1ce>
    20ca:	40 5c       	subi	r20, 0xC0	; 192
    20cc:	5f 4f       	sbci	r21, 0xFF	; 255
    20ce:	6f 4f       	sbci	r22, 0xFF	; 255
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	40 78       	andi	r20, 0x80	; 128
    20d4:	1a 8e       	std	Y+26, r1	; 0x1a
    20d6:	fe 17       	cp	r31, r30
    20d8:	11 f0       	breq	.+4      	; 0x20de <__mulsf3+0x1d8>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8a 8f       	std	Y+26, r24	; 0x1a
    20de:	4d 8f       	std	Y+29, r20	; 0x1d
    20e0:	5e 8f       	std	Y+30, r21	; 0x1e
    20e2:	6f 8f       	std	Y+31, r22	; 0x1f
    20e4:	78 a3       	std	Y+32, r23	; 0x20
    20e6:	83 e0       	ldi	r24, 0x03	; 3
    20e8:	89 8f       	std	Y+25, r24	; 0x19
    20ea:	ce 01       	movw	r24, r28
    20ec:	49 96       	adiw	r24, 0x19	; 25
    20ee:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    20f2:	a0 96       	adiw	r28, 0x20	; 32
    20f4:	e2 e1       	ldi	r30, 0x12	; 18
    20f6:	0c 94 2e 2e 	jmp	0x5c5c	; 0x5c5c <__epilogue_restores__>

000020fa <__gtsf2>:
    20fa:	a8 e1       	ldi	r26, 0x18	; 24
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e8       	ldi	r30, 0x83	; 131
    2100:	f0 e1       	ldi	r31, 0x10	; 16
    2102:	0c 94 1e 2e 	jmp	0x5c3c	; 0x5c3c <__prologue_saves__+0x18>
    2106:	69 83       	std	Y+1, r22	; 0x01
    2108:	7a 83       	std	Y+2, r23	; 0x02
    210a:	8b 83       	std	Y+3, r24	; 0x03
    210c:	9c 83       	std	Y+4, r25	; 0x04
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	3e 83       	std	Y+6, r19	; 0x06
    2112:	4f 83       	std	Y+7, r20	; 0x07
    2114:	58 87       	std	Y+8, r21	; 0x08
    2116:	89 e0       	ldi	r24, 0x09	; 9
    2118:	e8 2e       	mov	r14, r24
    211a:	f1 2c       	mov	r15, r1
    211c:	ec 0e       	add	r14, r28
    211e:	fd 1e       	adc	r15, r29
    2120:	ce 01       	movw	r24, r28
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	b7 01       	movw	r22, r14
    2126:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    212a:	8e 01       	movw	r16, r28
    212c:	0f 5e       	subi	r16, 0xEF	; 239
    212e:	1f 4f       	sbci	r17, 0xFF	; 255
    2130:	ce 01       	movw	r24, r28
    2132:	05 96       	adiw	r24, 0x05	; 5
    2134:	b8 01       	movw	r22, r16
    2136:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    213a:	89 85       	ldd	r24, Y+9	; 0x09
    213c:	82 30       	cpi	r24, 0x02	; 2
    213e:	40 f0       	brcs	.+16     	; 0x2150 <__gtsf2+0x56>
    2140:	89 89       	ldd	r24, Y+17	; 0x11
    2142:	82 30       	cpi	r24, 0x02	; 2
    2144:	28 f0       	brcs	.+10     	; 0x2150 <__gtsf2+0x56>
    2146:	c7 01       	movw	r24, r14
    2148:	b8 01       	movw	r22, r16
    214a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    214e:	01 c0       	rjmp	.+2      	; 0x2152 <__gtsf2+0x58>
    2150:	8f ef       	ldi	r24, 0xFF	; 255
    2152:	68 96       	adiw	r28, 0x18	; 24
    2154:	e6 e0       	ldi	r30, 0x06	; 6
    2156:	0c 94 3a 2e 	jmp	0x5c74	; 0x5c74 <__epilogue_restores__+0x18>

0000215a <__gesf2>:
    215a:	a8 e1       	ldi	r26, 0x18	; 24
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e3 eb       	ldi	r30, 0xB3	; 179
    2160:	f0 e1       	ldi	r31, 0x10	; 16
    2162:	0c 94 1e 2e 	jmp	0x5c3c	; 0x5c3c <__prologue_saves__+0x18>
    2166:	69 83       	std	Y+1, r22	; 0x01
    2168:	7a 83       	std	Y+2, r23	; 0x02
    216a:	8b 83       	std	Y+3, r24	; 0x03
    216c:	9c 83       	std	Y+4, r25	; 0x04
    216e:	2d 83       	std	Y+5, r18	; 0x05
    2170:	3e 83       	std	Y+6, r19	; 0x06
    2172:	4f 83       	std	Y+7, r20	; 0x07
    2174:	58 87       	std	Y+8, r21	; 0x08
    2176:	89 e0       	ldi	r24, 0x09	; 9
    2178:	e8 2e       	mov	r14, r24
    217a:	f1 2c       	mov	r15, r1
    217c:	ec 0e       	add	r14, r28
    217e:	fd 1e       	adc	r15, r29
    2180:	ce 01       	movw	r24, r28
    2182:	01 96       	adiw	r24, 0x01	; 1
    2184:	b7 01       	movw	r22, r14
    2186:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    218a:	8e 01       	movw	r16, r28
    218c:	0f 5e       	subi	r16, 0xEF	; 239
    218e:	1f 4f       	sbci	r17, 0xFF	; 255
    2190:	ce 01       	movw	r24, r28
    2192:	05 96       	adiw	r24, 0x05	; 5
    2194:	b8 01       	movw	r22, r16
    2196:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	82 30       	cpi	r24, 0x02	; 2
    219e:	40 f0       	brcs	.+16     	; 0x21b0 <__gesf2+0x56>
    21a0:	89 89       	ldd	r24, Y+17	; 0x11
    21a2:	82 30       	cpi	r24, 0x02	; 2
    21a4:	28 f0       	brcs	.+10     	; 0x21b0 <__gesf2+0x56>
    21a6:	c7 01       	movw	r24, r14
    21a8:	b8 01       	movw	r22, r16
    21aa:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    21ae:	01 c0       	rjmp	.+2      	; 0x21b2 <__gesf2+0x58>
    21b0:	8f ef       	ldi	r24, 0xFF	; 255
    21b2:	68 96       	adiw	r28, 0x18	; 24
    21b4:	e6 e0       	ldi	r30, 0x06	; 6
    21b6:	0c 94 3a 2e 	jmp	0x5c74	; 0x5c74 <__epilogue_restores__+0x18>

000021ba <__ltsf2>:
    21ba:	a8 e1       	ldi	r26, 0x18	; 24
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e3 ee       	ldi	r30, 0xE3	; 227
    21c0:	f0 e1       	ldi	r31, 0x10	; 16
    21c2:	0c 94 1e 2e 	jmp	0x5c3c	; 0x5c3c <__prologue_saves__+0x18>
    21c6:	69 83       	std	Y+1, r22	; 0x01
    21c8:	7a 83       	std	Y+2, r23	; 0x02
    21ca:	8b 83       	std	Y+3, r24	; 0x03
    21cc:	9c 83       	std	Y+4, r25	; 0x04
    21ce:	2d 83       	std	Y+5, r18	; 0x05
    21d0:	3e 83       	std	Y+6, r19	; 0x06
    21d2:	4f 83       	std	Y+7, r20	; 0x07
    21d4:	58 87       	std	Y+8, r21	; 0x08
    21d6:	89 e0       	ldi	r24, 0x09	; 9
    21d8:	e8 2e       	mov	r14, r24
    21da:	f1 2c       	mov	r15, r1
    21dc:	ec 0e       	add	r14, r28
    21de:	fd 1e       	adc	r15, r29
    21e0:	ce 01       	movw	r24, r28
    21e2:	01 96       	adiw	r24, 0x01	; 1
    21e4:	b7 01       	movw	r22, r14
    21e6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21ea:	8e 01       	movw	r16, r28
    21ec:	0f 5e       	subi	r16, 0xEF	; 239
    21ee:	1f 4f       	sbci	r17, 0xFF	; 255
    21f0:	ce 01       	movw	r24, r28
    21f2:	05 96       	adiw	r24, 0x05	; 5
    21f4:	b8 01       	movw	r22, r16
    21f6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21fa:	89 85       	ldd	r24, Y+9	; 0x09
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	40 f0       	brcs	.+16     	; 0x2210 <__ltsf2+0x56>
    2200:	89 89       	ldd	r24, Y+17	; 0x11
    2202:	82 30       	cpi	r24, 0x02	; 2
    2204:	28 f0       	brcs	.+10     	; 0x2210 <__ltsf2+0x56>
    2206:	c7 01       	movw	r24, r14
    2208:	b8 01       	movw	r22, r16
    220a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    220e:	01 c0       	rjmp	.+2      	; 0x2212 <__ltsf2+0x58>
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	68 96       	adiw	r28, 0x18	; 24
    2214:	e6 e0       	ldi	r30, 0x06	; 6
    2216:	0c 94 3a 2e 	jmp	0x5c74	; 0x5c74 <__epilogue_restores__+0x18>

0000221a <__fixsfsi>:
    221a:	ac e0       	ldi	r26, 0x0C	; 12
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e3 e1       	ldi	r30, 0x13	; 19
    2220:	f1 e1       	ldi	r31, 0x11	; 17
    2222:	0c 94 22 2e 	jmp	0x5c44	; 0x5c44 <__prologue_saves__+0x20>
    2226:	69 83       	std	Y+1, r22	; 0x01
    2228:	7a 83       	std	Y+2, r23	; 0x02
    222a:	8b 83       	std	Y+3, r24	; 0x03
    222c:	9c 83       	std	Y+4, r25	; 0x04
    222e:	ce 01       	movw	r24, r28
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	be 01       	movw	r22, r28
    2234:	6b 5f       	subi	r22, 0xFB	; 251
    2236:	7f 4f       	sbci	r23, 0xFF	; 255
    2238:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    223c:	8d 81       	ldd	r24, Y+5	; 0x05
    223e:	82 30       	cpi	r24, 0x02	; 2
    2240:	61 f1       	breq	.+88     	; 0x229a <__fixsfsi+0x80>
    2242:	82 30       	cpi	r24, 0x02	; 2
    2244:	50 f1       	brcs	.+84     	; 0x229a <__fixsfsi+0x80>
    2246:	84 30       	cpi	r24, 0x04	; 4
    2248:	21 f4       	brne	.+8      	; 0x2252 <__fixsfsi+0x38>
    224a:	8e 81       	ldd	r24, Y+6	; 0x06
    224c:	88 23       	and	r24, r24
    224e:	51 f1       	breq	.+84     	; 0x22a4 <__fixsfsi+0x8a>
    2250:	2e c0       	rjmp	.+92     	; 0x22ae <__fixsfsi+0x94>
    2252:	2f 81       	ldd	r18, Y+7	; 0x07
    2254:	38 85       	ldd	r19, Y+8	; 0x08
    2256:	37 fd       	sbrc	r19, 7
    2258:	20 c0       	rjmp	.+64     	; 0x229a <__fixsfsi+0x80>
    225a:	6e 81       	ldd	r22, Y+6	; 0x06
    225c:	2f 31       	cpi	r18, 0x1F	; 31
    225e:	31 05       	cpc	r19, r1
    2260:	1c f0       	brlt	.+6      	; 0x2268 <__fixsfsi+0x4e>
    2262:	66 23       	and	r22, r22
    2264:	f9 f0       	breq	.+62     	; 0x22a4 <__fixsfsi+0x8a>
    2266:	23 c0       	rjmp	.+70     	; 0x22ae <__fixsfsi+0x94>
    2268:	8e e1       	ldi	r24, 0x1E	; 30
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	82 1b       	sub	r24, r18
    226e:	93 0b       	sbc	r25, r19
    2270:	29 85       	ldd	r18, Y+9	; 0x09
    2272:	3a 85       	ldd	r19, Y+10	; 0x0a
    2274:	4b 85       	ldd	r20, Y+11	; 0x0b
    2276:	5c 85       	ldd	r21, Y+12	; 0x0c
    2278:	04 c0       	rjmp	.+8      	; 0x2282 <__fixsfsi+0x68>
    227a:	56 95       	lsr	r21
    227c:	47 95       	ror	r20
    227e:	37 95       	ror	r19
    2280:	27 95       	ror	r18
    2282:	8a 95       	dec	r24
    2284:	d2 f7       	brpl	.-12     	; 0x227a <__fixsfsi+0x60>
    2286:	66 23       	and	r22, r22
    2288:	b1 f0       	breq	.+44     	; 0x22b6 <__fixsfsi+0x9c>
    228a:	50 95       	com	r21
    228c:	40 95       	com	r20
    228e:	30 95       	com	r19
    2290:	21 95       	neg	r18
    2292:	3f 4f       	sbci	r19, 0xFF	; 255
    2294:	4f 4f       	sbci	r20, 0xFF	; 255
    2296:	5f 4f       	sbci	r21, 0xFF	; 255
    2298:	0e c0       	rjmp	.+28     	; 0x22b6 <__fixsfsi+0x9c>
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	40 e0       	ldi	r20, 0x00	; 0
    22a0:	50 e0       	ldi	r21, 0x00	; 0
    22a2:	09 c0       	rjmp	.+18     	; 0x22b6 <__fixsfsi+0x9c>
    22a4:	2f ef       	ldi	r18, 0xFF	; 255
    22a6:	3f ef       	ldi	r19, 0xFF	; 255
    22a8:	4f ef       	ldi	r20, 0xFF	; 255
    22aa:	5f e7       	ldi	r21, 0x7F	; 127
    22ac:	04 c0       	rjmp	.+8      	; 0x22b6 <__fixsfsi+0x9c>
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	50 e8       	ldi	r21, 0x80	; 128
    22b6:	b9 01       	movw	r22, r18
    22b8:	ca 01       	movw	r24, r20
    22ba:	2c 96       	adiw	r28, 0x0c	; 12
    22bc:	e2 e0       	ldi	r30, 0x02	; 2
    22be:	0c 94 3e 2e 	jmp	0x5c7c	; 0x5c7c <__epilogue_restores__+0x20>

000022c2 <__pack_f>:
    22c2:	df 92       	push	r13
    22c4:	ef 92       	push	r14
    22c6:	ff 92       	push	r15
    22c8:	0f 93       	push	r16
    22ca:	1f 93       	push	r17
    22cc:	fc 01       	movw	r30, r24
    22ce:	e4 80       	ldd	r14, Z+4	; 0x04
    22d0:	f5 80       	ldd	r15, Z+5	; 0x05
    22d2:	06 81       	ldd	r16, Z+6	; 0x06
    22d4:	17 81       	ldd	r17, Z+7	; 0x07
    22d6:	d1 80       	ldd	r13, Z+1	; 0x01
    22d8:	80 81       	ld	r24, Z
    22da:	82 30       	cpi	r24, 0x02	; 2
    22dc:	48 f4       	brcc	.+18     	; 0x22f0 <__pack_f+0x2e>
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	a0 e1       	ldi	r26, 0x10	; 16
    22e4:	b0 e0       	ldi	r27, 0x00	; 0
    22e6:	e8 2a       	or	r14, r24
    22e8:	f9 2a       	or	r15, r25
    22ea:	0a 2b       	or	r16, r26
    22ec:	1b 2b       	or	r17, r27
    22ee:	a5 c0       	rjmp	.+330    	; 0x243a <__pack_f+0x178>
    22f0:	84 30       	cpi	r24, 0x04	; 4
    22f2:	09 f4       	brne	.+2      	; 0x22f6 <__pack_f+0x34>
    22f4:	9f c0       	rjmp	.+318    	; 0x2434 <__pack_f+0x172>
    22f6:	82 30       	cpi	r24, 0x02	; 2
    22f8:	21 f4       	brne	.+8      	; 0x2302 <__pack_f+0x40>
    22fa:	ee 24       	eor	r14, r14
    22fc:	ff 24       	eor	r15, r15
    22fe:	87 01       	movw	r16, r14
    2300:	05 c0       	rjmp	.+10     	; 0x230c <__pack_f+0x4a>
    2302:	e1 14       	cp	r14, r1
    2304:	f1 04       	cpc	r15, r1
    2306:	01 05       	cpc	r16, r1
    2308:	11 05       	cpc	r17, r1
    230a:	19 f4       	brne	.+6      	; 0x2312 <__pack_f+0x50>
    230c:	e0 e0       	ldi	r30, 0x00	; 0
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	96 c0       	rjmp	.+300    	; 0x243e <__pack_f+0x17c>
    2312:	62 81       	ldd	r22, Z+2	; 0x02
    2314:	73 81       	ldd	r23, Z+3	; 0x03
    2316:	9f ef       	ldi	r25, 0xFF	; 255
    2318:	62 38       	cpi	r22, 0x82	; 130
    231a:	79 07       	cpc	r23, r25
    231c:	0c f0       	brlt	.+2      	; 0x2320 <__pack_f+0x5e>
    231e:	5b c0       	rjmp	.+182    	; 0x23d6 <__pack_f+0x114>
    2320:	22 e8       	ldi	r18, 0x82	; 130
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	26 1b       	sub	r18, r22
    2326:	37 0b       	sbc	r19, r23
    2328:	2a 31       	cpi	r18, 0x1A	; 26
    232a:	31 05       	cpc	r19, r1
    232c:	2c f0       	brlt	.+10     	; 0x2338 <__pack_f+0x76>
    232e:	20 e0       	ldi	r18, 0x00	; 0
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	40 e0       	ldi	r20, 0x00	; 0
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	2a c0       	rjmp	.+84     	; 0x238c <__pack_f+0xca>
    2338:	b8 01       	movw	r22, r16
    233a:	a7 01       	movw	r20, r14
    233c:	02 2e       	mov	r0, r18
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <__pack_f+0x86>
    2340:	76 95       	lsr	r23
    2342:	67 95       	ror	r22
    2344:	57 95       	ror	r21
    2346:	47 95       	ror	r20
    2348:	0a 94       	dec	r0
    234a:	d2 f7       	brpl	.-12     	; 0x2340 <__pack_f+0x7e>
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	a0 e0       	ldi	r26, 0x00	; 0
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	04 c0       	rjmp	.+8      	; 0x235e <__pack_f+0x9c>
    2356:	88 0f       	add	r24, r24
    2358:	99 1f       	adc	r25, r25
    235a:	aa 1f       	adc	r26, r26
    235c:	bb 1f       	adc	r27, r27
    235e:	2a 95       	dec	r18
    2360:	d2 f7       	brpl	.-12     	; 0x2356 <__pack_f+0x94>
    2362:	01 97       	sbiw	r24, 0x01	; 1
    2364:	a1 09       	sbc	r26, r1
    2366:	b1 09       	sbc	r27, r1
    2368:	8e 21       	and	r24, r14
    236a:	9f 21       	and	r25, r15
    236c:	a0 23       	and	r26, r16
    236e:	b1 23       	and	r27, r17
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	a1 05       	cpc	r26, r1
    2374:	b1 05       	cpc	r27, r1
    2376:	21 f0       	breq	.+8      	; 0x2380 <__pack_f+0xbe>
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	a0 e0       	ldi	r26, 0x00	; 0
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	9a 01       	movw	r18, r20
    2382:	ab 01       	movw	r20, r22
    2384:	28 2b       	or	r18, r24
    2386:	39 2b       	or	r19, r25
    2388:	4a 2b       	or	r20, r26
    238a:	5b 2b       	or	r21, r27
    238c:	da 01       	movw	r26, r20
    238e:	c9 01       	movw	r24, r18
    2390:	8f 77       	andi	r24, 0x7F	; 127
    2392:	90 70       	andi	r25, 0x00	; 0
    2394:	a0 70       	andi	r26, 0x00	; 0
    2396:	b0 70       	andi	r27, 0x00	; 0
    2398:	80 34       	cpi	r24, 0x40	; 64
    239a:	91 05       	cpc	r25, r1
    239c:	a1 05       	cpc	r26, r1
    239e:	b1 05       	cpc	r27, r1
    23a0:	39 f4       	brne	.+14     	; 0x23b0 <__pack_f+0xee>
    23a2:	27 ff       	sbrs	r18, 7
    23a4:	09 c0       	rjmp	.+18     	; 0x23b8 <__pack_f+0xf6>
    23a6:	20 5c       	subi	r18, 0xC0	; 192
    23a8:	3f 4f       	sbci	r19, 0xFF	; 255
    23aa:	4f 4f       	sbci	r20, 0xFF	; 255
    23ac:	5f 4f       	sbci	r21, 0xFF	; 255
    23ae:	04 c0       	rjmp	.+8      	; 0x23b8 <__pack_f+0xf6>
    23b0:	21 5c       	subi	r18, 0xC1	; 193
    23b2:	3f 4f       	sbci	r19, 0xFF	; 255
    23b4:	4f 4f       	sbci	r20, 0xFF	; 255
    23b6:	5f 4f       	sbci	r21, 0xFF	; 255
    23b8:	e0 e0       	ldi	r30, 0x00	; 0
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	20 30       	cpi	r18, 0x00	; 0
    23be:	a0 e0       	ldi	r26, 0x00	; 0
    23c0:	3a 07       	cpc	r19, r26
    23c2:	a0 e0       	ldi	r26, 0x00	; 0
    23c4:	4a 07       	cpc	r20, r26
    23c6:	a0 e4       	ldi	r26, 0x40	; 64
    23c8:	5a 07       	cpc	r21, r26
    23ca:	10 f0       	brcs	.+4      	; 0x23d0 <__pack_f+0x10e>
    23cc:	e1 e0       	ldi	r30, 0x01	; 1
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	79 01       	movw	r14, r18
    23d2:	8a 01       	movw	r16, r20
    23d4:	27 c0       	rjmp	.+78     	; 0x2424 <__pack_f+0x162>
    23d6:	60 38       	cpi	r22, 0x80	; 128
    23d8:	71 05       	cpc	r23, r1
    23da:	64 f5       	brge	.+88     	; 0x2434 <__pack_f+0x172>
    23dc:	fb 01       	movw	r30, r22
    23de:	e1 58       	subi	r30, 0x81	; 129
    23e0:	ff 4f       	sbci	r31, 0xFF	; 255
    23e2:	d8 01       	movw	r26, r16
    23e4:	c7 01       	movw	r24, r14
    23e6:	8f 77       	andi	r24, 0x7F	; 127
    23e8:	90 70       	andi	r25, 0x00	; 0
    23ea:	a0 70       	andi	r26, 0x00	; 0
    23ec:	b0 70       	andi	r27, 0x00	; 0
    23ee:	80 34       	cpi	r24, 0x40	; 64
    23f0:	91 05       	cpc	r25, r1
    23f2:	a1 05       	cpc	r26, r1
    23f4:	b1 05       	cpc	r27, r1
    23f6:	39 f4       	brne	.+14     	; 0x2406 <__pack_f+0x144>
    23f8:	e7 fe       	sbrs	r14, 7
    23fa:	0d c0       	rjmp	.+26     	; 0x2416 <__pack_f+0x154>
    23fc:	80 e4       	ldi	r24, 0x40	; 64
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	a0 e0       	ldi	r26, 0x00	; 0
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	04 c0       	rjmp	.+8      	; 0x240e <__pack_f+0x14c>
    2406:	8f e3       	ldi	r24, 0x3F	; 63
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	a0 e0       	ldi	r26, 0x00	; 0
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e8 0e       	add	r14, r24
    2410:	f9 1e       	adc	r15, r25
    2412:	0a 1f       	adc	r16, r26
    2414:	1b 1f       	adc	r17, r27
    2416:	17 ff       	sbrs	r17, 7
    2418:	05 c0       	rjmp	.+10     	; 0x2424 <__pack_f+0x162>
    241a:	16 95       	lsr	r17
    241c:	07 95       	ror	r16
    241e:	f7 94       	ror	r15
    2420:	e7 94       	ror	r14
    2422:	31 96       	adiw	r30, 0x01	; 1
    2424:	87 e0       	ldi	r24, 0x07	; 7
    2426:	16 95       	lsr	r17
    2428:	07 95       	ror	r16
    242a:	f7 94       	ror	r15
    242c:	e7 94       	ror	r14
    242e:	8a 95       	dec	r24
    2430:	d1 f7       	brne	.-12     	; 0x2426 <__pack_f+0x164>
    2432:	05 c0       	rjmp	.+10     	; 0x243e <__pack_f+0x17c>
    2434:	ee 24       	eor	r14, r14
    2436:	ff 24       	eor	r15, r15
    2438:	87 01       	movw	r16, r14
    243a:	ef ef       	ldi	r30, 0xFF	; 255
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	6e 2f       	mov	r22, r30
    2440:	67 95       	ror	r22
    2442:	66 27       	eor	r22, r22
    2444:	67 95       	ror	r22
    2446:	90 2f       	mov	r25, r16
    2448:	9f 77       	andi	r25, 0x7F	; 127
    244a:	d7 94       	ror	r13
    244c:	dd 24       	eor	r13, r13
    244e:	d7 94       	ror	r13
    2450:	8e 2f       	mov	r24, r30
    2452:	86 95       	lsr	r24
    2454:	49 2f       	mov	r20, r25
    2456:	46 2b       	or	r20, r22
    2458:	58 2f       	mov	r21, r24
    245a:	5d 29       	or	r21, r13
    245c:	b7 01       	movw	r22, r14
    245e:	ca 01       	movw	r24, r20
    2460:	1f 91       	pop	r17
    2462:	0f 91       	pop	r16
    2464:	ff 90       	pop	r15
    2466:	ef 90       	pop	r14
    2468:	df 90       	pop	r13
    246a:	08 95       	ret

0000246c <__unpack_f>:
    246c:	fc 01       	movw	r30, r24
    246e:	db 01       	movw	r26, r22
    2470:	40 81       	ld	r20, Z
    2472:	51 81       	ldd	r21, Z+1	; 0x01
    2474:	22 81       	ldd	r18, Z+2	; 0x02
    2476:	62 2f       	mov	r22, r18
    2478:	6f 77       	andi	r22, 0x7F	; 127
    247a:	70 e0       	ldi	r23, 0x00	; 0
    247c:	22 1f       	adc	r18, r18
    247e:	22 27       	eor	r18, r18
    2480:	22 1f       	adc	r18, r18
    2482:	93 81       	ldd	r25, Z+3	; 0x03
    2484:	89 2f       	mov	r24, r25
    2486:	88 0f       	add	r24, r24
    2488:	82 2b       	or	r24, r18
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	99 1f       	adc	r25, r25
    2490:	99 27       	eor	r25, r25
    2492:	99 1f       	adc	r25, r25
    2494:	11 96       	adiw	r26, 0x01	; 1
    2496:	9c 93       	st	X, r25
    2498:	11 97       	sbiw	r26, 0x01	; 1
    249a:	21 15       	cp	r18, r1
    249c:	31 05       	cpc	r19, r1
    249e:	a9 f5       	brne	.+106    	; 0x250a <__unpack_f+0x9e>
    24a0:	41 15       	cp	r20, r1
    24a2:	51 05       	cpc	r21, r1
    24a4:	61 05       	cpc	r22, r1
    24a6:	71 05       	cpc	r23, r1
    24a8:	11 f4       	brne	.+4      	; 0x24ae <__unpack_f+0x42>
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	37 c0       	rjmp	.+110    	; 0x251c <__unpack_f+0xb0>
    24ae:	82 e8       	ldi	r24, 0x82	; 130
    24b0:	9f ef       	ldi	r25, 0xFF	; 255
    24b2:	13 96       	adiw	r26, 0x03	; 3
    24b4:	9c 93       	st	X, r25
    24b6:	8e 93       	st	-X, r24
    24b8:	12 97       	sbiw	r26, 0x02	; 2
    24ba:	9a 01       	movw	r18, r20
    24bc:	ab 01       	movw	r20, r22
    24be:	67 e0       	ldi	r22, 0x07	; 7
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	44 1f       	adc	r20, r20
    24c6:	55 1f       	adc	r21, r21
    24c8:	6a 95       	dec	r22
    24ca:	d1 f7       	brne	.-12     	; 0x24c0 <__unpack_f+0x54>
    24cc:	83 e0       	ldi	r24, 0x03	; 3
    24ce:	8c 93       	st	X, r24
    24d0:	0d c0       	rjmp	.+26     	; 0x24ec <__unpack_f+0x80>
    24d2:	22 0f       	add	r18, r18
    24d4:	33 1f       	adc	r19, r19
    24d6:	44 1f       	adc	r20, r20
    24d8:	55 1f       	adc	r21, r21
    24da:	12 96       	adiw	r26, 0x02	; 2
    24dc:	8d 91       	ld	r24, X+
    24de:	9c 91       	ld	r25, X
    24e0:	13 97       	sbiw	r26, 0x03	; 3
    24e2:	01 97       	sbiw	r24, 0x01	; 1
    24e4:	13 96       	adiw	r26, 0x03	; 3
    24e6:	9c 93       	st	X, r25
    24e8:	8e 93       	st	-X, r24
    24ea:	12 97       	sbiw	r26, 0x02	; 2
    24ec:	20 30       	cpi	r18, 0x00	; 0
    24ee:	80 e0       	ldi	r24, 0x00	; 0
    24f0:	38 07       	cpc	r19, r24
    24f2:	80 e0       	ldi	r24, 0x00	; 0
    24f4:	48 07       	cpc	r20, r24
    24f6:	80 e4       	ldi	r24, 0x40	; 64
    24f8:	58 07       	cpc	r21, r24
    24fa:	58 f3       	brcs	.-42     	; 0x24d2 <__unpack_f+0x66>
    24fc:	14 96       	adiw	r26, 0x04	; 4
    24fe:	2d 93       	st	X+, r18
    2500:	3d 93       	st	X+, r19
    2502:	4d 93       	st	X+, r20
    2504:	5c 93       	st	X, r21
    2506:	17 97       	sbiw	r26, 0x07	; 7
    2508:	08 95       	ret
    250a:	2f 3f       	cpi	r18, 0xFF	; 255
    250c:	31 05       	cpc	r19, r1
    250e:	79 f4       	brne	.+30     	; 0x252e <__unpack_f+0xc2>
    2510:	41 15       	cp	r20, r1
    2512:	51 05       	cpc	r21, r1
    2514:	61 05       	cpc	r22, r1
    2516:	71 05       	cpc	r23, r1
    2518:	19 f4       	brne	.+6      	; 0x2520 <__unpack_f+0xb4>
    251a:	84 e0       	ldi	r24, 0x04	; 4
    251c:	8c 93       	st	X, r24
    251e:	08 95       	ret
    2520:	64 ff       	sbrs	r22, 4
    2522:	03 c0       	rjmp	.+6      	; 0x252a <__unpack_f+0xbe>
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	8c 93       	st	X, r24
    2528:	12 c0       	rjmp	.+36     	; 0x254e <__unpack_f+0xe2>
    252a:	1c 92       	st	X, r1
    252c:	10 c0       	rjmp	.+32     	; 0x254e <__unpack_f+0xe2>
    252e:	2f 57       	subi	r18, 0x7F	; 127
    2530:	30 40       	sbci	r19, 0x00	; 0
    2532:	13 96       	adiw	r26, 0x03	; 3
    2534:	3c 93       	st	X, r19
    2536:	2e 93       	st	-X, r18
    2538:	12 97       	sbiw	r26, 0x02	; 2
    253a:	83 e0       	ldi	r24, 0x03	; 3
    253c:	8c 93       	st	X, r24
    253e:	87 e0       	ldi	r24, 0x07	; 7
    2540:	44 0f       	add	r20, r20
    2542:	55 1f       	adc	r21, r21
    2544:	66 1f       	adc	r22, r22
    2546:	77 1f       	adc	r23, r23
    2548:	8a 95       	dec	r24
    254a:	d1 f7       	brne	.-12     	; 0x2540 <__unpack_f+0xd4>
    254c:	70 64       	ori	r23, 0x40	; 64
    254e:	14 96       	adiw	r26, 0x04	; 4
    2550:	4d 93       	st	X+, r20
    2552:	5d 93       	st	X+, r21
    2554:	6d 93       	st	X+, r22
    2556:	7c 93       	st	X, r23
    2558:	17 97       	sbiw	r26, 0x07	; 7
    255a:	08 95       	ret

0000255c <__fpcmp_parts_f>:
    255c:	1f 93       	push	r17
    255e:	dc 01       	movw	r26, r24
    2560:	fb 01       	movw	r30, r22
    2562:	9c 91       	ld	r25, X
    2564:	92 30       	cpi	r25, 0x02	; 2
    2566:	08 f4       	brcc	.+2      	; 0x256a <__fpcmp_parts_f+0xe>
    2568:	47 c0       	rjmp	.+142    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    256a:	80 81       	ld	r24, Z
    256c:	82 30       	cpi	r24, 0x02	; 2
    256e:	08 f4       	brcc	.+2      	; 0x2572 <__fpcmp_parts_f+0x16>
    2570:	43 c0       	rjmp	.+134    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    2572:	94 30       	cpi	r25, 0x04	; 4
    2574:	51 f4       	brne	.+20     	; 0x258a <__fpcmp_parts_f+0x2e>
    2576:	11 96       	adiw	r26, 0x01	; 1
    2578:	1c 91       	ld	r17, X
    257a:	84 30       	cpi	r24, 0x04	; 4
    257c:	99 f5       	brne	.+102    	; 0x25e4 <__fpcmp_parts_f+0x88>
    257e:	81 81       	ldd	r24, Z+1	; 0x01
    2580:	68 2f       	mov	r22, r24
    2582:	70 e0       	ldi	r23, 0x00	; 0
    2584:	61 1b       	sub	r22, r17
    2586:	71 09       	sbc	r23, r1
    2588:	3f c0       	rjmp	.+126    	; 0x2608 <__fpcmp_parts_f+0xac>
    258a:	84 30       	cpi	r24, 0x04	; 4
    258c:	21 f0       	breq	.+8      	; 0x2596 <__fpcmp_parts_f+0x3a>
    258e:	92 30       	cpi	r25, 0x02	; 2
    2590:	31 f4       	brne	.+12     	; 0x259e <__fpcmp_parts_f+0x42>
    2592:	82 30       	cpi	r24, 0x02	; 2
    2594:	b9 f1       	breq	.+110    	; 0x2604 <__fpcmp_parts_f+0xa8>
    2596:	81 81       	ldd	r24, Z+1	; 0x01
    2598:	88 23       	and	r24, r24
    259a:	89 f1       	breq	.+98     	; 0x25fe <__fpcmp_parts_f+0xa2>
    259c:	2d c0       	rjmp	.+90     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    259e:	11 96       	adiw	r26, 0x01	; 1
    25a0:	1c 91       	ld	r17, X
    25a2:	11 97       	sbiw	r26, 0x01	; 1
    25a4:	82 30       	cpi	r24, 0x02	; 2
    25a6:	f1 f0       	breq	.+60     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25a8:	81 81       	ldd	r24, Z+1	; 0x01
    25aa:	18 17       	cp	r17, r24
    25ac:	d9 f4       	brne	.+54     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25ae:	12 96       	adiw	r26, 0x02	; 2
    25b0:	2d 91       	ld	r18, X+
    25b2:	3c 91       	ld	r19, X
    25b4:	13 97       	sbiw	r26, 0x03	; 3
    25b6:	82 81       	ldd	r24, Z+2	; 0x02
    25b8:	93 81       	ldd	r25, Z+3	; 0x03
    25ba:	82 17       	cp	r24, r18
    25bc:	93 07       	cpc	r25, r19
    25be:	94 f0       	brlt	.+36     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25c0:	28 17       	cp	r18, r24
    25c2:	39 07       	cpc	r19, r25
    25c4:	bc f0       	brlt	.+46     	; 0x25f4 <__fpcmp_parts_f+0x98>
    25c6:	14 96       	adiw	r26, 0x04	; 4
    25c8:	8d 91       	ld	r24, X+
    25ca:	9d 91       	ld	r25, X+
    25cc:	0d 90       	ld	r0, X+
    25ce:	bc 91       	ld	r27, X
    25d0:	a0 2d       	mov	r26, r0
    25d2:	24 81       	ldd	r18, Z+4	; 0x04
    25d4:	35 81       	ldd	r19, Z+5	; 0x05
    25d6:	46 81       	ldd	r20, Z+6	; 0x06
    25d8:	57 81       	ldd	r21, Z+7	; 0x07
    25da:	28 17       	cp	r18, r24
    25dc:	39 07       	cpc	r19, r25
    25de:	4a 07       	cpc	r20, r26
    25e0:	5b 07       	cpc	r21, r27
    25e2:	18 f4       	brcc	.+6      	; 0x25ea <__fpcmp_parts_f+0x8e>
    25e4:	11 23       	and	r17, r17
    25e6:	41 f0       	breq	.+16     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    25e8:	0a c0       	rjmp	.+20     	; 0x25fe <__fpcmp_parts_f+0xa2>
    25ea:	82 17       	cp	r24, r18
    25ec:	93 07       	cpc	r25, r19
    25ee:	a4 07       	cpc	r26, r20
    25f0:	b5 07       	cpc	r27, r21
    25f2:	40 f4       	brcc	.+16     	; 0x2604 <__fpcmp_parts_f+0xa8>
    25f4:	11 23       	and	r17, r17
    25f6:	19 f0       	breq	.+6      	; 0x25fe <__fpcmp_parts_f+0xa2>
    25f8:	61 e0       	ldi	r22, 0x01	; 1
    25fa:	70 e0       	ldi	r23, 0x00	; 0
    25fc:	05 c0       	rjmp	.+10     	; 0x2608 <__fpcmp_parts_f+0xac>
    25fe:	6f ef       	ldi	r22, 0xFF	; 255
    2600:	7f ef       	ldi	r23, 0xFF	; 255
    2602:	02 c0       	rjmp	.+4      	; 0x2608 <__fpcmp_parts_f+0xac>
    2604:	60 e0       	ldi	r22, 0x00	; 0
    2606:	70 e0       	ldi	r23, 0x00	; 0
    2608:	cb 01       	movw	r24, r22
    260a:	1f 91       	pop	r17
    260c:	08 95       	ret

0000260e <WDT_voidEnable>:
#include "WatchDog_interface.h"
#include "WatchDog_private.h"


void WDT_voidEnable(void)
{
    260e:	df 93       	push	r29
    2610:	cf 93       	push	r28
    2612:	cd b7       	in	r28, 0x3d	; 61
    2614:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(WDTCR_REG , 3 );
    2616:	a1 e4       	ldi	r26, 0x41	; 65
    2618:	b0 e0       	ldi	r27, 0x00	; 0
    261a:	e1 e4       	ldi	r30, 0x41	; 65
    261c:	f0 e0       	ldi	r31, 0x00	; 0
    261e:	80 81       	ld	r24, Z
    2620:	88 60       	ori	r24, 0x08	; 8
    2622:	8c 93       	st	X, r24
}
    2624:	cf 91       	pop	r28
    2626:	df 91       	pop	r29
    2628:	08 95       	ret

0000262a <WDT_voidDisable>:
void WDT_voidDisable(void)
{
    262a:	df 93       	push	r29
    262c:	cf 93       	push	r28
    262e:	cd b7       	in	r28, 0x3d	; 61
    2630:	de b7       	in	r29, 0x3e	; 62
    /* Reset WDT */
    //_WDR();
    /*Write Logical one on 3&4 bit*/
    SET_BIT(WDTCR_REG , 3 );
    2632:	a1 e4       	ldi	r26, 0x41	; 65
    2634:	b0 e0       	ldi	r27, 0x00	; 0
    2636:	e1 e4       	ldi	r30, 0x41	; 65
    2638:	f0 e0       	ldi	r31, 0x00	; 0
    263a:	80 81       	ld	r24, Z
    263c:	88 60       	ori	r24, 0x08	; 8
    263e:	8c 93       	st	X, r24
    SET_BIT(WDTCR_REG , 4 );
    2640:	a1 e4       	ldi	r26, 0x41	; 65
    2642:	b0 e0       	ldi	r27, 0x00	; 0
    2644:	e1 e4       	ldi	r30, 0x41	; 65
    2646:	f0 e0       	ldi	r31, 0x00	; 0
    2648:	80 81       	ld	r24, Z
    264a:	80 61       	ori	r24, 0x10	; 16
    264c:	8c 93       	st	X, r24
    /*Turn off WDT*/
    WDTCR_REG = 0x00 ;
    264e:	e1 e4       	ldi	r30, 0x41	; 65
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	10 82       	st	Z, r1

}
    2654:	cf 91       	pop	r28
    2656:	df 91       	pop	r29
    2658:	08 95       	ret

0000265a <WDT_voidSetTime>:
void WDT_voidSetTime(u8 Copy_u8ResetTime)
{
    265a:	df 93       	push	r29
    265c:	cf 93       	push	r28
    265e:	0f 92       	push	r0
    2660:	cd b7       	in	r28, 0x3d	; 61
    2662:	de b7       	in	r29, 0x3e	; 62
    2664:	89 83       	std	Y+1, r24	; 0x01
    WDTCR_REG &= 0b11111000 ;
    2666:	a1 e4       	ldi	r26, 0x41	; 65
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	e1 e4       	ldi	r30, 0x41	; 65
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	88 7f       	andi	r24, 0xF8	; 248
    2672:	8c 93       	st	X, r24
    WDTCR_REG |= Copy_u8ResetTime;
    2674:	a1 e4       	ldi	r26, 0x41	; 65
    2676:	b0 e0       	ldi	r27, 0x00	; 0
    2678:	e1 e4       	ldi	r30, 0x41	; 65
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	90 81       	ld	r25, Z
    267e:	89 81       	ldd	r24, Y+1	; 0x01
    2680:	89 2b       	or	r24, r25
    2682:	8c 93       	st	X, r24
    
}
    2684:	0f 90       	pop	r0
    2686:	cf 91       	pop	r28
    2688:	df 91       	pop	r29
    268a:	08 95       	ret

0000268c <UART_voidInit>:
#include "UART_private.h"
#include "UART_config.h"

u8* Glo_pu8RecievedData = NULL ;
void UART_voidInit(void)
{
    268c:	df 93       	push	r29
    268e:	cf 93       	push	r28
    2690:	cd b7       	in	r28, 0x3d	; 61
    2692:	de b7       	in	r29, 0x3e	; 62
	/***************	UCSRC CONFIG	*********/
	/* 		Select UCSRC_REG		*/
	SET_BIT(UART_UCSRC_REG , 7);
    2694:	a0 e4       	ldi	r26, 0x40	; 64
    2696:	b0 e0       	ldi	r27, 0x00	; 0
    2698:	e0 e4       	ldi	r30, 0x40	; 64
    269a:	f0 e0       	ldi	r31, 0x00	; 0
    269c:	80 81       	ld	r24, Z
    269e:	80 68       	ori	r24, 0x80	; 128
    26a0:	8c 93       	st	X, r24
	/* 		USART MODE --> Asynch 		*/
	CLR_BIT(UART_UCSRC_REG , 6);
    26a2:	a0 e4       	ldi	r26, 0x40	; 64
    26a4:	b0 e0       	ldi	r27, 0x00	; 0
    26a6:	e0 e4       	ldi	r30, 0x40	; 64
    26a8:	f0 e0       	ldi	r31, 0x00	; 0
    26aa:	80 81       	ld	r24, Z
    26ac:	8f 7b       	andi	r24, 0xBF	; 191
    26ae:	8c 93       	st	X, r24
	/* 		Parity Check		*/
	//Clear Parity Check
	CLR_BIT(UART_UCSRC_REG , 5);
    26b0:	a0 e4       	ldi	r26, 0x40	; 64
    26b2:	b0 e0       	ldi	r27, 0x00	; 0
    26b4:	e0 e4       	ldi	r30, 0x40	; 64
    26b6:	f0 e0       	ldi	r31, 0x00	; 0
    26b8:	80 81       	ld	r24, Z
    26ba:	8f 7d       	andi	r24, 0xDF	; 223
    26bc:	8c 93       	st	X, r24
	CLR_BIT(UART_UCSRC_REG , 4);
    26be:	a0 e4       	ldi	r26, 0x40	; 64
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	e0 e4       	ldi	r30, 0x40	; 64
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	8f 7e       	andi	r24, 0xEF	; 239
    26ca:	8c 93       	st	X, r24
	/*		STOP BIT SELECT		*/
	// Select 1 SP bit
	CLR_BIT(UART_UCSRC_REG , 3);
    26cc:	a0 e4       	ldi	r26, 0x40	; 64
    26ce:	b0 e0       	ldi	r27, 0x00	; 0
    26d0:	e0 e4       	ldi	r30, 0x40	; 64
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	80 81       	ld	r24, Z
    26d6:	87 7f       	andi	r24, 0xF7	; 247
    26d8:	8c 93       	st	X, r24
	/*	Character size		*/
	// Select 8 bit mode data
	SET_BIT(UART_UCSRC_REG , 2);
    26da:	a0 e4       	ldi	r26, 0x40	; 64
    26dc:	b0 e0       	ldi	r27, 0x00	; 0
    26de:	e0 e4       	ldi	r30, 0x40	; 64
    26e0:	f0 e0       	ldi	r31, 0x00	; 0
    26e2:	80 81       	ld	r24, Z
    26e4:	84 60       	ori	r24, 0x04	; 4
    26e6:	8c 93       	st	X, r24
	SET_BIT(UART_UCSRC_REG , 1);
    26e8:	a0 e4       	ldi	r26, 0x40	; 64
    26ea:	b0 e0       	ldi	r27, 0x00	; 0
    26ec:	e0 e4       	ldi	r30, 0x40	; 64
    26ee:	f0 e0       	ldi	r31, 0x00	; 0
    26f0:	80 81       	ld	r24, Z
    26f2:	82 60       	ori	r24, 0x02	; 2
    26f4:	8c 93       	st	X, r24
	CLR_BIT(UART_UCSRB_REG , 2 ); // Bit in other reg to select char size
    26f6:	aa e2       	ldi	r26, 0x2A	; 42
    26f8:	b0 e0       	ldi	r27, 0x00	; 0
    26fa:	ea e2       	ldi	r30, 0x2A	; 42
    26fc:	f0 e0       	ldi	r31, 0x00	; 0
    26fe:	80 81       	ld	r24, Z
    2700:	8b 7f       	andi	r24, 0xFB	; 251
    2702:	8c 93       	st	X, r24
	/* Clock Polarity	*/
	//Transmit in Raising , Sample in Falling
	CLR_BIT(UART_UCSRC_REG ,0 );
    2704:	a0 e4       	ldi	r26, 0x40	; 64
    2706:	b0 e0       	ldi	r27, 0x00	; 0
    2708:	e0 e4       	ldi	r30, 0x40	; 64
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	80 81       	ld	r24, Z
    270e:	8e 7f       	andi	r24, 0xFE	; 254
    2710:	8c 93       	st	X, r24
	/**********************************************/
	/***************	BaudRate CONFIG		*********/
	/* Select Baud Rate Register */
	CLR_BIT(UART_UCSRC_REG , 7);
    2712:	a0 e4       	ldi	r26, 0x40	; 64
    2714:	b0 e0       	ldi	r27, 0x00	; 0
    2716:	e0 e4       	ldi	r30, 0x40	; 64
    2718:	f0 e0       	ldi	r31, 0x00	; 0
    271a:	80 81       	ld	r24, Z
    271c:	8f 77       	andi	r24, 0x7F	; 127
    271e:	8c 93       	st	X, r24
	/* Write the baud rate in registers */
	UART_UBRRH_REG = (u8) (UART_BAUDRATE >>8 );
    2720:	e0 e4       	ldi	r30, 0x40	; 64
    2722:	f0 e0       	ldi	r31, 0x00	; 0
    2724:	10 82       	st	Z, r1
	UART_UBRRL_REG = (u8) (UART_BAUDRATE);
    2726:	e9 e2       	ldi	r30, 0x29	; 41
    2728:	f0 e0       	ldi	r31, 0x00	; 0
    272a:	83 e3       	ldi	r24, 0x33	; 51
    272c:	80 83       	st	Z, r24
	/**********************************************/
	/***************	UCSRB CONFIG	*********/
	/* Enable Rx */
	SET_BIT(UART_UCSRB_REG , 4 );
    272e:	aa e2       	ldi	r26, 0x2A	; 42
    2730:	b0 e0       	ldi	r27, 0x00	; 0
    2732:	ea e2       	ldi	r30, 0x2A	; 42
    2734:	f0 e0       	ldi	r31, 0x00	; 0
    2736:	80 81       	ld	r24, Z
    2738:	80 61       	ori	r24, 0x10	; 16
    273a:	8c 93       	st	X, r24
	/* Enable Tx */
	SET_BIT(UART_UCSRB_REG , 3 );
    273c:	aa e2       	ldi	r26, 0x2A	; 42
    273e:	b0 e0       	ldi	r27, 0x00	; 0
    2740:	ea e2       	ldi	r30, 0x2A	; 42
    2742:	f0 e0       	ldi	r31, 0x00	; 0
    2744:	80 81       	ld	r24, Z
    2746:	88 60       	ori	r24, 0x08	; 8
    2748:	8c 93       	st	X, r24
	/* No Configuration Till Now */
	/**********************************************/



}
    274a:	cf 91       	pop	r28
    274c:	df 91       	pop	r29
    274e:	08 95       	ret

00002750 <UART_voidSendData>:
void UART_voidSendData ( u8 Copy_u8Data  )
{
    2750:	df 93       	push	r29
    2752:	cf 93       	push	r28
    2754:	0f 92       	push	r0
    2756:	cd b7       	in	r28, 0x3d	; 61
    2758:	de b7       	in	r29, 0x3e	; 62
    275a:	89 83       	std	Y+1, r24	; 0x01
	/* Polling until Buffer is empty  */
	while(GET_BIT(UART_UCSRA_REG , 5)==0);
    275c:	eb e2       	ldi	r30, 0x2B	; 43
    275e:	f0 e0       	ldi	r31, 0x00	; 0
    2760:	80 81       	ld	r24, Z
    2762:	82 95       	swap	r24
    2764:	86 95       	lsr	r24
    2766:	87 70       	andi	r24, 0x07	; 7
    2768:	88 2f       	mov	r24, r24
    276a:	90 e0       	ldi	r25, 0x00	; 0
    276c:	81 70       	andi	r24, 0x01	; 1
    276e:	90 70       	andi	r25, 0x00	; 0
    2770:	00 97       	sbiw	r24, 0x00	; 0
    2772:	a1 f3       	breq	.-24     	; 0x275c <UART_voidSendData+0xc>
	/* Write data on UDR Reg */
	UART_UDR_REG = Copy_u8Data ;
    2774:	ec e2       	ldi	r30, 0x2C	; 44
    2776:	f0 e0       	ldi	r31, 0x00	; 0
    2778:	89 81       	ldd	r24, Y+1	; 0x01
    277a:	80 83       	st	Z, r24
	/*CLEAR the flag */
	SET_BIT(UART_UCSRA_REG , UCSRA_TXC);
    277c:	ab e2       	ldi	r26, 0x2B	; 43
    277e:	b0 e0       	ldi	r27, 0x00	; 0
    2780:	eb e2       	ldi	r30, 0x2B	; 43
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	80 81       	ld	r24, Z
    2786:	80 64       	ori	r24, 0x40	; 64
    2788:	8c 93       	st	X, r24

}
    278a:	0f 90       	pop	r0
    278c:	cf 91       	pop	r28
    278e:	df 91       	pop	r29
    2790:	08 95       	ret

00002792 <UART_voidAsyncSendData>:
void UART_voidAsyncSendData( u8 Copy_u8Data)
{
    2792:	df 93       	push	r29
    2794:	cf 93       	push	r28
    2796:	0f 92       	push	r0
    2798:	cd b7       	in	r28, 0x3d	; 61
    279a:	de b7       	in	r29, 0x3e	; 62
    279c:	89 83       	std	Y+1, r24	; 0x01
	/*Enable Interrupt for */
}
    279e:	0f 90       	pop	r0
    27a0:	cf 91       	pop	r28
    27a2:	df 91       	pop	r29
    27a4:	08 95       	ret

000027a6 <UART_voidRecieveData>:


void UART_voidRecieveData (u8* Copy_pu8Data )
{
    27a6:	df 93       	push	r29
    27a8:	cf 93       	push	r28
    27aa:	00 d0       	rcall	.+0      	; 0x27ac <UART_voidRecieveData+0x6>
    27ac:	cd b7       	in	r28, 0x3d	; 61
    27ae:	de b7       	in	r29, 0x3e	; 62
    27b0:	9a 83       	std	Y+2, r25	; 0x02
    27b2:	89 83       	std	Y+1, r24	; 0x01
	/* Polling until Receive Complete  */
	while(GET_BIT(UART_UCSRA_REG , 7 )==0);
    27b4:	eb e2       	ldi	r30, 0x2B	; 43
    27b6:	f0 e0       	ldi	r31, 0x00	; 0
    27b8:	80 81       	ld	r24, Z
    27ba:	88 23       	and	r24, r24
    27bc:	dc f7       	brge	.-10     	; 0x27b4 <UART_voidRecieveData+0xe>
	*Copy_pu8Data = UART_UDR_REG ;
    27be:	ec e2       	ldi	r30, 0x2C	; 44
    27c0:	f0 e0       	ldi	r31, 0x00	; 0
    27c2:	80 81       	ld	r24, Z
    27c4:	e9 81       	ldd	r30, Y+1	; 0x01
    27c6:	fa 81       	ldd	r31, Y+2	; 0x02
    27c8:	80 83       	st	Z, r24
}
    27ca:	0f 90       	pop	r0
    27cc:	0f 90       	pop	r0
    27ce:	cf 91       	pop	r28
    27d0:	df 91       	pop	r29
    27d2:	08 95       	ret

000027d4 <UART_voidAsyncRecieveData>:
void UART_voidAsyncRecieveData ( u8* Copy_pu8ReturnedData )
{
    27d4:	df 93       	push	r29
    27d6:	cf 93       	push	r28
    27d8:	00 d0       	rcall	.+0      	; 0x27da <UART_voidAsyncRecieveData+0x6>
    27da:	cd b7       	in	r28, 0x3d	; 61
    27dc:	de b7       	in	r29, 0x3e	; 62
    27de:	9a 83       	std	Y+2, r25	; 0x02
    27e0:	89 83       	std	Y+1, r24	; 0x01
	/*Enable interrupt for Recieve Complete */
	SET_BIT(UART_UCSRB_REG , UCSRB_RXCIE);
    27e2:	aa e2       	ldi	r26, 0x2A	; 42
    27e4:	b0 e0       	ldi	r27, 0x00	; 0
    27e6:	ea e2       	ldi	r30, 0x2A	; 42
    27e8:	f0 e0       	ldi	r31, 0x00	; 0
    27ea:	80 81       	ld	r24, Z
    27ec:	80 68       	ori	r24, 0x80	; 128
    27ee:	8c 93       	st	X, r24
	Glo_pu8RecievedData = Copy_pu8ReturnedData ;
    27f0:	89 81       	ldd	r24, Y+1	; 0x01
    27f2:	9a 81       	ldd	r25, Y+2	; 0x02
    27f4:	90 93 cb 01 	sts	0x01CB, r25
    27f8:	80 93 ca 01 	sts	0x01CA, r24
}
    27fc:	0f 90       	pop	r0
    27fe:	0f 90       	pop	r0
    2800:	cf 91       	pop	r28
    2802:	df 91       	pop	r29
    2804:	08 95       	ret

00002806 <__vector_13>:
void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
    2806:	1f 92       	push	r1
    2808:	0f 92       	push	r0
    280a:	0f b6       	in	r0, 0x3f	; 63
    280c:	0f 92       	push	r0
    280e:	11 24       	eor	r1, r1
    2810:	8f 93       	push	r24
    2812:	9f 93       	push	r25
    2814:	af 93       	push	r26
    2816:	bf 93       	push	r27
    2818:	ef 93       	push	r30
    281a:	ff 93       	push	r31
    281c:	df 93       	push	r29
    281e:	cf 93       	push	r28
    2820:	cd b7       	in	r28, 0x3d	; 61
    2822:	de b7       	in	r29, 0x3e	; 62
	if(Glo_pu8RecievedData != NULL)
    2824:	80 91 ca 01 	lds	r24, 0x01CA
    2828:	90 91 cb 01 	lds	r25, 0x01CB
    282c:	00 97       	sbiw	r24, 0x00	; 0
    282e:	41 f0       	breq	.+16     	; 0x2840 <__vector_13+0x3a>
	{
		*Glo_pu8RecievedData = UART_UDR_REG ;
    2830:	e0 91 ca 01 	lds	r30, 0x01CA
    2834:	f0 91 cb 01 	lds	r31, 0x01CB
    2838:	ac e2       	ldi	r26, 0x2C	; 44
    283a:	b0 e0       	ldi	r27, 0x00	; 0
    283c:	8c 91       	ld	r24, X
    283e:	80 83       	st	Z, r24
		/* Disable Rx Interrupt*/
		//CLR_BIT(UART_UCSRB_REG , UCSRB_RXCIE );
	}
}
    2840:	cf 91       	pop	r28
    2842:	df 91       	pop	r29
    2844:	ff 91       	pop	r31
    2846:	ef 91       	pop	r30
    2848:	bf 91       	pop	r27
    284a:	af 91       	pop	r26
    284c:	9f 91       	pop	r25
    284e:	8f 91       	pop	r24
    2850:	0f 90       	pop	r0
    2852:	0f be       	out	0x3f, r0	; 63
    2854:	0f 90       	pop	r0
    2856:	1f 90       	pop	r1
    2858:	18 95       	reti

0000285a <TWI_voidInitMaster>:
#include "TWI_private.h"
#include "TWI_config.h"

/*Set Master Address to 0 if master will not be addressed*/
void TWI_voidInitMaster(u8 Copy_u8Address)
{
    285a:	df 93       	push	r29
    285c:	cf 93       	push	r28
    285e:	0f 92       	push	r0
    2860:	cd b7       	in	r28, 0x3d	; 61
    2862:	de b7       	in	r29, 0x3e	; 62
    2864:	89 83       	std	Y+1, r24	; 0x01
	/*Enable Acknowledge Bit*/
	SET_BIT(TWCR, TWCR_TWEA);
    2866:	a6 e5       	ldi	r26, 0x56	; 86
    2868:	b0 e0       	ldi	r27, 0x00	; 0
    286a:	e6 e5       	ldi	r30, 0x56	; 86
    286c:	f0 e0       	ldi	r31, 0x00	; 0
    286e:	80 81       	ld	r24, Z
    2870:	80 64       	ori	r24, 0x40	; 64
    2872:	8c 93       	st	X, r24

	/*Set SCL frequency to 100KHz, with 8MHz system frequency*/
	/*1- Set TWBR = 2*/
	TWBR = 2;
    2874:	e0 e2       	ldi	r30, 0x20	; 32
    2876:	f0 e0       	ldi	r31, 0x00	; 0
    2878:	82 e0       	ldi	r24, 0x02	; 2
    287a:	80 83       	st	Z, r24
	/*2- Clear The Prescaler bit (TWPS0 - TWPS1)*/
	CLR_BIT(TWSR, TWSR_TWPS0);
    287c:	a1 e2       	ldi	r26, 0x21	; 33
    287e:	b0 e0       	ldi	r27, 0x00	; 0
    2880:	e1 e2       	ldi	r30, 0x21	; 33
    2882:	f0 e0       	ldi	r31, 0x00	; 0
    2884:	80 81       	ld	r24, Z
    2886:	8e 7f       	andi	r24, 0xFE	; 254
    2888:	8c 93       	st	X, r24
	CLR_BIT(TWSR, TWSR_TWPS1);
    288a:	a1 e2       	ldi	r26, 0x21	; 33
    288c:	b0 e0       	ldi	r27, 0x00	; 0
    288e:	e1 e2       	ldi	r30, 0x21	; 33
    2890:	f0 e0       	ldi	r31, 0x00	; 0
    2892:	80 81       	ld	r24, Z
    2894:	8d 7f       	andi	r24, 0xFD	; 253
    2896:	8c 93       	st	X, r24

	/*Check if the master node will be addressed or not*/
	if(Copy_u8Address == 0)
    2898:	89 81       	ldd	r24, Y+1	; 0x01
    289a:	88 23       	and	r24, r24
    289c:	29 f0       	breq	.+10     	; 0x28a8 <TWI_voidInitMaster+0x4e>
		/*Do Nothing*/
	}
	else
	{
		/*Set The Required Address to The Master*/
		TWAR = (Copy_u8Address << 1);
    289e:	e2 e2       	ldi	r30, 0x22	; 34
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	89 81       	ldd	r24, Y+1	; 0x01
    28a4:	88 0f       	add	r24, r24
    28a6:	80 83       	st	Z, r24
	}

	/*Enable TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    28a8:	a6 e5       	ldi	r26, 0x56	; 86
    28aa:	b0 e0       	ldi	r27, 0x00	; 0
    28ac:	e6 e5       	ldi	r30, 0x56	; 86
    28ae:	f0 e0       	ldi	r31, 0x00	; 0
    28b0:	80 81       	ld	r24, Z
    28b2:	84 60       	ori	r24, 0x04	; 4
    28b4:	8c 93       	st	X, r24
}
    28b6:	0f 90       	pop	r0
    28b8:	cf 91       	pop	r28
    28ba:	df 91       	pop	r29
    28bc:	08 95       	ret

000028be <TWI_voidInitSlave>:

void TWI_voidInitSlave(u8 Copy_u8Address)
{
    28be:	df 93       	push	r29
    28c0:	cf 93       	push	r28
    28c2:	0f 92       	push	r0
    28c4:	cd b7       	in	r28, 0x3d	; 61
    28c6:	de b7       	in	r29, 0x3e	; 62
    28c8:	89 83       	std	Y+1, r24	; 0x01
	/*Set The Required Address to The Slave*/
	TWAR = Copy_u8Address << 1;
    28ca:	e2 e2       	ldi	r30, 0x22	; 34
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	89 81       	ldd	r24, Y+1	; 0x01
    28d0:	88 0f       	add	r24, r24
    28d2:	80 83       	st	Z, r24

	/*Enable Acknowledge Bit*/
	SET_BIT(TWCR, TWCR_TWEA);
    28d4:	a6 e5       	ldi	r26, 0x56	; 86
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	e6 e5       	ldi	r30, 0x56	; 86
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	80 81       	ld	r24, Z
    28de:	80 64       	ori	r24, 0x40	; 64
    28e0:	8c 93       	st	X, r24

	/*Enable TWI*/
	SET_BIT(TWCR, TWCR_TWEN);
    28e2:	a6 e5       	ldi	r26, 0x56	; 86
    28e4:	b0 e0       	ldi	r27, 0x00	; 0
    28e6:	e6 e5       	ldi	r30, 0x56	; 86
    28e8:	f0 e0       	ldi	r31, 0x00	; 0
    28ea:	80 81       	ld	r24, Z
    28ec:	84 60       	ori	r24, 0x04	; 4
    28ee:	8c 93       	st	X, r24
}
    28f0:	0f 90       	pop	r0
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <TWI_ErrorStatusSendStartConditionWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendStartConditionWithACK(void)
{
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	0f 92       	push	r0
    28fe:	cd b7       	in	r28, 0x3d	; 61
    2900:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2902:	19 82       	std	Y+1, r1	; 0x01
//	TWCR |= (1 << TWCR_TWINT) | (1 << TWCR_TWSTA) | (1 << TWCR_TWEN);
	/*Send Start Condition Bit*/
		SET_BIT(TWCR, TWCR_TWSTA);
    2904:	a6 e5       	ldi	r26, 0x56	; 86
    2906:	b0 e0       	ldi	r27, 0x00	; 0
    2908:	e6 e5       	ldi	r30, 0x56	; 86
    290a:	f0 e0       	ldi	r31, 0x00	; 0
    290c:	80 81       	ld	r24, Z
    290e:	80 62       	ori	r24, 0x20	; 32
    2910:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    2912:	a6 e5       	ldi	r26, 0x56	; 86
    2914:	b0 e0       	ldi	r27, 0x00	; 0
    2916:	e6 e5       	ldi	r30, 0x56	; 86
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	80 68       	ori	r24, 0x80	; 128
    291e:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2920:	e6 e5       	ldi	r30, 0x56	; 86
    2922:	f0 e0       	ldi	r31, 0x00	; 0
    2924:	80 81       	ld	r24, Z
    2926:	88 23       	and	r24, r24
    2928:	dc f7       	brge	.-10     	; 0x2920 <TWI_ErrorStatusSendStartConditionWithACK+0x28>

	if((TWSR & STATUS_BIT_MASK) != START_ACK)
    292a:	e1 e2       	ldi	r30, 0x21	; 33
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	80 81       	ld	r24, Z
    2930:	88 2f       	mov	r24, r24
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	88 7f       	andi	r24, 0xF8	; 248
    2936:	90 70       	andi	r25, 0x00	; 0
    2938:	88 30       	cpi	r24, 0x08	; 8
    293a:	91 05       	cpc	r25, r1
    293c:	11 f0       	breq	.+4      	; 0x2942 <TWI_ErrorStatusSendStartConditionWithACK+0x4a>
	{
		Local_ErrorStatus = StartConditionError;
    293e:	81 e0       	ldi	r24, 0x01	; 1
    2940:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*Do Nothing*/
	}
	return Local_ErrorStatus;
    2942:	89 81       	ldd	r24, Y+1	; 0x01
}
    2944:	0f 90       	pop	r0
    2946:	cf 91       	pop	r28
    2948:	df 91       	pop	r29
    294a:	08 95       	ret

0000294c <TWI_ErrorStatusSendRepeatedStartConditionWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendRepeatedStartConditionWithACK(void)
{
    294c:	df 93       	push	r29
    294e:	cf 93       	push	r28
    2950:	0f 92       	push	r0
    2952:	cd b7       	in	r28, 0x3d	; 61
    2954:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2956:	19 82       	std	Y+1, r1	; 0x01
	TWCR |= (1 << TWCR_TWINT) | (1 << TWCR_TWSTA) | (1 << TWCR_TWEN);
    2958:	a6 e5       	ldi	r26, 0x56	; 86
    295a:	b0 e0       	ldi	r27, 0x00	; 0
    295c:	e6 e5       	ldi	r30, 0x56	; 86
    295e:	f0 e0       	ldi	r31, 0x00	; 0
    2960:	80 81       	ld	r24, Z
    2962:	84 6a       	ori	r24, 0xA4	; 164
    2964:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	//	SET_BIT(TWCR, TWCR_TWINT);

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2966:	e6 e5       	ldi	r30, 0x56	; 86
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	80 81       	ld	r24, Z
    296c:	88 23       	and	r24, r24
    296e:	dc f7       	brge	.-10     	; 0x2966 <TWI_ErrorStatusSendRepeatedStartConditionWithACK+0x1a>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != REP_START_ACK)
    2970:	e1 e2       	ldi	r30, 0x21	; 33
    2972:	f0 e0       	ldi	r31, 0x00	; 0
    2974:	80 81       	ld	r24, Z
    2976:	88 2f       	mov	r24, r24
    2978:	90 e0       	ldi	r25, 0x00	; 0
    297a:	88 7f       	andi	r24, 0xF8	; 248
    297c:	90 70       	andi	r25, 0x00	; 0
    297e:	80 31       	cpi	r24, 0x10	; 16
    2980:	91 05       	cpc	r25, r1
    2982:	11 f0       	breq	.+4      	; 0x2988 <TWI_ErrorStatusSendRepeatedStartConditionWithACK+0x3c>
	{
		Local_ErrorStatus = RepeatedStartError;
    2984:	82 e0       	ldi	r24, 0x02	; 2
    2986:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    2988:	89 81       	ldd	r24, Y+1	; 0x01
}
    298a:	0f 90       	pop	r0
    298c:	cf 91       	pop	r28
    298e:	df 91       	pop	r29
    2990:	08 95       	ret

00002992 <TWI_ErrorStatusSendSlaveAddressWithWriteACK>:


TWI_ErrorStatus_t TWI_ErrorStatusSendSlaveAddressWithWriteACK(u8 Copy_u8SlaveAddress)
{
    2992:	df 93       	push	r29
    2994:	cf 93       	push	r28
    2996:	00 d0       	rcall	.+0      	; 0x2998 <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x6>
    2998:	cd b7       	in	r28, 0x3d	; 61
    299a:	de b7       	in	r29, 0x3e	; 62
    299c:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    299e:	19 82       	std	Y+1, r1	; 0x01
	//u8 Local_u8TWCRValue = 0;



	/*Set 7 bits slave address to the bus*/
	TWDR = ((Copy_u8SlaveAddress << 1)&0b11111110);
    29a0:	e3 e2       	ldi	r30, 0x23	; 35
    29a2:	f0 e0       	ldi	r31, 0x00	; 0
    29a4:	8a 81       	ldd	r24, Y+2	; 0x02
    29a6:	88 2f       	mov	r24, r24
    29a8:	90 e0       	ldi	r25, 0x00	; 0
    29aa:	88 0f       	add	r24, r24
    29ac:	99 1f       	adc	r25, r25
    29ae:	80 83       	st	Z, r24

	/*Set The Write Request in the LSB in the data Register*/
	//CLR_BIT(TWDR, TWDR_TWD0);

	/*Clear The Start Condition Bit*/
	CLR_BIT(TWCR, TWCR_TWSTA);
    29b0:	a6 e5       	ldi	r26, 0x56	; 86
    29b2:	b0 e0       	ldi	r27, 0x00	; 0
    29b4:	e6 e5       	ldi	r30, 0x56	; 86
    29b6:	f0 e0       	ldi	r31, 0x00	; 0
    29b8:	80 81       	ld	r24, Z
    29ba:	8f 7d       	andi	r24, 0xDF	; 223
    29bc:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    29be:	a6 e5       	ldi	r26, 0x56	; 86
    29c0:	b0 e0       	ldi	r27, 0x00	; 0
    29c2:	e6 e5       	ldi	r30, 0x56	; 86
    29c4:	f0 e0       	ldi	r31, 0x00	; 0
    29c6:	80 81       	ld	r24, Z
    29c8:	80 68       	ori	r24, 0x80	; 128
    29ca:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    29cc:	e6 e5       	ldi	r30, 0x56	; 86
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	80 81       	ld	r24, Z
    29d2:	88 23       	and	r24, r24
    29d4:	dc f7       	brge	.-10     	; 0x29cc <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x3a>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_WR_ACK)
    29d6:	e1 e2       	ldi	r30, 0x21	; 33
    29d8:	f0 e0       	ldi	r31, 0x00	; 0
    29da:	80 81       	ld	r24, Z
    29dc:	88 2f       	mov	r24, r24
    29de:	90 e0       	ldi	r25, 0x00	; 0
    29e0:	88 7f       	andi	r24, 0xF8	; 248
    29e2:	90 70       	andi	r25, 0x00	; 0
    29e4:	88 31       	cpi	r24, 0x18	; 24
    29e6:	91 05       	cpc	r25, r1
    29e8:	11 f0       	breq	.+4      	; 0x29ee <TWI_ErrorStatusSendSlaveAddressWithWriteACK+0x5c>
	{
		Local_ErrorStatus = SlaveAddressWithWriteError;
    29ea:	83 e0       	ldi	r24, 0x03	; 3
    29ec:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    29ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    29f0:	0f 90       	pop	r0
    29f2:	0f 90       	pop	r0
    29f4:	cf 91       	pop	r28
    29f6:	df 91       	pop	r29
    29f8:	08 95       	ret

000029fa <TWI_ErrorStatusSendSlaveAddressWithReadACK>:



TWI_ErrorStatus_t TWI_ErrorStatusSendSlaveAddressWithReadACK(u8 Copy_u8SlaveAddress)
{
    29fa:	df 93       	push	r29
    29fc:	cf 93       	push	r28
    29fe:	00 d0       	rcall	.+0      	; 0x2a00 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x6>
    2a00:	cd b7       	in	r28, 0x3d	; 61
    2a02:	de b7       	in	r29, 0x3e	; 62
    2a04:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2a06:	19 82       	std	Y+1, r1	; 0x01

	/*Set 7 bits slave address to the bus*/
	TWDR = (Copy_u8SlaveAddress << 1)|1;
    2a08:	e3 e2       	ldi	r30, 0x23	; 35
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a0e:	88 2f       	mov	r24, r24
    2a10:	90 e0       	ldi	r25, 0x00	; 0
    2a12:	88 0f       	add	r24, r24
    2a14:	99 1f       	adc	r25, r25
    2a16:	81 60       	ori	r24, 0x01	; 1
    2a18:	80 83       	st	Z, r24

	/*Set The Read Request in the LSB in the data Register*/
	//SET_BIT(TWDR, TWDR_TWD0);

	/*Clear The Start Condition Bit*/
	CLR_BIT(TWCR, TWCR_TWSTA);
    2a1a:	a6 e5       	ldi	r26, 0x56	; 86
    2a1c:	b0 e0       	ldi	r27, 0x00	; 0
    2a1e:	e6 e5       	ldi	r30, 0x56	; 86
    2a20:	f0 e0       	ldi	r31, 0x00	; 0
    2a22:	80 81       	ld	r24, Z
    2a24:	8f 7d       	andi	r24, 0xDF	; 223
    2a26:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    2a28:	a6 e5       	ldi	r26, 0x56	; 86
    2a2a:	b0 e0       	ldi	r27, 0x00	; 0
    2a2c:	e6 e5       	ldi	r30, 0x56	; 86
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	80 81       	ld	r24, Z
    2a32:	80 68       	ori	r24, 0x80	; 128
    2a34:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2a36:	e6 e5       	ldi	r30, 0x56	; 86
    2a38:	f0 e0       	ldi	r31, 0x00	; 0
    2a3a:	80 81       	ld	r24, Z
    2a3c:	88 23       	and	r24, r24
    2a3e:	dc f7       	brge	.-10     	; 0x2a36 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x3c>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != SLAVE_ADD_AND_RD_ACK)
    2a40:	e1 e2       	ldi	r30, 0x21	; 33
    2a42:	f0 e0       	ldi	r31, 0x00	; 0
    2a44:	80 81       	ld	r24, Z
    2a46:	88 2f       	mov	r24, r24
    2a48:	90 e0       	ldi	r25, 0x00	; 0
    2a4a:	88 7f       	andi	r24, 0xF8	; 248
    2a4c:	90 70       	andi	r25, 0x00	; 0
    2a4e:	80 34       	cpi	r24, 0x40	; 64
    2a50:	91 05       	cpc	r25, r1
    2a52:	11 f0       	breq	.+4      	; 0x2a58 <TWI_ErrorStatusSendSlaveAddressWithReadACK+0x5e>
	{
		Local_ErrorStatus = SlaveAddressWithReadError;
    2a54:	84 e0       	ldi	r24, 0x04	; 4
    2a56:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    2a58:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a5a:	0f 90       	pop	r0
    2a5c:	0f 90       	pop	r0
    2a5e:	cf 91       	pop	r28
    2a60:	df 91       	pop	r29
    2a62:	08 95       	ret

00002a64 <TWI_ErrorStatusMasterWriteDataByteWithACK>:




TWI_ErrorStatus_t TWI_ErrorStatusMasterWriteDataByteWithACK(u8 Copy_u8DataByte)
{
    2a64:	df 93       	push	r29
    2a66:	cf 93       	push	r28
    2a68:	00 d0       	rcall	.+0      	; 0x2a6a <TWI_ErrorStatusMasterWriteDataByteWithACK+0x6>
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
    2a6e:	8a 83       	std	Y+2, r24	; 0x02

	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2a70:	19 82       	std	Y+1, r1	; 0x01


	/*Set The Data To The TWDR Register*/
	TWDR = Copy_u8DataByte;
    2a72:	e3 e2       	ldi	r30, 0x23	; 35
    2a74:	f0 e0       	ldi	r31, 0x00	; 0
    2a76:	8a 81       	ldd	r24, Y+2	; 0x02
    2a78:	80 83       	st	Z, r24



	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    2a7a:	a6 e5       	ldi	r26, 0x56	; 86
    2a7c:	b0 e0       	ldi	r27, 0x00	; 0
    2a7e:	e6 e5       	ldi	r30, 0x56	; 86
    2a80:	f0 e0       	ldi	r31, 0x00	; 0
    2a82:	80 81       	ld	r24, Z
    2a84:	80 68       	ori	r24, 0x80	; 128
    2a86:	8c 93       	st	X, r24


	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2a88:	e6 e5       	ldi	r30, 0x56	; 86
    2a8a:	f0 e0       	ldi	r31, 0x00	; 0
    2a8c:	80 81       	ld	r24, Z
    2a8e:	88 23       	and	r24, r24
    2a90:	dc f7       	brge	.-10     	; 0x2a88 <TWI_ErrorStatusMasterWriteDataByteWithACK+0x24>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != MSTR_WR_BYTE_ACK)
    2a92:	e1 e2       	ldi	r30, 0x21	; 33
    2a94:	f0 e0       	ldi	r31, 0x00	; 0
    2a96:	80 81       	ld	r24, Z
    2a98:	88 2f       	mov	r24, r24
    2a9a:	90 e0       	ldi	r25, 0x00	; 0
    2a9c:	88 7f       	andi	r24, 0xF8	; 248
    2a9e:	90 70       	andi	r25, 0x00	; 0
    2aa0:	88 32       	cpi	r24, 0x28	; 40
    2aa2:	91 05       	cpc	r25, r1
    2aa4:	11 f0       	breq	.+4      	; 0x2aaa <TWI_ErrorStatusMasterWriteDataByteWithACK+0x46>
	{
		Local_ErrorStatus = MasterWriteByteWithACKError;
    2aa6:	85 e0       	ldi	r24, 0x05	; 5
    2aa8:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorStatus;
    2aaa:	89 81       	ldd	r24, Y+1	; 0x01
}
    2aac:	0f 90       	pop	r0
    2aae:	0f 90       	pop	r0
    2ab0:	cf 91       	pop	r28
    2ab2:	df 91       	pop	r29
    2ab4:	08 95       	ret

00002ab6 <TWI_ErrorStatusMasterReadDataByteWithACK>:


TWI_ErrorStatus_t TWI_ErrorStatusMasterReadDataByteWithACK(u8 * Copy_pu8ReceivedByte)
{
    2ab6:	df 93       	push	r29
    2ab8:	cf 93       	push	r28
    2aba:	00 d0       	rcall	.+0      	; 0x2abc <TWI_ErrorStatusMasterReadDataByteWithACK+0x6>
    2abc:	0f 92       	push	r0
    2abe:	cd b7       	in	r28, 0x3d	; 61
    2ac0:	de b7       	in	r29, 0x3e	; 62
    2ac2:	9b 83       	std	Y+3, r25	; 0x03
    2ac4:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2ac6:	19 82       	std	Y+1, r1	; 0x01

	/*Clear The TWINT Flag, To Make The Slave To Send its Data*/
	SET_BIT(TWCR, TWCR_TWINT);
    2ac8:	a6 e5       	ldi	r26, 0x56	; 86
    2aca:	b0 e0       	ldi	r27, 0x00	; 0
    2acc:	e6 e5       	ldi	r30, 0x56	; 86
    2ace:	f0 e0       	ldi	r31, 0x00	; 0
    2ad0:	80 81       	ld	r24, Z
    2ad2:	80 68       	ori	r24, 0x80	; 128
    2ad4:	8c 93       	st	X, r24

	/*wait until the operation finishes and the flag is raised again*/
	while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2ad6:	e6 e5       	ldi	r30, 0x56	; 86
    2ad8:	f0 e0       	ldi	r31, 0x00	; 0
    2ada:	80 81       	ld	r24, Z
    2adc:	88 23       	and	r24, r24
    2ade:	dc f7       	brge	.-10     	; 0x2ad6 <TWI_ErrorStatusMasterReadDataByteWithACK+0x20>

	/*Check For The Condition Status Code*/
	if((TWSR & STATUS_BIT_MASK) != MSTR_RD_BYTE_WITH_ACK)
    2ae0:	e1 e2       	ldi	r30, 0x21	; 33
    2ae2:	f0 e0       	ldi	r31, 0x00	; 0
    2ae4:	80 81       	ld	r24, Z
    2ae6:	88 2f       	mov	r24, r24
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    2aea:	88 7f       	andi	r24, 0xF8	; 248
    2aec:	90 70       	andi	r25, 0x00	; 0
    2aee:	80 35       	cpi	r24, 0x50	; 80
    2af0:	91 05       	cpc	r25, r1
    2af2:	19 f0       	breq	.+6      	; 0x2afa <TWI_ErrorStatusMasterReadDataByteWithACK+0x44>
	{
		Local_ErrorStatus = MasterReadByteWithACKError;
    2af4:	86 e0       	ldi	r24, 0x06	; 6
    2af6:	89 83       	std	Y+1, r24	; 0x01
    2af8:	06 c0       	rjmp	.+12     	; 0x2b06 <TWI_ErrorStatusMasterReadDataByteWithACK+0x50>
	}
	else
	{
		/*Read The Received Data*/
		*Copy_pu8ReceivedByte = TWDR;
    2afa:	e3 e2       	ldi	r30, 0x23	; 35
    2afc:	f0 e0       	ldi	r31, 0x00	; 0
    2afe:	80 81       	ld	r24, Z
    2b00:	ea 81       	ldd	r30, Y+2	; 0x02
    2b02:	fb 81       	ldd	r31, Y+3	; 0x03
    2b04:	80 83       	st	Z, r24
	}

	return Local_ErrorStatus;
    2b06:	89 81       	ldd	r24, Y+1	; 0x01

}
    2b08:	0f 90       	pop	r0
    2b0a:	0f 90       	pop	r0
    2b0c:	0f 90       	pop	r0
    2b0e:	cf 91       	pop	r28
    2b10:	df 91       	pop	r29
    2b12:	08 95       	ret

00002b14 <TWI_ErrorStatusSlaveReadDataByteWithACK>:
TWI_ErrorStatus_t TWI_ErrorStatusSlaveReadDataByteWithACK(u8 * Copy_pu8ReceivedByte)
{
    2b14:	df 93       	push	r29
    2b16:	cf 93       	push	r28
    2b18:	00 d0       	rcall	.+0      	; 0x2b1a <TWI_ErrorStatusSlaveReadDataByteWithACK+0x6>
    2b1a:	0f 92       	push	r0
    2b1c:	cd b7       	in	r28, 0x3d	; 61
    2b1e:	de b7       	in	r29, 0x3e	; 62
    2b20:	9b 83       	std	Y+3, r25	; 0x03
    2b22:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus_t Local_ErrorStatus = NoError;
    2b24:	19 82       	std	Y+1, r1	; 0x01

		/*Clear The TWINT Flag, To Make The Slave To Send its Data*/
		SET_BIT(TWCR, TWCR_TWINT);
    2b26:	a6 e5       	ldi	r26, 0x56	; 86
    2b28:	b0 e0       	ldi	r27, 0x00	; 0
    2b2a:	e6 e5       	ldi	r30, 0x56	; 86
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	80 68       	ori	r24, 0x80	; 128
    2b32:	8c 93       	st	X, r24

		/*wait until the operation finishes and the flag is raised again*/
		while(GET_BIT(TWCR, TWCR_TWINT) == 0 );
    2b34:	e6 e5       	ldi	r30, 0x56	; 86
    2b36:	f0 e0       	ldi	r31, 0x00	; 0
    2b38:	80 81       	ld	r24, Z
    2b3a:	88 23       	and	r24, r24
    2b3c:	dc f7       	brge	.-10     	; 0x2b34 <TWI_ErrorStatusSlaveReadDataByteWithACK+0x20>

		/*Check For The Condition Status Code*/
		if((TWSR & STATUS_BIT_MASK) != 0x60)
    2b3e:	e1 e2       	ldi	r30, 0x21	; 33
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	80 81       	ld	r24, Z
    2b44:	88 2f       	mov	r24, r24
    2b46:	90 e0       	ldi	r25, 0x00	; 0
    2b48:	88 7f       	andi	r24, 0xF8	; 248
    2b4a:	90 70       	andi	r25, 0x00	; 0
    2b4c:	80 36       	cpi	r24, 0x60	; 96
    2b4e:	91 05       	cpc	r25, r1
    2b50:	19 f0       	breq	.+6      	; 0x2b58 <TWI_ErrorStatusSlaveReadDataByteWithACK+0x44>
		{
			Local_ErrorStatus = SlaveReadByteWithACKError;
    2b52:	87 e0       	ldi	r24, 0x07	; 7
    2b54:	89 83       	std	Y+1, r24	; 0x01
    2b56:	06 c0       	rjmp	.+12     	; 0x2b64 <TWI_ErrorStatusSlaveReadDataByteWithACK+0x50>
		}
		else
		{
			/*Read The Received Data*/
			*Copy_pu8ReceivedByte = TWDR;
    2b58:	e3 e2       	ldi	r30, 0x23	; 35
    2b5a:	f0 e0       	ldi	r31, 0x00	; 0
    2b5c:	80 81       	ld	r24, Z
    2b5e:	ea 81       	ldd	r30, Y+2	; 0x02
    2b60:	fb 81       	ldd	r31, Y+3	; 0x03
    2b62:	80 83       	st	Z, r24
		}

		return Local_ErrorStatus;
    2b64:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b66:	0f 90       	pop	r0
    2b68:	0f 90       	pop	r0
    2b6a:	0f 90       	pop	r0
    2b6c:	cf 91       	pop	r28
    2b6e:	df 91       	pop	r29
    2b70:	08 95       	ret

00002b72 <TWI_voidSendStopCondition>:


void TWI_voidSendStopCondition(void)
{
    2b72:	df 93       	push	r29
    2b74:	cf 93       	push	r28
    2b76:	cd b7       	in	r28, 0x3d	; 61
    2b78:	de b7       	in	r29, 0x3e	; 62

	/*Send a stop condition on the bus*/
	SET_BIT(TWCR, TWCR_TWSTO);
    2b7a:	a6 e5       	ldi	r26, 0x56	; 86
    2b7c:	b0 e0       	ldi	r27, 0x00	; 0
    2b7e:	e6 e5       	ldi	r30, 0x56	; 86
    2b80:	f0 e0       	ldi	r31, 0x00	; 0
    2b82:	80 81       	ld	r24, Z
    2b84:	80 61       	ori	r24, 0x10	; 16
    2b86:	8c 93       	st	X, r24

	/*Clear The TWINT Flag*/
	SET_BIT(TWCR, TWCR_TWINT);
    2b88:	a6 e5       	ldi	r26, 0x56	; 86
    2b8a:	b0 e0       	ldi	r27, 0x00	; 0
    2b8c:	e6 e5       	ldi	r30, 0x56	; 86
    2b8e:	f0 e0       	ldi	r31, 0x00	; 0
    2b90:	80 81       	ld	r24, Z
    2b92:	80 68       	ori	r24, 0x80	; 128
    2b94:	8c 93       	st	X, r24
}
    2b96:	cf 91       	pop	r28
    2b98:	df 91       	pop	r29
    2b9a:	08 95       	ret

00002b9c <TIMERS_voidTIMER0Init>:

void (*pNotificationT0OVF)(void) = NULL ;
void (*pNotificationT0CTC)(void) = NULL ;
void (*pNotificationT1ICU)(void) = NULL ;
void TIMERS_voidTIMER0Init(void)
{
    2b9c:	df 93       	push	r29
    2b9e:	cf 93       	push	r28
    2ba0:	cd b7       	in	r28, 0x3d	; 61
    2ba2:	de b7       	in	r29, 0x3e	; 62
//	/*Normal Mode (OVF MODE)*/
//	CLR_BIT(TIMERS_TCCR0_REG , 6);
//	CLR_BIT(TIMERS_TCCR0_REG , 3);

	/*Compare Match Mode (CTC MODE)*/
	CLR_BIT(TIMERS_TCCR0_REG , 6);
    2ba4:	a3 e5       	ldi	r26, 0x53	; 83
    2ba6:	b0 e0       	ldi	r27, 0x00	; 0
    2ba8:	e3 e5       	ldi	r30, 0x53	; 83
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	80 81       	ld	r24, Z
    2bae:	8f 7b       	andi	r24, 0xBF	; 191
    2bb0:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR0_REG , 3);
    2bb2:	a3 e5       	ldi	r26, 0x53	; 83
    2bb4:	b0 e0       	ldi	r27, 0x00	; 0
    2bb6:	e3 e5       	ldi	r30, 0x53	; 83
    2bb8:	f0 e0       	ldi	r31, 0x00	; 0
    2bba:	80 81       	ld	r24, Z
    2bbc:	88 60       	ori	r24, 0x08	; 8
    2bbe:	8c 93       	st	X, r24
//
//	/* Clear OC0 on compare , Set on Top*/
//	CLR_BIT(TIMERS_TCCR0_REG , 4);
//	SET_BIT(TIMERS_TCCR0_REG , 5);
//	/* Prescaler value */
	CLR_BIT(TIMERS_TCCR0_REG ,2);
    2bc0:	a3 e5       	ldi	r26, 0x53	; 83
    2bc2:	b0 e0       	ldi	r27, 0x00	; 0
    2bc4:	e3 e5       	ldi	r30, 0x53	; 83
    2bc6:	f0 e0       	ldi	r31, 0x00	; 0
    2bc8:	80 81       	ld	r24, Z
    2bca:	8b 7f       	andi	r24, 0xFB	; 251
    2bcc:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR0_REG ,1);
    2bce:	a3 e5       	ldi	r26, 0x53	; 83
    2bd0:	b0 e0       	ldi	r27, 0x00	; 0
    2bd2:	e3 e5       	ldi	r30, 0x53	; 83
    2bd4:	f0 e0       	ldi	r31, 0x00	; 0
    2bd6:	80 81       	ld	r24, Z
    2bd8:	82 60       	ori	r24, 0x02	; 2
    2bda:	8c 93       	st	X, r24
	CLR_BIT(TIMERS_TCCR0_REG ,0);
    2bdc:	a3 e5       	ldi	r26, 0x53	; 83
    2bde:	b0 e0       	ldi	r27, 0x00	; 0
    2be0:	e3 e5       	ldi	r30, 0x53	; 83
    2be2:	f0 e0       	ldi	r31, 0x00	; 0
    2be4:	80 81       	ld	r24, Z
    2be6:	8e 7f       	andi	r24, 0xFE	; 254
    2be8:	8c 93       	st	X, r24
	
	/*Enable Timer0 interrupt PIE (OVF)*/
//	SET_BIT(TIMERS_TIMSK_REG , 0 );
	/*Enable Timer0 interrupt PIE (CTC)*/
	SET_BIT(TIMERS_TIMSK_REG , 1 );
    2bea:	a9 e5       	ldi	r26, 0x59	; 89
    2bec:	b0 e0       	ldi	r27, 0x00	; 0
    2bee:	e9 e5       	ldi	r30, 0x59	; 89
    2bf0:	f0 e0       	ldi	r31, 0x00	; 0
    2bf2:	80 81       	ld	r24, Z
    2bf4:	82 60       	ori	r24, 0x02	; 2
    2bf6:	8c 93       	st	X, r24
}
    2bf8:	cf 91       	pop	r28
    2bfa:	df 91       	pop	r29
    2bfc:	08 95       	ret

00002bfe <TIMERS_voidT1SetBusyWait>:
void TIMERS_voidT1SetBusyWait(u32 Copy_u32MilliSeconds)
{
    2bfe:	df 93       	push	r29
    2c00:	cf 93       	push	r28
    2c02:	cd b7       	in	r28, 0x3d	; 61
    2c04:	de b7       	in	r29, 0x3e	; 62
    2c06:	ef 97       	sbiw	r28, 0x3f	; 63
    2c08:	0f b6       	in	r0, 0x3f	; 63
    2c0a:	f8 94       	cli
    2c0c:	de bf       	out	0x3e, r29	; 62
    2c0e:	0f be       	out	0x3f, r0	; 63
    2c10:	cd bf       	out	0x3d, r28	; 61
    2c12:	69 8b       	std	Y+17, r22	; 0x11
    2c14:	7a 8b       	std	Y+18, r23	; 0x12
    2c16:	8b 8b       	std	Y+19, r24	; 0x13
    2c18:	9c 8b       	std	Y+20, r25	; 0x14
	u64 Local_u64SWCounter = 0 ;
    2c1a:	19 86       	std	Y+9, r1	; 0x09
    2c1c:	1a 86       	std	Y+10, r1	; 0x0a
    2c1e:	1b 86       	std	Y+11, r1	; 0x0b
    2c20:	1c 86       	std	Y+12, r1	; 0x0c
    2c22:	1d 86       	std	Y+13, r1	; 0x0d
    2c24:	1e 86       	std	Y+14, r1	; 0x0e
    2c26:	1f 86       	std	Y+15, r1	; 0x0f
    2c28:	18 8a       	std	Y+16, r1	; 0x10
	u64 Local_u64Iterator = 0 ;
    2c2a:	19 82       	std	Y+1, r1	; 0x01
    2c2c:	1a 82       	std	Y+2, r1	; 0x02
    2c2e:	1b 82       	std	Y+3, r1	; 0x03
    2c30:	1c 82       	std	Y+4, r1	; 0x04
    2c32:	1d 82       	std	Y+5, r1	; 0x05
    2c34:	1e 82       	std	Y+6, r1	; 0x06
    2c36:	1f 82       	std	Y+7, r1	; 0x07
    2c38:	18 86       	std	Y+8, r1	; 0x08
	Local_u64SWCounter = (Copy_u32MilliSeconds*1000) / (TIMER0_CTC_TIME );
    2c3a:	89 89       	ldd	r24, Y+17	; 0x11
    2c3c:	9a 89       	ldd	r25, Y+18	; 0x12
    2c3e:	ab 89       	ldd	r26, Y+19	; 0x13
    2c40:	bc 89       	ldd	r27, Y+20	; 0x14
    2c42:	28 ee       	ldi	r18, 0xE8	; 232
    2c44:	33 e0       	ldi	r19, 0x03	; 3
    2c46:	40 e0       	ldi	r20, 0x00	; 0
    2c48:	50 e0       	ldi	r21, 0x00	; 0
    2c4a:	bc 01       	movw	r22, r24
    2c4c:	cd 01       	movw	r24, r26
    2c4e:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    2c52:	dc 01       	movw	r26, r24
    2c54:	cb 01       	movw	r24, r22
    2c56:	2a ef       	ldi	r18, 0xFA	; 250
    2c58:	30 e0       	ldi	r19, 0x00	; 0
    2c5a:	40 e0       	ldi	r20, 0x00	; 0
    2c5c:	50 e0       	ldi	r21, 0x00	; 0
    2c5e:	bc 01       	movw	r22, r24
    2c60:	cd 01       	movw	r24, r26
    2c62:	0e 94 f0 2d 	call	0x5be0	; 0x5be0 <__udivmodsi4>
    2c66:	da 01       	movw	r26, r20
    2c68:	c9 01       	movw	r24, r18
    2c6a:	9c 01       	movw	r18, r24
    2c6c:	ad 01       	movw	r20, r26
    2c6e:	60 e0       	ldi	r22, 0x00	; 0
    2c70:	70 e0       	ldi	r23, 0x00	; 0
    2c72:	80 e0       	ldi	r24, 0x00	; 0
    2c74:	90 e0       	ldi	r25, 0x00	; 0
    2c76:	29 87       	std	Y+9, r18	; 0x09
    2c78:	3a 87       	std	Y+10, r19	; 0x0a
    2c7a:	4b 87       	std	Y+11, r20	; 0x0b
    2c7c:	5c 87       	std	Y+12, r21	; 0x0c
    2c7e:	6d 87       	std	Y+13, r22	; 0x0d
    2c80:	7e 87       	std	Y+14, r23	; 0x0e
    2c82:	8f 87       	std	Y+15, r24	; 0x0f
    2c84:	98 8b       	std	Y+16, r25	; 0x10
	for(Local_u64Iterator = 0 ; Local_u64Iterator < Local_u64SWCounter ; Local_u64Iterator++)
    2c86:	19 82       	std	Y+1, r1	; 0x01
    2c88:	1a 82       	std	Y+2, r1	; 0x02
    2c8a:	1b 82       	std	Y+3, r1	; 0x03
    2c8c:	1c 82       	std	Y+4, r1	; 0x04
    2c8e:	1d 82       	std	Y+5, r1	; 0x05
    2c90:	1e 82       	std	Y+6, r1	; 0x06
    2c92:	1f 82       	std	Y+7, r1	; 0x07
    2c94:	18 86       	std	Y+8, r1	; 0x08
    2c96:	f5 c0       	rjmp	.+490    	; 0x2e82 <TIMERS_voidT1SetBusyWait+0x284>
	{
		while(GET_BIT(TIMERS_TIFR_REG , 1) == 0 );
    2c98:	e8 e5       	ldi	r30, 0x58	; 88
    2c9a:	f0 e0       	ldi	r31, 0x00	; 0
    2c9c:	80 81       	ld	r24, Z
    2c9e:	86 95       	lsr	r24
    2ca0:	88 2f       	mov	r24, r24
    2ca2:	90 e0       	ldi	r25, 0x00	; 0
    2ca4:	81 70       	andi	r24, 0x01	; 1
    2ca6:	90 70       	andi	r25, 0x00	; 0
    2ca8:	00 97       	sbiw	r24, 0x00	; 0
    2caa:	b1 f3       	breq	.-20     	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
		SET_BIT(TIMERS_TIFR_REG , 1);
    2cac:	a8 e5       	ldi	r26, 0x58	; 88
    2cae:	b0 e0       	ldi	r27, 0x00	; 0
    2cb0:	e8 e5       	ldi	r30, 0x58	; 88
    2cb2:	f0 e0       	ldi	r31, 0x00	; 0
    2cb4:	80 81       	ld	r24, Z
    2cb6:	82 60       	ori	r24, 0x02	; 2
    2cb8:	8c 93       	st	X, r24
void TIMERS_voidT1SetBusyWait(u32 Copy_u32MilliSeconds)
{
	u64 Local_u64SWCounter = 0 ;
	u64 Local_u64Iterator = 0 ;
	Local_u64SWCounter = (Copy_u32MilliSeconds*1000) / (TIMER0_CTC_TIME );
	for(Local_u64Iterator = 0 ; Local_u64Iterator < Local_u64SWCounter ; Local_u64Iterator++)
    2cba:	89 81       	ldd	r24, Y+1	; 0x01
    2cbc:	8d 8b       	std	Y+21, r24	; 0x15
    2cbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2cc0:	9e 8b       	std	Y+22, r25	; 0x16
    2cc2:	8b 81       	ldd	r24, Y+3	; 0x03
    2cc4:	8f 8b       	std	Y+23, r24	; 0x17
    2cc6:	9c 81       	ldd	r25, Y+4	; 0x04
    2cc8:	98 8f       	std	Y+24, r25	; 0x18
    2cca:	8d 81       	ldd	r24, Y+5	; 0x05
    2ccc:	89 8f       	std	Y+25, r24	; 0x19
    2cce:	9e 81       	ldd	r25, Y+6	; 0x06
    2cd0:	9a 8f       	std	Y+26, r25	; 0x1a
    2cd2:	8f 81       	ldd	r24, Y+7	; 0x07
    2cd4:	8b 8f       	std	Y+27, r24	; 0x1b
    2cd6:	98 85       	ldd	r25, Y+8	; 0x08
    2cd8:	9c 8f       	std	Y+28, r25	; 0x1c
    2cda:	81 e0       	ldi	r24, 0x01	; 1
    2cdc:	8d 8f       	std	Y+29, r24	; 0x1d
    2cde:	1e 8e       	std	Y+30, r1	; 0x1e
    2ce0:	1f 8e       	std	Y+31, r1	; 0x1f
    2ce2:	18 a2       	std	Y+32, r1	; 0x20
    2ce4:	19 a2       	std	Y+33, r1	; 0x21
    2ce6:	1a a2       	std	Y+34, r1	; 0x22
    2ce8:	1b a2       	std	Y+35, r1	; 0x23
    2cea:	1c a2       	std	Y+36, r1	; 0x24
    2cec:	9d 89       	ldd	r25, Y+21	; 0x15
    2cee:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2cf0:	98 0f       	add	r25, r24
    2cf2:	9d a3       	std	Y+37, r25	; 0x25
    2cf4:	91 e0       	ldi	r25, 0x01	; 1
    2cf6:	9d a7       	std	Y+45, r25	; 0x2d
    2cf8:	8d a1       	ldd	r24, Y+37	; 0x25
    2cfa:	9d 89       	ldd	r25, Y+21	; 0x15
    2cfc:	89 17       	cp	r24, r25
    2cfe:	08 f0       	brcs	.+2      	; 0x2d02 <TIMERS_voidT1SetBusyWait+0x104>
    2d00:	1d a6       	std	Y+45, r1	; 0x2d
    2d02:	8e 89       	ldd	r24, Y+22	; 0x16
    2d04:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2d06:	89 0f       	add	r24, r25
    2d08:	8e a3       	std	Y+38, r24	; 0x26
    2d0a:	81 e0       	ldi	r24, 0x01	; 1
    2d0c:	8e a7       	std	Y+46, r24	; 0x2e
    2d0e:	9e a1       	ldd	r25, Y+38	; 0x26
    2d10:	8e 89       	ldd	r24, Y+22	; 0x16
    2d12:	98 17       	cp	r25, r24
    2d14:	08 f0       	brcs	.+2      	; 0x2d18 <TIMERS_voidT1SetBusyWait+0x11a>
    2d16:	1e a6       	std	Y+46, r1	; 0x2e
    2d18:	9d a5       	ldd	r25, Y+45	; 0x2d
    2d1a:	8e a1       	ldd	r24, Y+38	; 0x26
    2d1c:	98 0f       	add	r25, r24
    2d1e:	9f a7       	std	Y+47, r25	; 0x2f
    2d20:	91 e0       	ldi	r25, 0x01	; 1
    2d22:	98 ab       	std	Y+48, r25	; 0x30
    2d24:	8f a5       	ldd	r24, Y+47	; 0x2f
    2d26:	9e a1       	ldd	r25, Y+38	; 0x26
    2d28:	89 17       	cp	r24, r25
    2d2a:	08 f0       	brcs	.+2      	; 0x2d2e <TIMERS_voidT1SetBusyWait+0x130>
    2d2c:	18 aa       	std	Y+48, r1	; 0x30
    2d2e:	8e a5       	ldd	r24, Y+46	; 0x2e
    2d30:	98 a9       	ldd	r25, Y+48	; 0x30
    2d32:	89 2b       	or	r24, r25
    2d34:	8e a7       	std	Y+46, r24	; 0x2e
    2d36:	8f a5       	ldd	r24, Y+47	; 0x2f
    2d38:	8e a3       	std	Y+38, r24	; 0x26
    2d3a:	9f 89       	ldd	r25, Y+23	; 0x17
    2d3c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2d3e:	98 0f       	add	r25, r24
    2d40:	9f a3       	std	Y+39, r25	; 0x27
    2d42:	91 e0       	ldi	r25, 0x01	; 1
    2d44:	99 ab       	std	Y+49, r25	; 0x31
    2d46:	8f a1       	ldd	r24, Y+39	; 0x27
    2d48:	9f 89       	ldd	r25, Y+23	; 0x17
    2d4a:	89 17       	cp	r24, r25
    2d4c:	08 f0       	brcs	.+2      	; 0x2d50 <TIMERS_voidT1SetBusyWait+0x152>
    2d4e:	19 aa       	std	Y+49, r1	; 0x31
    2d50:	8e a5       	ldd	r24, Y+46	; 0x2e
    2d52:	9f a1       	ldd	r25, Y+39	; 0x27
    2d54:	89 0f       	add	r24, r25
    2d56:	8a ab       	std	Y+50, r24	; 0x32
    2d58:	81 e0       	ldi	r24, 0x01	; 1
    2d5a:	8b ab       	std	Y+51, r24	; 0x33
    2d5c:	9a a9       	ldd	r25, Y+50	; 0x32
    2d5e:	8f a1       	ldd	r24, Y+39	; 0x27
    2d60:	98 17       	cp	r25, r24
    2d62:	08 f0       	brcs	.+2      	; 0x2d66 <TIMERS_voidT1SetBusyWait+0x168>
    2d64:	1b aa       	std	Y+51, r1	; 0x33
    2d66:	99 a9       	ldd	r25, Y+49	; 0x31
    2d68:	8b a9       	ldd	r24, Y+51	; 0x33
    2d6a:	98 2b       	or	r25, r24
    2d6c:	99 ab       	std	Y+49, r25	; 0x31
    2d6e:	9a a9       	ldd	r25, Y+50	; 0x32
    2d70:	9f a3       	std	Y+39, r25	; 0x27
    2d72:	88 8d       	ldd	r24, Y+24	; 0x18
    2d74:	98 a1       	ldd	r25, Y+32	; 0x20
    2d76:	89 0f       	add	r24, r25
    2d78:	88 a7       	std	Y+40, r24	; 0x28
    2d7a:	81 e0       	ldi	r24, 0x01	; 1
    2d7c:	8c ab       	std	Y+52, r24	; 0x34
    2d7e:	98 a5       	ldd	r25, Y+40	; 0x28
    2d80:	88 8d       	ldd	r24, Y+24	; 0x18
    2d82:	98 17       	cp	r25, r24
    2d84:	08 f0       	brcs	.+2      	; 0x2d88 <TIMERS_voidT1SetBusyWait+0x18a>
    2d86:	1c aa       	std	Y+52, r1	; 0x34
    2d88:	99 a9       	ldd	r25, Y+49	; 0x31
    2d8a:	88 a5       	ldd	r24, Y+40	; 0x28
    2d8c:	98 0f       	add	r25, r24
    2d8e:	9d ab       	std	Y+53, r25	; 0x35
    2d90:	91 e0       	ldi	r25, 0x01	; 1
    2d92:	9e ab       	std	Y+54, r25	; 0x36
    2d94:	8d a9       	ldd	r24, Y+53	; 0x35
    2d96:	98 a5       	ldd	r25, Y+40	; 0x28
    2d98:	89 17       	cp	r24, r25
    2d9a:	08 f0       	brcs	.+2      	; 0x2d9e <TIMERS_voidT1SetBusyWait+0x1a0>
    2d9c:	1e aa       	std	Y+54, r1	; 0x36
    2d9e:	8c a9       	ldd	r24, Y+52	; 0x34
    2da0:	9e a9       	ldd	r25, Y+54	; 0x36
    2da2:	89 2b       	or	r24, r25
    2da4:	8c ab       	std	Y+52, r24	; 0x34
    2da6:	8d a9       	ldd	r24, Y+53	; 0x35
    2da8:	88 a7       	std	Y+40, r24	; 0x28
    2daa:	99 8d       	ldd	r25, Y+25	; 0x19
    2dac:	89 a1       	ldd	r24, Y+33	; 0x21
    2dae:	98 0f       	add	r25, r24
    2db0:	99 a7       	std	Y+41, r25	; 0x29
    2db2:	91 e0       	ldi	r25, 0x01	; 1
    2db4:	9f ab       	std	Y+55, r25	; 0x37
    2db6:	89 a5       	ldd	r24, Y+41	; 0x29
    2db8:	99 8d       	ldd	r25, Y+25	; 0x19
    2dba:	89 17       	cp	r24, r25
    2dbc:	08 f0       	brcs	.+2      	; 0x2dc0 <TIMERS_voidT1SetBusyWait+0x1c2>
    2dbe:	1f aa       	std	Y+55, r1	; 0x37
    2dc0:	8c a9       	ldd	r24, Y+52	; 0x34
    2dc2:	99 a5       	ldd	r25, Y+41	; 0x29
    2dc4:	89 0f       	add	r24, r25
    2dc6:	88 af       	std	Y+56, r24	; 0x38
    2dc8:	81 e0       	ldi	r24, 0x01	; 1
    2dca:	89 af       	std	Y+57, r24	; 0x39
    2dcc:	98 ad       	ldd	r25, Y+56	; 0x38
    2dce:	89 a5       	ldd	r24, Y+41	; 0x29
    2dd0:	98 17       	cp	r25, r24
    2dd2:	08 f0       	brcs	.+2      	; 0x2dd6 <TIMERS_voidT1SetBusyWait+0x1d8>
    2dd4:	19 ae       	std	Y+57, r1	; 0x39
    2dd6:	9f a9       	ldd	r25, Y+55	; 0x37
    2dd8:	89 ad       	ldd	r24, Y+57	; 0x39
    2dda:	98 2b       	or	r25, r24
    2ddc:	9f ab       	std	Y+55, r25	; 0x37
    2dde:	98 ad       	ldd	r25, Y+56	; 0x38
    2de0:	99 a7       	std	Y+41, r25	; 0x29
    2de2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2de4:	9a a1       	ldd	r25, Y+34	; 0x22
    2de6:	89 0f       	add	r24, r25
    2de8:	8a a7       	std	Y+42, r24	; 0x2a
    2dea:	81 e0       	ldi	r24, 0x01	; 1
    2dec:	8a af       	std	Y+58, r24	; 0x3a
    2dee:	9a a5       	ldd	r25, Y+42	; 0x2a
    2df0:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2df2:	98 17       	cp	r25, r24
    2df4:	08 f0       	brcs	.+2      	; 0x2df8 <TIMERS_voidT1SetBusyWait+0x1fa>
    2df6:	1a ae       	std	Y+58, r1	; 0x3a
    2df8:	9f a9       	ldd	r25, Y+55	; 0x37
    2dfa:	8a a5       	ldd	r24, Y+42	; 0x2a
    2dfc:	98 0f       	add	r25, r24
    2dfe:	9b af       	std	Y+59, r25	; 0x3b
    2e00:	91 e0       	ldi	r25, 0x01	; 1
    2e02:	9c af       	std	Y+60, r25	; 0x3c
    2e04:	8b ad       	ldd	r24, Y+59	; 0x3b
    2e06:	9a a5       	ldd	r25, Y+42	; 0x2a
    2e08:	89 17       	cp	r24, r25
    2e0a:	08 f0       	brcs	.+2      	; 0x2e0e <TIMERS_voidT1SetBusyWait+0x210>
    2e0c:	1c ae       	std	Y+60, r1	; 0x3c
    2e0e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2e10:	9c ad       	ldd	r25, Y+60	; 0x3c
    2e12:	89 2b       	or	r24, r25
    2e14:	8a af       	std	Y+58, r24	; 0x3a
    2e16:	8b ad       	ldd	r24, Y+59	; 0x3b
    2e18:	8a a7       	std	Y+42, r24	; 0x2a
    2e1a:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2e1c:	8b a1       	ldd	r24, Y+35	; 0x23
    2e1e:	98 0f       	add	r25, r24
    2e20:	9b a7       	std	Y+43, r25	; 0x2b
    2e22:	91 e0       	ldi	r25, 0x01	; 1
    2e24:	9d af       	std	Y+61, r25	; 0x3d
    2e26:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e28:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2e2a:	89 17       	cp	r24, r25
    2e2c:	08 f0       	brcs	.+2      	; 0x2e30 <TIMERS_voidT1SetBusyWait+0x232>
    2e2e:	1d ae       	std	Y+61, r1	; 0x3d
    2e30:	8a ad       	ldd	r24, Y+58	; 0x3a
    2e32:	9b a5       	ldd	r25, Y+43	; 0x2b
    2e34:	89 0f       	add	r24, r25
    2e36:	8e af       	std	Y+62, r24	; 0x3e
    2e38:	81 e0       	ldi	r24, 0x01	; 1
    2e3a:	8f af       	std	Y+63, r24	; 0x3f
    2e3c:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e3e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e40:	98 17       	cp	r25, r24
    2e42:	08 f0       	brcs	.+2      	; 0x2e46 <TIMERS_voidT1SetBusyWait+0x248>
    2e44:	1f ae       	std	Y+63, r1	; 0x3f
    2e46:	9d ad       	ldd	r25, Y+61	; 0x3d
    2e48:	8f ad       	ldd	r24, Y+63	; 0x3f
    2e4a:	98 2b       	or	r25, r24
    2e4c:	9d af       	std	Y+61, r25	; 0x3d
    2e4e:	9e ad       	ldd	r25, Y+62	; 0x3e
    2e50:	9b a7       	std	Y+43, r25	; 0x2b
    2e52:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2e54:	9c a1       	ldd	r25, Y+36	; 0x24
    2e56:	89 0f       	add	r24, r25
    2e58:	8c a7       	std	Y+44, r24	; 0x2c
    2e5a:	8d ad       	ldd	r24, Y+61	; 0x3d
    2e5c:	9c a5       	ldd	r25, Y+44	; 0x2c
    2e5e:	89 0f       	add	r24, r25
    2e60:	8c a7       	std	Y+44, r24	; 0x2c
    2e62:	8d a1       	ldd	r24, Y+37	; 0x25
    2e64:	89 83       	std	Y+1, r24	; 0x01
    2e66:	9e a1       	ldd	r25, Y+38	; 0x26
    2e68:	9a 83       	std	Y+2, r25	; 0x02
    2e6a:	8f a1       	ldd	r24, Y+39	; 0x27
    2e6c:	8b 83       	std	Y+3, r24	; 0x03
    2e6e:	98 a5       	ldd	r25, Y+40	; 0x28
    2e70:	9c 83       	std	Y+4, r25	; 0x04
    2e72:	89 a5       	ldd	r24, Y+41	; 0x29
    2e74:	8d 83       	std	Y+5, r24	; 0x05
    2e76:	9a a5       	ldd	r25, Y+42	; 0x2a
    2e78:	9e 83       	std	Y+6, r25	; 0x06
    2e7a:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e7c:	8f 83       	std	Y+7, r24	; 0x07
    2e7e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2e80:	98 87       	std	Y+8, r25	; 0x08
    2e82:	98 89       	ldd	r25, Y+16	; 0x10
    2e84:	88 85       	ldd	r24, Y+8	; 0x08
    2e86:	89 17       	cp	r24, r25
    2e88:	08 f4       	brcc	.+2      	; 0x2e8c <TIMERS_voidT1SetBusyWait+0x28e>
    2e8a:	06 cf       	rjmp	.-500    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2e8c:	98 89       	ldd	r25, Y+16	; 0x10
    2e8e:	88 85       	ldd	r24, Y+8	; 0x08
    2e90:	98 17       	cp	r25, r24
    2e92:	d9 f5       	brne	.+118    	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2e94:	9f 85       	ldd	r25, Y+15	; 0x0f
    2e96:	8f 81       	ldd	r24, Y+7	; 0x07
    2e98:	89 17       	cp	r24, r25
    2e9a:	08 f4       	brcc	.+2      	; 0x2e9e <TIMERS_voidT1SetBusyWait+0x2a0>
    2e9c:	fd ce       	rjmp	.-518    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2e9e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ea0:	8f 81       	ldd	r24, Y+7	; 0x07
    2ea2:	98 17       	cp	r25, r24
    2ea4:	91 f5       	brne	.+100    	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2ea6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ea8:	8e 81       	ldd	r24, Y+6	; 0x06
    2eaa:	89 17       	cp	r24, r25
    2eac:	08 f4       	brcc	.+2      	; 0x2eb0 <TIMERS_voidT1SetBusyWait+0x2b2>
    2eae:	f4 ce       	rjmp	.-536    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2eb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2eb2:	8e 81       	ldd	r24, Y+6	; 0x06
    2eb4:	98 17       	cp	r25, r24
    2eb6:	49 f5       	brne	.+82     	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2eb8:	9d 85       	ldd	r25, Y+13	; 0x0d
    2eba:	8d 81       	ldd	r24, Y+5	; 0x05
    2ebc:	89 17       	cp	r24, r25
    2ebe:	08 f4       	brcc	.+2      	; 0x2ec2 <TIMERS_voidT1SetBusyWait+0x2c4>
    2ec0:	eb ce       	rjmp	.-554    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2ec2:	9d 85       	ldd	r25, Y+13	; 0x0d
    2ec4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec6:	98 17       	cp	r25, r24
    2ec8:	01 f5       	brne	.+64     	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2eca:	9c 85       	ldd	r25, Y+12	; 0x0c
    2ecc:	8c 81       	ldd	r24, Y+4	; 0x04
    2ece:	89 17       	cp	r24, r25
    2ed0:	08 f4       	brcc	.+2      	; 0x2ed4 <TIMERS_voidT1SetBusyWait+0x2d6>
    2ed2:	e2 ce       	rjmp	.-572    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2ed4:	9c 85       	ldd	r25, Y+12	; 0x0c
    2ed6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ed8:	98 17       	cp	r25, r24
    2eda:	b9 f4       	brne	.+46     	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2edc:	9b 85       	ldd	r25, Y+11	; 0x0b
    2ede:	8b 81       	ldd	r24, Y+3	; 0x03
    2ee0:	89 17       	cp	r24, r25
    2ee2:	08 f4       	brcc	.+2      	; 0x2ee6 <TIMERS_voidT1SetBusyWait+0x2e8>
    2ee4:	d9 ce       	rjmp	.-590    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2ee6:	9b 85       	ldd	r25, Y+11	; 0x0b
    2ee8:	8b 81       	ldd	r24, Y+3	; 0x03
    2eea:	98 17       	cp	r25, r24
    2eec:	71 f4       	brne	.+28     	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2eee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ef2:	89 17       	cp	r24, r25
    2ef4:	08 f4       	brcc	.+2      	; 0x2ef8 <TIMERS_voidT1SetBusyWait+0x2fa>
    2ef6:	d0 ce       	rjmp	.-608    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
    2ef8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2efa:	8a 81       	ldd	r24, Y+2	; 0x02
    2efc:	98 17       	cp	r25, r24
    2efe:	29 f4       	brne	.+10     	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2f00:	99 85       	ldd	r25, Y+9	; 0x09
    2f02:	89 81       	ldd	r24, Y+1	; 0x01
    2f04:	89 17       	cp	r24, r25
    2f06:	08 f4       	brcc	.+2      	; 0x2f0a <TIMERS_voidT1SetBusyWait+0x30c>
    2f08:	c7 ce       	rjmp	.-626    	; 0x2c98 <TIMERS_voidT1SetBusyWait+0x9a>
	{
		while(GET_BIT(TIMERS_TIFR_REG , 1) == 0 );
		SET_BIT(TIMERS_TIFR_REG , 1);
	}
}
    2f0a:	ef 96       	adiw	r28, 0x3f	; 63
    2f0c:	0f b6       	in	r0, 0x3f	; 63
    2f0e:	f8 94       	cli
    2f10:	de bf       	out	0x3e, r29	; 62
    2f12:	0f be       	out	0x3f, r0	; 63
    2f14:	cd bf       	out	0x3d, r28	; 61
    2f16:	cf 91       	pop	r28
    2f18:	df 91       	pop	r29
    2f1a:	08 95       	ret

00002f1c <TIMERS_voidSetPreloadValueTIMER0OVF>:
void TIMERS_voidSetPreloadValueTIMER0OVF(u8 Copy_u8PreloadValue)
{
    2f1c:	df 93       	push	r29
    2f1e:	cf 93       	push	r28
    2f20:	0f 92       	push	r0
    2f22:	cd b7       	in	r28, 0x3d	; 61
    2f24:	de b7       	in	r29, 0x3e	; 62
    2f26:	89 83       	std	Y+1, r24	; 0x01
	TIMERS_TCNT0_REG = Copy_u8PreloadValue ;
    2f28:	e2 e5       	ldi	r30, 0x52	; 82
    2f2a:	f0 e0       	ldi	r31, 0x00	; 0
    2f2c:	89 81       	ldd	r24, Y+1	; 0x01
    2f2e:	80 83       	st	Z, r24
}
    2f30:	0f 90       	pop	r0
    2f32:	cf 91       	pop	r28
    2f34:	df 91       	pop	r29
    2f36:	08 95       	ret

00002f38 <TIMERS_voidSetCompareMatchValue>:
void TIMERS_voidSetCompareMatchValue (u8 Copy_u8CompareMatchValue )
{
    2f38:	df 93       	push	r29
    2f3a:	cf 93       	push	r28
    2f3c:	0f 92       	push	r0
    2f3e:	cd b7       	in	r28, 0x3d	; 61
    2f40:	de b7       	in	r29, 0x3e	; 62
    2f42:	89 83       	std	Y+1, r24	; 0x01
	TIMERS_OCR0_REG = Copy_u8CompareMatchValue ;
    2f44:	ec e5       	ldi	r30, 0x5C	; 92
    2f46:	f0 e0       	ldi	r31, 0x00	; 0
    2f48:	89 81       	ldd	r24, Y+1	; 0x01
    2f4a:	80 83       	st	Z, r24
}
    2f4c:	0f 90       	pop	r0
    2f4e:	cf 91       	pop	r28
    2f50:	df 91       	pop	r29
    2f52:	08 95       	ret

00002f54 <TIMERS_voidSetCallBackTIMER0OVF>:
void TIMERS_voidSetCallBackTIMER0OVF(void(*Lpf)(void))
{
    2f54:	df 93       	push	r29
    2f56:	cf 93       	push	r28
    2f58:	00 d0       	rcall	.+0      	; 0x2f5a <TIMERS_voidSetCallBackTIMER0OVF+0x6>
    2f5a:	cd b7       	in	r28, 0x3d	; 61
    2f5c:	de b7       	in	r29, 0x3e	; 62
    2f5e:	9a 83       	std	Y+2, r25	; 0x02
    2f60:	89 83       	std	Y+1, r24	; 0x01
	pNotificationT0OVF = Lpf ;
    2f62:	89 81       	ldd	r24, Y+1	; 0x01
    2f64:	9a 81       	ldd	r25, Y+2	; 0x02
    2f66:	90 93 cd 01 	sts	0x01CD, r25
    2f6a:	80 93 cc 01 	sts	0x01CC, r24
}
    2f6e:	0f 90       	pop	r0
    2f70:	0f 90       	pop	r0
    2f72:	cf 91       	pop	r28
    2f74:	df 91       	pop	r29
    2f76:	08 95       	ret

00002f78 <TIMERS_voidSetCallBackTIMER0CTC>:
void TIMERS_voidSetCallBackTIMER0CTC (void(*Lpf)(void))
{
    2f78:	df 93       	push	r29
    2f7a:	cf 93       	push	r28
    2f7c:	00 d0       	rcall	.+0      	; 0x2f7e <TIMERS_voidSetCallBackTIMER0CTC+0x6>
    2f7e:	cd b7       	in	r28, 0x3d	; 61
    2f80:	de b7       	in	r29, 0x3e	; 62
    2f82:	9a 83       	std	Y+2, r25	; 0x02
    2f84:	89 83       	std	Y+1, r24	; 0x01
	pNotificationT0CTC = Lpf ;
    2f86:	89 81       	ldd	r24, Y+1	; 0x01
    2f88:	9a 81       	ldd	r25, Y+2	; 0x02
    2f8a:	90 93 cf 01 	sts	0x01CF, r25
    2f8e:	80 93 ce 01 	sts	0x01CE, r24
}
    2f92:	0f 90       	pop	r0
    2f94:	0f 90       	pop	r0
    2f96:	cf 91       	pop	r28
    2f98:	df 91       	pop	r29
    2f9a:	08 95       	ret

00002f9c <__vector_11>:

void __vector_11 (void) 	__attribute__((signal))		;
void __vector_11 (void)
{
    2f9c:	1f 92       	push	r1
    2f9e:	0f 92       	push	r0
    2fa0:	0f b6       	in	r0, 0x3f	; 63
    2fa2:	0f 92       	push	r0
    2fa4:	11 24       	eor	r1, r1
    2fa6:	2f 93       	push	r18
    2fa8:	3f 93       	push	r19
    2faa:	4f 93       	push	r20
    2fac:	5f 93       	push	r21
    2fae:	6f 93       	push	r22
    2fb0:	7f 93       	push	r23
    2fb2:	8f 93       	push	r24
    2fb4:	9f 93       	push	r25
    2fb6:	af 93       	push	r26
    2fb8:	bf 93       	push	r27
    2fba:	ef 93       	push	r30
    2fbc:	ff 93       	push	r31
    2fbe:	df 93       	push	r29
    2fc0:	cf 93       	push	r28
    2fc2:	cd b7       	in	r28, 0x3d	; 61
    2fc4:	de b7       	in	r29, 0x3e	; 62
	static u16 Local_u16Counter = 0 ;
	Local_u16Counter++ ;
    2fc6:	80 91 d2 01 	lds	r24, 0x01D2
    2fca:	90 91 d3 01 	lds	r25, 0x01D3
    2fce:	01 96       	adiw	r24, 0x01	; 1
    2fd0:	90 93 d3 01 	sts	0x01D3, r25
    2fd4:	80 93 d2 01 	sts	0x01D2, r24
	if(Local_u16Counter == TIMERS_T0OVF_SWCOUNTER)
    2fd8:	80 91 d2 01 	lds	r24, 0x01D2
    2fdc:	90 91 d3 01 	lds	r25, 0x01D3
    2fe0:	2f e0       	ldi	r18, 0x0F	; 15
    2fe2:	83 34       	cpi	r24, 0x43	; 67
    2fe4:	92 07       	cpc	r25, r18
    2fe6:	61 f4       	brne	.+24     	; 0x3000 <__vector_11+0x64>
	{
		pNotificationT0OVF() ;
    2fe8:	e0 91 cc 01 	lds	r30, 0x01CC
    2fec:	f0 91 cd 01 	lds	r31, 0x01CD
    2ff0:	09 95       	icall
		Local_u16Counter = 0 ;
    2ff2:	10 92 d3 01 	sts	0x01D3, r1
    2ff6:	10 92 d2 01 	sts	0x01D2, r1
		TIMERS_voidSetPreloadValueTIMER0OVF(TIMERS_T0_PRELOADVALUE);
    2ffa:	80 ec       	ldi	r24, 0xC0	; 192
    2ffc:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <TIMERS_voidSetPreloadValueTIMER0OVF>
	}

}
    3000:	cf 91       	pop	r28
    3002:	df 91       	pop	r29
    3004:	ff 91       	pop	r31
    3006:	ef 91       	pop	r30
    3008:	bf 91       	pop	r27
    300a:	af 91       	pop	r26
    300c:	9f 91       	pop	r25
    300e:	8f 91       	pop	r24
    3010:	7f 91       	pop	r23
    3012:	6f 91       	pop	r22
    3014:	5f 91       	pop	r21
    3016:	4f 91       	pop	r20
    3018:	3f 91       	pop	r19
    301a:	2f 91       	pop	r18
    301c:	0f 90       	pop	r0
    301e:	0f be       	out	0x3f, r0	; 63
    3020:	0f 90       	pop	r0
    3022:	1f 90       	pop	r1
    3024:	18 95       	reti

00003026 <__vector_10>:
void __vector_10 (void) 	__attribute__((signal))		;
void __vector_10 (void)
{
    3026:	1f 92       	push	r1
    3028:	0f 92       	push	r0
    302a:	0f b6       	in	r0, 0x3f	; 63
    302c:	0f 92       	push	r0
    302e:	11 24       	eor	r1, r1
    3030:	2f 93       	push	r18
    3032:	3f 93       	push	r19
    3034:	4f 93       	push	r20
    3036:	5f 93       	push	r21
    3038:	6f 93       	push	r22
    303a:	7f 93       	push	r23
    303c:	8f 93       	push	r24
    303e:	9f 93       	push	r25
    3040:	af 93       	push	r26
    3042:	bf 93       	push	r27
    3044:	ef 93       	push	r30
    3046:	ff 93       	push	r31
    3048:	df 93       	push	r29
    304a:	cf 93       	push	r28
    304c:	cd b7       	in	r28, 0x3d	; 61
    304e:	de b7       	in	r29, 0x3e	; 62

	if(pNotificationT0CTC != NULL )
    3050:	80 91 ce 01 	lds	r24, 0x01CE
    3054:	90 91 cf 01 	lds	r25, 0x01CF
    3058:	00 97       	sbiw	r24, 0x00	; 0
    305a:	29 f0       	breq	.+10     	; 0x3066 <__vector_10+0x40>
	{
		pNotificationT0CTC() ;
    305c:	e0 91 ce 01 	lds	r30, 0x01CE
    3060:	f0 91 cf 01 	lds	r31, 0x01CF
    3064:	09 95       	icall
	}

}
    3066:	cf 91       	pop	r28
    3068:	df 91       	pop	r29
    306a:	ff 91       	pop	r31
    306c:	ef 91       	pop	r30
    306e:	bf 91       	pop	r27
    3070:	af 91       	pop	r26
    3072:	9f 91       	pop	r25
    3074:	8f 91       	pop	r24
    3076:	7f 91       	pop	r23
    3078:	6f 91       	pop	r22
    307a:	5f 91       	pop	r21
    307c:	4f 91       	pop	r20
    307e:	3f 91       	pop	r19
    3080:	2f 91       	pop	r18
    3082:	0f 90       	pop	r0
    3084:	0f be       	out	0x3f, r0	; 63
    3086:	0f 90       	pop	r0
    3088:	1f 90       	pop	r1
    308a:	18 95       	reti

0000308c <TIMERS_voidTIMER1Init>:
/*=================================================================================================*/
void TIMERS_voidTIMER1Init(void)
{
    308c:	df 93       	push	r29
    308e:	cf 93       	push	r28
    3090:	cd b7       	in	r28, 0x3d	; 61
    3092:	de b7       	in	r29, 0x3e	; 62
	/* OC1A Configuration*/
	#if	TIMRES_OC1A_CONFIG == TIMERS_OC_DISCONNECTED
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A0);
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A1);
	#elif TIMRES_OC1A_CONFIG == TIMERS_NON_INVERTING_MODE
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A0);
    3094:	af e4       	ldi	r26, 0x4F	; 79
    3096:	b0 e0       	ldi	r27, 0x00	; 0
    3098:	ef e4       	ldi	r30, 0x4F	; 79
    309a:	f0 e0       	ldi	r31, 0x00	; 0
    309c:	80 81       	ld	r24, Z
    309e:	8f 7b       	andi	r24, 0xBF	; 191
    30a0:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A1);
    30a2:	af e4       	ldi	r26, 0x4F	; 79
    30a4:	b0 e0       	ldi	r27, 0x00	; 0
    30a6:	ef e4       	ldi	r30, 0x4F	; 79
    30a8:	f0 e0       	ldi	r31, 0x00	; 0
    30aa:	80 81       	ld	r24, Z
    30ac:	80 68       	ori	r24, 0x80	; 128
    30ae:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A0);
	SET_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1A1);
	#endif
	/* OC1B Configuration*/
	#if	TIMERS_OC1B_CONFIG == TIMERS_OC_DISCONNECTED
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1B0);
    30b0:	af e4       	ldi	r26, 0x4F	; 79
    30b2:	b0 e0       	ldi	r27, 0x00	; 0
    30b4:	ef e4       	ldi	r30, 0x4F	; 79
    30b6:	f0 e0       	ldi	r31, 0x00	; 0
    30b8:	80 81       	ld	r24, Z
    30ba:	8f 7e       	andi	r24, 0xEF	; 239
    30bc:	8c 93       	st	X, r24
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1B1);
    30be:	af e4       	ldi	r26, 0x4F	; 79
    30c0:	b0 e0       	ldi	r27, 0x00	; 0
    30c2:	ef e4       	ldi	r30, 0x4F	; 79
    30c4:	f0 e0       	ldi	r31, 0x00	; 0
    30c6:	80 81       	ld	r24, Z
    30c8:	8f 7d       	andi	r24, 0xDF	; 223
    30ca:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1B0);
	SET_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_COM1B1);
	#endif
	/************************************************************/
	/*Disable Force Pins for Channel A&B*/
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_FOC1A);
    30cc:	af e4       	ldi	r26, 0x4F	; 79
    30ce:	b0 e0       	ldi	r27, 0x00	; 0
    30d0:	ef e4       	ldi	r30, 0x4F	; 79
    30d2:	f0 e0       	ldi	r31, 0x00	; 0
    30d4:	80 81       	ld	r24, Z
    30d6:	87 7f       	andi	r24, 0xF7	; 247
    30d8:	8c 93       	st	X, r24
	CLR_BIT(TIMERS_TCCR1A_REG , TIMERS_TCCR1A_FOC1B);
    30da:	af e4       	ldi	r26, 0x4F	; 79
    30dc:	b0 e0       	ldi	r27, 0x00	; 0
    30de:	ef e4       	ldi	r30, 0x4F	; 79
    30e0:	f0 e0       	ldi	r31, 0x00	; 0
    30e2:	80 81       	ld	r24, Z
    30e4:	8b 7f       	andi	r24, 0xFB	; 251
    30e6:	8c 93       	st	X, r24
	/************************************************************/
	/* INPUT Capture Noise Cancler */
	#if TIMERS_T1_ICU_NOISE_CANCLER == ENABLE
	SET_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_ICNC1);
	#elif TIMERS_T1_ICU_NOISE_CANCLER == DISABLE
	CLR_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_ICNC1);
    30e8:	ae e4       	ldi	r26, 0x4E	; 78
    30ea:	b0 e0       	ldi	r27, 0x00	; 0
    30ec:	ee e4       	ldi	r30, 0x4E	; 78
    30ee:	f0 e0       	ldi	r31, 0x00	; 0
    30f0:	80 81       	ld	r24, Z
    30f2:	8f 77       	andi	r24, 0x7F	; 127
    30f4:	8c 93       	st	X, r24
	#elif TIMERS_T1_CLK_SET == TIMERS_T1_CLK_1
	SET_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS10);
	CLR_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS11);
	CLR_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS12);
	#elif TIMERS_T1_CLK_SET == TIMERS_T1_CLK_8
	CLR_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS10);
    30f6:	ae e4       	ldi	r26, 0x4E	; 78
    30f8:	b0 e0       	ldi	r27, 0x00	; 0
    30fa:	ee e4       	ldi	r30, 0x4E	; 78
    30fc:	f0 e0       	ldi	r31, 0x00	; 0
    30fe:	80 81       	ld	r24, Z
    3100:	8e 7f       	andi	r24, 0xFE	; 254
    3102:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS11);
    3104:	ae e4       	ldi	r26, 0x4E	; 78
    3106:	b0 e0       	ldi	r27, 0x00	; 0
    3108:	ee e4       	ldi	r30, 0x4E	; 78
    310a:	f0 e0       	ldi	r31, 0x00	; 0
    310c:	80 81       	ld	r24, Z
    310e:	82 60       	ori	r24, 0x02	; 2
    3110:	8c 93       	st	X, r24
	CLR_BIT(TIMERS_TCCR1B_REG , TIMERS_TCCR1B_CS12);
    3112:	ae e4       	ldi	r26, 0x4E	; 78
    3114:	b0 e0       	ldi	r27, 0x00	; 0
    3116:	ee e4       	ldi	r30, 0x4E	; 78
    3118:	f0 e0       	ldi	r31, 0x00	; 0
    311a:	80 81       	ld	r24, Z
    311c:	8b 7f       	andi	r24, 0xFB	; 251
    311e:	8c 93       	st	X, r24
	CLR_BIT(TIMERS_TCCR1A_REG,TIMERS_TCCR1A_WGM10);
	CLR_BIT(TIMERS_TCCR1A_REG,TIMERS_TCCR1A_WGM11);
	CLR_BIT(TIMERS_TCCR1B_REG,TIMERS_TCCR1B_WGM12);
	CLR_BIT(TIMERS_TCCR1B_REG,TIMERS_TCCR1B_WGM13);
	#elif TIMERS_T1_WAVE_GENERATION_MODE == TIMERS_T1_FAST_PWM_TOP_ICR1
	CLR_BIT(TIMERS_TCCR1A_REG,TIMERS_TCCR1A_WGM10);
    3120:	af e4       	ldi	r26, 0x4F	; 79
    3122:	b0 e0       	ldi	r27, 0x00	; 0
    3124:	ef e4       	ldi	r30, 0x4F	; 79
    3126:	f0 e0       	ldi	r31, 0x00	; 0
    3128:	80 81       	ld	r24, Z
    312a:	8e 7f       	andi	r24, 0xFE	; 254
    312c:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1A_REG,TIMERS_TCCR1A_WGM11);
    312e:	af e4       	ldi	r26, 0x4F	; 79
    3130:	b0 e0       	ldi	r27, 0x00	; 0
    3132:	ef e4       	ldi	r30, 0x4F	; 79
    3134:	f0 e0       	ldi	r31, 0x00	; 0
    3136:	80 81       	ld	r24, Z
    3138:	82 60       	ori	r24, 0x02	; 2
    313a:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1B_REG,TIMERS_TCCR1B_WGM12);
    313c:	ae e4       	ldi	r26, 0x4E	; 78
    313e:	b0 e0       	ldi	r27, 0x00	; 0
    3140:	ee e4       	ldi	r30, 0x4E	; 78
    3142:	f0 e0       	ldi	r31, 0x00	; 0
    3144:	80 81       	ld	r24, Z
    3146:	88 60       	ori	r24, 0x08	; 8
    3148:	8c 93       	st	X, r24
	SET_BIT(TIMERS_TCCR1B_REG,TIMERS_TCCR1B_WGM13);
    314a:	ae e4       	ldi	r26, 0x4E	; 78
    314c:	b0 e0       	ldi	r27, 0x00	; 0
    314e:	ee e4       	ldi	r30, 0x4E	; 78
    3150:	f0 e0       	ldi	r31, 0x00	; 0
    3152:	80 81       	ld	r24, Z
    3154:	80 61       	ori	r24, 0x10	; 16
    3156:	8c 93       	st	X, r24
	#endif


}
    3158:	cf 91       	pop	r28
    315a:	df 91       	pop	r29
    315c:	08 95       	ret

0000315e <TIMERS_voidICUInterruptEnable>:
void TIMERS_voidICUInterruptEnable(void)
{
    315e:	df 93       	push	r29
    3160:	cf 93       	push	r28
    3162:	cd b7       	in	r28, 0x3d	; 61
    3164:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMERS_TIMSK_REG , 5);
    3166:	a9 e5       	ldi	r26, 0x59	; 89
    3168:	b0 e0       	ldi	r27, 0x00	; 0
    316a:	e9 e5       	ldi	r30, 0x59	; 89
    316c:	f0 e0       	ldi	r31, 0x00	; 0
    316e:	80 81       	ld	r24, Z
    3170:	80 62       	ori	r24, 0x20	; 32
    3172:	8c 93       	st	X, r24
}
    3174:	cf 91       	pop	r28
    3176:	df 91       	pop	r29
    3178:	08 95       	ret

0000317a <TIMERS_voidICUInterruptDisable>:

void TIMERS_voidICUInterruptDisable(void)
{
    317a:	df 93       	push	r29
    317c:	cf 93       	push	r28
    317e:	cd b7       	in	r28, 0x3d	; 61
    3180:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMERS_TIMSK_REG , 5);
    3182:	a9 e5       	ldi	r26, 0x59	; 89
    3184:	b0 e0       	ldi	r27, 0x00	; 0
    3186:	e9 e5       	ldi	r30, 0x59	; 89
    3188:	f0 e0       	ldi	r31, 0x00	; 0
    318a:	80 81       	ld	r24, Z
    318c:	8f 7d       	andi	r24, 0xDF	; 223
    318e:	8c 93       	st	X, r24
}
    3190:	cf 91       	pop	r28
    3192:	df 91       	pop	r29
    3194:	08 95       	ret

00003196 <TIMERS_voidTIMER1SetPinACompMatch>:

void TIMERS_voidTIMER1SetPinACompMatch (u16 Copy_u16Value )
{
    3196:	df 93       	push	r29
    3198:	cf 93       	push	r28
    319a:	00 d0       	rcall	.+0      	; 0x319c <TIMERS_voidTIMER1SetPinACompMatch+0x6>
    319c:	cd b7       	in	r28, 0x3d	; 61
    319e:	de b7       	in	r29, 0x3e	; 62
    31a0:	9a 83       	std	Y+2, r25	; 0x02
    31a2:	89 83       	std	Y+1, r24	; 0x01
	TIMERS_OCR1A_REG = Copy_u16Value ;
    31a4:	ea e4       	ldi	r30, 0x4A	; 74
    31a6:	f0 e0       	ldi	r31, 0x00	; 0
    31a8:	89 81       	ldd	r24, Y+1	; 0x01
    31aa:	9a 81       	ldd	r25, Y+2	; 0x02
    31ac:	91 83       	std	Z+1, r25	; 0x01
    31ae:	80 83       	st	Z, r24
}
    31b0:	0f 90       	pop	r0
    31b2:	0f 90       	pop	r0
    31b4:	cf 91       	pop	r28
    31b6:	df 91       	pop	r29
    31b8:	08 95       	ret

000031ba <TIMERS_voidTIMER1SetICR1Value>:
void TIMERS_voidTIMER1SetICR1Value(u16 Copy_u16Value)
{
    31ba:	df 93       	push	r29
    31bc:	cf 93       	push	r28
    31be:	00 d0       	rcall	.+0      	; 0x31c0 <TIMERS_voidTIMER1SetICR1Value+0x6>
    31c0:	cd b7       	in	r28, 0x3d	; 61
    31c2:	de b7       	in	r29, 0x3e	; 62
    31c4:	9a 83       	std	Y+2, r25	; 0x02
    31c6:	89 83       	std	Y+1, r24	; 0x01
	TIMERS_ICR1_REG = Copy_u16Value ;
    31c8:	e6 e4       	ldi	r30, 0x46	; 70
    31ca:	f0 e0       	ldi	r31, 0x00	; 0
    31cc:	89 81       	ldd	r24, Y+1	; 0x01
    31ce:	9a 81       	ldd	r25, Y+2	; 0x02
    31d0:	91 83       	std	Z+1, r25	; 0x01
    31d2:	80 83       	st	Z, r24
}
    31d4:	0f 90       	pop	r0
    31d6:	0f 90       	pop	r0
    31d8:	cf 91       	pop	r28
    31da:	df 91       	pop	r29
    31dc:	08 95       	ret

000031de <TIMERS_voidICUEdgeSelect>:
void TIMERS_voidICUEdgeSelect(u8 Copy_u8Edge )
{
    31de:	df 93       	push	r29
    31e0:	cf 93       	push	r28
    31e2:	0f 92       	push	r0
    31e4:	cd b7       	in	r28, 0x3d	; 61
    31e6:	de b7       	in	r29, 0x3e	; 62
    31e8:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Edge == TIMERS_ICU_RAISINGEDGE)
    31ea:	89 81       	ldd	r24, Y+1	; 0x01
    31ec:	81 30       	cpi	r24, 0x01	; 1
    31ee:	41 f4       	brne	.+16     	; 0x3200 <TIMERS_voidICUEdgeSelect+0x22>
	{
		SET_BIT(TIMERS_TCCR1B_REG , 6);
    31f0:	ae e4       	ldi	r26, 0x4E	; 78
    31f2:	b0 e0       	ldi	r27, 0x00	; 0
    31f4:	ee e4       	ldi	r30, 0x4E	; 78
    31f6:	f0 e0       	ldi	r31, 0x00	; 0
    31f8:	80 81       	ld	r24, Z
    31fa:	80 64       	ori	r24, 0x40	; 64
    31fc:	8c 93       	st	X, r24
    31fe:	0a c0       	rjmp	.+20     	; 0x3214 <TIMERS_voidICUEdgeSelect+0x36>
	}
	else if(Copy_u8Edge == TIMERS_ICU_FALLINGEDGE)
    3200:	89 81       	ldd	r24, Y+1	; 0x01
    3202:	88 23       	and	r24, r24
    3204:	39 f4       	brne	.+14     	; 0x3214 <TIMERS_voidICUEdgeSelect+0x36>
	{
		CLR_BIT(TIMERS_TCCR1B_REG , 6);
    3206:	ae e4       	ldi	r26, 0x4E	; 78
    3208:	b0 e0       	ldi	r27, 0x00	; 0
    320a:	ee e4       	ldi	r30, 0x4E	; 78
    320c:	f0 e0       	ldi	r31, 0x00	; 0
    320e:	80 81       	ld	r24, Z
    3210:	8f 7b       	andi	r24, 0xBF	; 191
    3212:	8c 93       	st	X, r24
	}
}
    3214:	0f 90       	pop	r0
    3216:	cf 91       	pop	r28
    3218:	df 91       	pop	r29
    321a:	08 95       	ret

0000321c <TIMERS_u16ICUGetReading>:
u16 TIMERS_u16ICUGetReading(void)
{
    321c:	df 93       	push	r29
    321e:	cf 93       	push	r28
    3220:	cd b7       	in	r28, 0x3d	; 61
    3222:	de b7       	in	r29, 0x3e	; 62
	return TIMERS_ICR1_REG ;
    3224:	e6 e4       	ldi	r30, 0x46	; 70
    3226:	f0 e0       	ldi	r31, 0x00	; 0
    3228:	80 81       	ld	r24, Z
    322a:	91 81       	ldd	r25, Z+1	; 0x01
}
    322c:	cf 91       	pop	r28
    322e:	df 91       	pop	r29
    3230:	08 95       	ret

00003232 <TIMERS_voidICUSetCallBack>:
void TIMERS_voidICUSetCallBack(void(*Lpf)(void))
{
    3232:	df 93       	push	r29
    3234:	cf 93       	push	r28
    3236:	00 d0       	rcall	.+0      	; 0x3238 <TIMERS_voidICUSetCallBack+0x6>
    3238:	cd b7       	in	r28, 0x3d	; 61
    323a:	de b7       	in	r29, 0x3e	; 62
    323c:	9a 83       	std	Y+2, r25	; 0x02
    323e:	89 83       	std	Y+1, r24	; 0x01
	pNotificationT1ICU = Lpf ;
    3240:	89 81       	ldd	r24, Y+1	; 0x01
    3242:	9a 81       	ldd	r25, Y+2	; 0x02
    3244:	90 93 d1 01 	sts	0x01D1, r25
    3248:	80 93 d0 01 	sts	0x01D0, r24
}
    324c:	0f 90       	pop	r0
    324e:	0f 90       	pop	r0
    3250:	cf 91       	pop	r28
    3252:	df 91       	pop	r29
    3254:	08 95       	ret

00003256 <__vector_6>:

void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    3256:	1f 92       	push	r1
    3258:	0f 92       	push	r0
    325a:	0f b6       	in	r0, 0x3f	; 63
    325c:	0f 92       	push	r0
    325e:	11 24       	eor	r1, r1
    3260:	2f 93       	push	r18
    3262:	3f 93       	push	r19
    3264:	4f 93       	push	r20
    3266:	5f 93       	push	r21
    3268:	6f 93       	push	r22
    326a:	7f 93       	push	r23
    326c:	8f 93       	push	r24
    326e:	9f 93       	push	r25
    3270:	af 93       	push	r26
    3272:	bf 93       	push	r27
    3274:	ef 93       	push	r30
    3276:	ff 93       	push	r31
    3278:	df 93       	push	r29
    327a:	cf 93       	push	r28
    327c:	cd b7       	in	r28, 0x3d	; 61
    327e:	de b7       	in	r29, 0x3e	; 62
	if(pNotificationT1ICU != NULL)
    3280:	80 91 d0 01 	lds	r24, 0x01D0
    3284:	90 91 d1 01 	lds	r25, 0x01D1
    3288:	00 97       	sbiw	r24, 0x00	; 0
    328a:	29 f0       	breq	.+10     	; 0x3296 <__vector_6+0x40>
	{
		pNotificationT1ICU();
    328c:	e0 91 d0 01 	lds	r30, 0x01D0
    3290:	f0 91 d1 01 	lds	r31, 0x01D1
    3294:	09 95       	icall
	}
}
    3296:	cf 91       	pop	r28
    3298:	df 91       	pop	r29
    329a:	ff 91       	pop	r31
    329c:	ef 91       	pop	r30
    329e:	bf 91       	pop	r27
    32a0:	af 91       	pop	r26
    32a2:	9f 91       	pop	r25
    32a4:	8f 91       	pop	r24
    32a6:	7f 91       	pop	r23
    32a8:	6f 91       	pop	r22
    32aa:	5f 91       	pop	r21
    32ac:	4f 91       	pop	r20
    32ae:	3f 91       	pop	r19
    32b0:	2f 91       	pop	r18
    32b2:	0f 90       	pop	r0
    32b4:	0f be       	out	0x3f, r0	; 63
    32b6:	0f 90       	pop	r0
    32b8:	1f 90       	pop	r1
    32ba:	18 95       	reti

000032bc <SPI_voidMasterInit>:
#include "SPI_config.h"

void (*Glo_pfNotificationSPIRecieved)(void)= NULL ;
u8* Glo_pu8SPIRecievedData =NULL;
void SPI_voidMasterInit(void)
{
    32bc:	df 93       	push	r29
    32be:	cf 93       	push	r28
    32c0:	cd b7       	in	r28, 0x3d	; 61
    32c2:	de b7       	in	r29, 0x3e	; 62
	/*SPI Interrupt Enable*/
	CLR_BIT(SPCR_REG , 7 );
    32c4:	ad e2       	ldi	r26, 0x2D	; 45
    32c6:	b0 e0       	ldi	r27, 0x00	; 0
    32c8:	ed e2       	ldi	r30, 0x2D	; 45
    32ca:	f0 e0       	ldi	r31, 0x00	; 0
    32cc:	80 81       	ld	r24, Z
    32ce:	8f 77       	andi	r24, 0x7F	; 127
    32d0:	8c 93       	st	X, r24
	/*	Data Order */
	/*LSB First*/
	SET_BIT(SPCR_REG , 5);
    32d2:	ad e2       	ldi	r26, 0x2D	; 45
    32d4:	b0 e0       	ldi	r27, 0x00	; 0
    32d6:	ed e2       	ldi	r30, 0x2D	; 45
    32d8:	f0 e0       	ldi	r31, 0x00	; 0
    32da:	80 81       	ld	r24, Z
    32dc:	80 62       	ori	r24, 0x20	; 32
    32de:	8c 93       	st	X, r24
	/*Master / Slave Select*/
	/*Master*/
	SET_BIT(SPCR_REG , 4);
    32e0:	ad e2       	ldi	r26, 0x2D	; 45
    32e2:	b0 e0       	ldi	r27, 0x00	; 0
    32e4:	ed e2       	ldi	r30, 0x2D	; 45
    32e6:	f0 e0       	ldi	r31, 0x00	; 0
    32e8:	80 81       	ld	r24, Z
    32ea:	80 61       	ori	r24, 0x10	; 16
    32ec:	8c 93       	st	X, r24

	/*Clock polarity */
	/*CPOL = 0 , Leading Edge is raising*/
	CLR_BIT(SPCR_REG , 3);
    32ee:	ad e2       	ldi	r26, 0x2D	; 45
    32f0:	b0 e0       	ldi	r27, 0x00	; 0
    32f2:	ed e2       	ldi	r30, 0x2D	; 45
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	80 81       	ld	r24, Z
    32f8:	87 7f       	andi	r24, 0xF7	; 247
    32fa:	8c 93       	st	X, r24
	/*Clock Phase */
	/*Sample on leading , setup on traliling*/
	CLR_BIT(SPCR_REG, 2);
    32fc:	ad e2       	ldi	r26, 0x2D	; 45
    32fe:	b0 e0       	ldi	r27, 0x00	; 0
    3300:	ed e2       	ldi	r30, 0x2D	; 45
    3302:	f0 e0       	ldi	r31, 0x00	; 0
    3304:	80 81       	ld	r24, Z
    3306:	8b 7f       	andi	r24, 0xFB	; 251
    3308:	8c 93       	st	X, r24
	/*SPI Clock Rate */
	/* /4 */
	CLR_BIT(SPCR_REG , 1);
    330a:	ad e2       	ldi	r26, 0x2D	; 45
    330c:	b0 e0       	ldi	r27, 0x00	; 0
    330e:	ed e2       	ldi	r30, 0x2D	; 45
    3310:	f0 e0       	ldi	r31, 0x00	; 0
    3312:	80 81       	ld	r24, Z
    3314:	8d 7f       	andi	r24, 0xFD	; 253
    3316:	8c 93       	st	X, r24
	SET_BIT(SPCR_REG , 0);
    3318:	ad e2       	ldi	r26, 0x2D	; 45
    331a:	b0 e0       	ldi	r27, 0x00	; 0
    331c:	ed e2       	ldi	r30, 0x2D	; 45
    331e:	f0 e0       	ldi	r31, 0x00	; 0
    3320:	80 81       	ld	r24, Z
    3322:	81 60       	ori	r24, 0x01	; 1
    3324:	8c 93       	st	X, r24
	CLR_BIT(SPSR_REG , 0);
    3326:	ae e2       	ldi	r26, 0x2E	; 46
    3328:	b0 e0       	ldi	r27, 0x00	; 0
    332a:	ee e2       	ldi	r30, 0x2E	; 46
    332c:	f0 e0       	ldi	r31, 0x00	; 0
    332e:	80 81       	ld	r24, Z
    3330:	8e 7f       	andi	r24, 0xFE	; 254
    3332:	8c 93       	st	X, r24

	/*SPI Enable*/
	SET_BIT(SPCR_REG , 6);
    3334:	ad e2       	ldi	r26, 0x2D	; 45
    3336:	b0 e0       	ldi	r27, 0x00	; 0
    3338:	ed e2       	ldi	r30, 0x2D	; 45
    333a:	f0 e0       	ldi	r31, 0x00	; 0
    333c:	80 81       	ld	r24, Z
    333e:	80 64       	ori	r24, 0x40	; 64
    3340:	8c 93       	st	X, r24
}
    3342:	cf 91       	pop	r28
    3344:	df 91       	pop	r29
    3346:	08 95       	ret

00003348 <SPI_voidSlaveInit>:

void SPI_voidSlaveInit(void)
{
    3348:	df 93       	push	r29
    334a:	cf 93       	push	r28
    334c:	cd b7       	in	r28, 0x3d	; 61
    334e:	de b7       	in	r29, 0x3e	; 62
	/*SPI Interrupt Enable*/
	CLR_BIT(SPCR_REG , 7 );
    3350:	ad e2       	ldi	r26, 0x2D	; 45
    3352:	b0 e0       	ldi	r27, 0x00	; 0
    3354:	ed e2       	ldi	r30, 0x2D	; 45
    3356:	f0 e0       	ldi	r31, 0x00	; 0
    3358:	80 81       	ld	r24, Z
    335a:	8f 77       	andi	r24, 0x7F	; 127
    335c:	8c 93       	st	X, r24
	/*	Data Order */
	/*LSB First*/
	SET_BIT(SPCR_REG , 5);
    335e:	ad e2       	ldi	r26, 0x2D	; 45
    3360:	b0 e0       	ldi	r27, 0x00	; 0
    3362:	ed e2       	ldi	r30, 0x2D	; 45
    3364:	f0 e0       	ldi	r31, 0x00	; 0
    3366:	80 81       	ld	r24, Z
    3368:	80 62       	ori	r24, 0x20	; 32
    336a:	8c 93       	st	X, r24
	/*Master / Slave Select*/
	/*Slave*/
	CLR_BIT(SPCR_REG , 4);
    336c:	ad e2       	ldi	r26, 0x2D	; 45
    336e:	b0 e0       	ldi	r27, 0x00	; 0
    3370:	ed e2       	ldi	r30, 0x2D	; 45
    3372:	f0 e0       	ldi	r31, 0x00	; 0
    3374:	80 81       	ld	r24, Z
    3376:	8f 7e       	andi	r24, 0xEF	; 239
    3378:	8c 93       	st	X, r24
	/*Clock polarity */
	/*CPOL = 0 , Leading Edge is raising*/
	CLR_BIT(SPCR_REG , 3);
    337a:	ad e2       	ldi	r26, 0x2D	; 45
    337c:	b0 e0       	ldi	r27, 0x00	; 0
    337e:	ed e2       	ldi	r30, 0x2D	; 45
    3380:	f0 e0       	ldi	r31, 0x00	; 0
    3382:	80 81       	ld	r24, Z
    3384:	87 7f       	andi	r24, 0xF7	; 247
    3386:	8c 93       	st	X, r24
	/*Clock Phase */
	/*Sample on leading , setup on traliling*/
	CLR_BIT(SPCR_REG, 2);
    3388:	ad e2       	ldi	r26, 0x2D	; 45
    338a:	b0 e0       	ldi	r27, 0x00	; 0
    338c:	ed e2       	ldi	r30, 0x2D	; 45
    338e:	f0 e0       	ldi	r31, 0x00	; 0
    3390:	80 81       	ld	r24, Z
    3392:	8b 7f       	andi	r24, 0xFB	; 251
    3394:	8c 93       	st	X, r24
	/*SPI Enable*/
	SET_BIT(SPCR_REG , 6);
    3396:	ad e2       	ldi	r26, 0x2D	; 45
    3398:	b0 e0       	ldi	r27, 0x00	; 0
    339a:	ed e2       	ldi	r30, 0x2D	; 45
    339c:	f0 e0       	ldi	r31, 0x00	; 0
    339e:	80 81       	ld	r24, Z
    33a0:	80 64       	ori	r24, 0x40	; 64
    33a2:	8c 93       	st	X, r24
}
    33a4:	cf 91       	pop	r28
    33a6:	df 91       	pop	r29
    33a8:	08 95       	ret

000033aa <SPI_voidMasterSendData>:

void SPI_voidMasterSendData(u8 Copy_u8DataToBeSent , u8* Copy_pu8ReceivedData)
{
    33aa:	df 93       	push	r29
    33ac:	cf 93       	push	r28
    33ae:	00 d0       	rcall	.+0      	; 0x33b0 <SPI_voidMasterSendData+0x6>
    33b0:	0f 92       	push	r0
    33b2:	cd b7       	in	r28, 0x3d	; 61
    33b4:	de b7       	in	r29, 0x3e	; 62
    33b6:	89 83       	std	Y+1, r24	; 0x01
    33b8:	7b 83       	std	Y+3, r23	; 0x03
    33ba:	6a 83       	std	Y+2, r22	; 0x02
	
	/*Set the Data to register */
	SPDR_REG = Copy_u8DataToBeSent ;
    33bc:	ef e2       	ldi	r30, 0x2F	; 47
    33be:	f0 e0       	ldi	r31, 0x00	; 0
    33c0:	89 81       	ldd	r24, Y+1	; 0x01
    33c2:	80 83       	st	Z, r24
	/*Polling on the transmition flag */
	while( ( GET_BIT(SPSR_REG , 7) ) == 0) ;
    33c4:	ee e2       	ldi	r30, 0x2E	; 46
    33c6:	f0 e0       	ldi	r31, 0x00	; 0
    33c8:	80 81       	ld	r24, Z
    33ca:	88 23       	and	r24, r24
    33cc:	dc f7       	brge	.-10     	; 0x33c4 <SPI_voidMasterSendData+0x1a>
	/*Clear the flag */
	SET_BIT(SPSR_REG  , 7 );
    33ce:	ae e2       	ldi	r26, 0x2E	; 46
    33d0:	b0 e0       	ldi	r27, 0x00	; 0
    33d2:	ee e2       	ldi	r30, 0x2E	; 46
    33d4:	f0 e0       	ldi	r31, 0x00	; 0
    33d6:	80 81       	ld	r24, Z
    33d8:	80 68       	ori	r24, 0x80	; 128
    33da:	8c 93       	st	X, r24
	/* Read data returned from the slave */
	if(Copy_pu8ReceivedData != NULL)
    33dc:	8a 81       	ldd	r24, Y+2	; 0x02
    33de:	9b 81       	ldd	r25, Y+3	; 0x03
    33e0:	00 97       	sbiw	r24, 0x00	; 0
    33e2:	31 f0       	breq	.+12     	; 0x33f0 <SPI_voidMasterSendData+0x46>
	*Copy_pu8ReceivedData = SPDR_REG ;
    33e4:	ef e2       	ldi	r30, 0x2F	; 47
    33e6:	f0 e0       	ldi	r31, 0x00	; 0
    33e8:	80 81       	ld	r24, Z
    33ea:	ea 81       	ldd	r30, Y+2	; 0x02
    33ec:	fb 81       	ldd	r31, Y+3	; 0x03
    33ee:	80 83       	st	Z, r24
}
    33f0:	0f 90       	pop	r0
    33f2:	0f 90       	pop	r0
    33f4:	0f 90       	pop	r0
    33f6:	cf 91       	pop	r28
    33f8:	df 91       	pop	r29
    33fa:	08 95       	ret

000033fc <SPI_voidAsyncSendData>:
void SPI_voidAsyncSendData (u8 Copy_u8DataToBeSent , u8* Copy_pu8RecievedData )
{
    33fc:	df 93       	push	r29
    33fe:	cf 93       	push	r28
    3400:	00 d0       	rcall	.+0      	; 0x3402 <SPI_voidAsyncSendData+0x6>
    3402:	0f 92       	push	r0
    3404:	cd b7       	in	r28, 0x3d	; 61
    3406:	de b7       	in	r29, 0x3e	; 62
    3408:	89 83       	std	Y+1, r24	; 0x01
    340a:	7b 83       	std	Y+3, r23	; 0x03
    340c:	6a 83       	std	Y+2, r22	; 0x02
	/* SPI Interrupt enable */
	SET_BIT(SPCR_REG , 7 );
    340e:	ad e2       	ldi	r26, 0x2D	; 45
    3410:	b0 e0       	ldi	r27, 0x00	; 0
    3412:	ed e2       	ldi	r30, 0x2D	; 45
    3414:	f0 e0       	ldi	r31, 0x00	; 0
    3416:	80 81       	ld	r24, Z
    3418:	80 68       	ori	r24, 0x80	; 128
    341a:	8c 93       	st	X, r24

	Glo_pu8SPIRecievedData = Copy_pu8RecievedData ;
    341c:	8a 81       	ldd	r24, Y+2	; 0x02
    341e:	9b 81       	ldd	r25, Y+3	; 0x03
    3420:	90 93 d7 01 	sts	0x01D7, r25
    3424:	80 93 d6 01 	sts	0x01D6, r24
	SPDR_REG = Copy_u8DataToBeSent ;
    3428:	ef e2       	ldi	r30, 0x2F	; 47
    342a:	f0 e0       	ldi	r31, 0x00	; 0
    342c:	89 81       	ldd	r24, Y+1	; 0x01
    342e:	80 83       	st	Z, r24

}
    3430:	0f 90       	pop	r0
    3432:	0f 90       	pop	r0
    3434:	0f 90       	pop	r0
    3436:	cf 91       	pop	r28
    3438:	df 91       	pop	r29
    343a:	08 95       	ret

0000343c <__vector_12>:
void __vector_12(void)	__attribute__((signal));
void __vector_12(void)
{
    343c:	1f 92       	push	r1
    343e:	0f 92       	push	r0
    3440:	0f b6       	in	r0, 0x3f	; 63
    3442:	0f 92       	push	r0
    3444:	11 24       	eor	r1, r1
    3446:	8f 93       	push	r24
    3448:	9f 93       	push	r25
    344a:	af 93       	push	r26
    344c:	bf 93       	push	r27
    344e:	ef 93       	push	r30
    3450:	ff 93       	push	r31
    3452:	df 93       	push	r29
    3454:	cf 93       	push	r28
    3456:	cd b7       	in	r28, 0x3d	; 61
    3458:	de b7       	in	r29, 0x3e	; 62
	if(Glo_pu8SPIRecievedData != NULL)
    345a:	80 91 d6 01 	lds	r24, 0x01D6
    345e:	90 91 d7 01 	lds	r25, 0x01D7
    3462:	00 97       	sbiw	r24, 0x00	; 0
    3464:	41 f0       	breq	.+16     	; 0x3476 <__vector_12+0x3a>
	{
	/*Return Data */
	*Glo_pu8SPIRecievedData = SPDR_REG ;
    3466:	e0 91 d6 01 	lds	r30, 0x01D6
    346a:	f0 91 d7 01 	lds	r31, 0x01D7
    346e:	af e2       	ldi	r26, 0x2F	; 47
    3470:	b0 e0       	ldi	r27, 0x00	; 0
    3472:	8c 91       	ld	r24, X
    3474:	80 83       	st	Z, r24
	/* Disable Interrupt */
	//CLR_BIT(SPCR_REG , 7 );
	}
}
    3476:	cf 91       	pop	r28
    3478:	df 91       	pop	r29
    347a:	ff 91       	pop	r31
    347c:	ef 91       	pop	r30
    347e:	bf 91       	pop	r27
    3480:	af 91       	pop	r26
    3482:	9f 91       	pop	r25
    3484:	8f 91       	pop	r24
    3486:	0f 90       	pop	r0
    3488:	0f be       	out	0x3f, r0	; 63
    348a:	0f 90       	pop	r0
    348c:	1f 90       	pop	r1
    348e:	18 95       	reti

00003490 <SPI_voidSetCallBackFunction>:
void SPI_voidSetCallBackFunction ( void (*Lpf)(void))
{
    3490:	df 93       	push	r29
    3492:	cf 93       	push	r28
    3494:	00 d0       	rcall	.+0      	; 0x3496 <SPI_voidSetCallBackFunction+0x6>
    3496:	cd b7       	in	r28, 0x3d	; 61
    3498:	de b7       	in	r29, 0x3e	; 62
    349a:	9a 83       	std	Y+2, r25	; 0x02
    349c:	89 83       	std	Y+1, r24	; 0x01
	if (Glo_pfNotificationSPIRecieved != NULL)
    349e:	80 91 d4 01 	lds	r24, 0x01D4
    34a2:	90 91 d5 01 	lds	r25, 0x01D5
    34a6:	00 97       	sbiw	r24, 0x00	; 0
    34a8:	29 f0       	breq	.+10     	; 0x34b4 <SPI_voidSetCallBackFunction+0x24>
	{
		Glo_pfNotificationSPIRecieved();
    34aa:	e0 91 d4 01 	lds	r30, 0x01D4
    34ae:	f0 91 d5 01 	lds	r31, 0x01D5
    34b2:	09 95       	icall
	}
}
    34b4:	0f 90       	pop	r0
    34b6:	0f 90       	pop	r0
    34b8:	cf 91       	pop	r28
    34ba:	df 91       	pop	r29
    34bc:	08 95       	ret

000034be <GIE_voidEnable>:
#include "GIE_interface.h"
#include "GIE_private.h"


void GIE_voidEnable(void)
{
    34be:	df 93       	push	r29
    34c0:	cf 93       	push	r28
    34c2:	cd b7       	in	r28, 0x3d	; 61
    34c4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG , 7 );
    34c6:	af e5       	ldi	r26, 0x5F	; 95
    34c8:	b0 e0       	ldi	r27, 0x00	; 0
    34ca:	ef e5       	ldi	r30, 0x5F	; 95
    34cc:	f0 e0       	ldi	r31, 0x00	; 0
    34ce:	80 81       	ld	r24, Z
    34d0:	80 68       	ori	r24, 0x80	; 128
    34d2:	8c 93       	st	X, r24
}
    34d4:	cf 91       	pop	r28
    34d6:	df 91       	pop	r29
    34d8:	08 95       	ret

000034da <GIE_voidDisable>:
void GIE_voidDisable(void)
{
    34da:	df 93       	push	r29
    34dc:	cf 93       	push	r28
    34de:	cd b7       	in	r28, 0x3d	; 61
    34e0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG , 7 );
    34e2:	af e5       	ldi	r26, 0x5F	; 95
    34e4:	b0 e0       	ldi	r27, 0x00	; 0
    34e6:	ef e5       	ldi	r30, 0x5F	; 95
    34e8:	f0 e0       	ldi	r31, 0x00	; 0
    34ea:	80 81       	ld	r24, Z
    34ec:	8f 77       	andi	r24, 0x7F	; 127
    34ee:	8c 93       	st	X, r24
}
    34f0:	cf 91       	pop	r28
    34f2:	df 91       	pop	r29
    34f4:	08 95       	ret

000034f6 <EXTI_voidInit>:
#include "EXTI_config.h"

void (*Glo_Apf[3])(void) = {NULL , NULL , NULL};

void EXTI_voidInit(void)
{
    34f6:	df 93       	push	r29
    34f8:	cf 93       	push	r28
    34fa:	cd b7       	in	r28, 0x3d	; 61
    34fc:	de b7       	in	r29, 0x3e	; 62
#if INT_ENABLE == INT0
	/* DIO Pin Configuration */
	DIO_voidSetPinDirection(PORTD , PIN2 , INPUT);
    34fe:	83 e0       	ldi	r24, 0x03	; 3
    3500:	62 e0       	ldi	r22, 0x02	; 2
    3502:	40 e0       	ldi	r20, 0x00	; 0
    3504:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	SET_BIT(GICR_REG , 6);
    3508:	ab e5       	ldi	r26, 0x5B	; 91
    350a:	b0 e0       	ldi	r27, 0x00	; 0
    350c:	eb e5       	ldi	r30, 0x5B	; 91
    350e:	f0 e0       	ldi	r31, 0x00	; 0
    3510:	80 81       	ld	r24, Z
    3512:	80 64       	ori	r24, 0x40	; 64
    3514:	8c 93       	st	X, r24
#if INT_SENSE_CONTROL == FALLING_EDGE
	SET_BIT(MCUCR_REG , 1 );
    3516:	a5 e5       	ldi	r26, 0x55	; 85
    3518:	b0 e0       	ldi	r27, 0x00	; 0
    351a:	e5 e5       	ldi	r30, 0x55	; 85
    351c:	f0 e0       	ldi	r31, 0x00	; 0
    351e:	80 81       	ld	r24, Z
    3520:	82 60       	ori	r24, 0x02	; 2
    3522:	8c 93       	st	X, r24
	CLR_BIT(MCUCR_REG , 0);
    3524:	a5 e5       	ldi	r26, 0x55	; 85
    3526:	b0 e0       	ldi	r27, 0x00	; 0
    3528:	e5 e5       	ldi	r30, 0x55	; 85
    352a:	f0 e0       	ldi	r31, 0x00	; 0
    352c:	80 81       	ld	r24, Z
    352e:	8e 7f       	andi	r24, 0xFE	; 254
    3530:	8c 93       	st	X, r24
	DIO_voidSetPinValue(PORTD , PIN2 , HIGH);
    3532:	83 e0       	ldi	r24, 0x03	; 3
    3534:	62 e0       	ldi	r22, 0x02	; 2
    3536:	41 e0       	ldi	r20, 0x01	; 1
    3538:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
	CLR_BIT(    MCUCSR_REG , 6   );
#elif INT_SENSE_CONTROL == RAISING_EDGE
	SET_BIT(    MCUCSR_REG , 6   );
#endif
#endif
}
    353c:	cf 91       	pop	r28
    353e:	df 91       	pop	r29
    3540:	08 95       	ret

00003542 <EXTI_voidEnable>:
void EXTI_voidEnable  (u8 Copy_u8IntId , u8 Copy_u8SenseControl )
{
    3542:	df 93       	push	r29
    3544:	cf 93       	push	r28
    3546:	cd b7       	in	r28, 0x3d	; 61
    3548:	de b7       	in	r29, 0x3e	; 62
    354a:	2a 97       	sbiw	r28, 0x0a	; 10
    354c:	0f b6       	in	r0, 0x3f	; 63
    354e:	f8 94       	cli
    3550:	de bf       	out	0x3e, r29	; 62
    3552:	0f be       	out	0x3f, r0	; 63
    3554:	cd bf       	out	0x3d, r28	; 61
    3556:	89 83       	std	Y+1, r24	; 0x01
    3558:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8IntId)
    355a:	89 81       	ldd	r24, Y+1	; 0x01
    355c:	28 2f       	mov	r18, r24
    355e:	30 e0       	ldi	r19, 0x00	; 0
    3560:	3a 87       	std	Y+10, r19	; 0x0a
    3562:	29 87       	std	Y+9, r18	; 0x09
    3564:	89 85       	ldd	r24, Y+9	; 0x09
    3566:	9a 85       	ldd	r25, Y+10	; 0x0a
    3568:	81 30       	cpi	r24, 0x01	; 1
    356a:	91 05       	cpc	r25, r1
    356c:	09 f4       	brne	.+2      	; 0x3570 <EXTI_voidEnable+0x2e>
    356e:	6d c0       	rjmp	.+218    	; 0x364a <EXTI_voidEnable+0x108>
    3570:	29 85       	ldd	r18, Y+9	; 0x09
    3572:	3a 85       	ldd	r19, Y+10	; 0x0a
    3574:	22 30       	cpi	r18, 0x02	; 2
    3576:	31 05       	cpc	r19, r1
    3578:	09 f4       	brne	.+2      	; 0x357c <EXTI_voidEnable+0x3a>
    357a:	c9 c0       	rjmp	.+402    	; 0x370e <EXTI_voidEnable+0x1cc>
    357c:	89 85       	ldd	r24, Y+9	; 0x09
    357e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3580:	00 97       	sbiw	r24, 0x00	; 0
    3582:	09 f0       	breq	.+2      	; 0x3586 <EXTI_voidEnable+0x44>
    3584:	e9 c0       	rjmp	.+466    	; 0x3758 <EXTI_voidEnable+0x216>
	{
	case INT0 : /*Enable INT0*/
		SET_BIT(GICR_REG , 6 );
    3586:	ab e5       	ldi	r26, 0x5B	; 91
    3588:	b0 e0       	ldi	r27, 0x00	; 0
    358a:	eb e5       	ldi	r30, 0x5B	; 91
    358c:	f0 e0       	ldi	r31, 0x00	; 0
    358e:	80 81       	ld	r24, Z
    3590:	80 64       	ori	r24, 0x40	; 64
    3592:	8c 93       	st	X, r24
		switch(Copy_u8SenseControl)
    3594:	8a 81       	ldd	r24, Y+2	; 0x02
    3596:	28 2f       	mov	r18, r24
    3598:	30 e0       	ldi	r19, 0x00	; 0
    359a:	38 87       	std	Y+8, r19	; 0x08
    359c:	2f 83       	std	Y+7, r18	; 0x07
    359e:	8f 81       	ldd	r24, Y+7	; 0x07
    35a0:	98 85       	ldd	r25, Y+8	; 0x08
    35a2:	81 30       	cpi	r24, 0x01	; 1
    35a4:	91 05       	cpc	r25, r1
    35a6:	21 f1       	breq	.+72     	; 0x35f0 <EXTI_voidEnable+0xae>
    35a8:	2f 81       	ldd	r18, Y+7	; 0x07
    35aa:	38 85       	ldd	r19, Y+8	; 0x08
    35ac:	22 30       	cpi	r18, 0x02	; 2
    35ae:	31 05       	cpc	r19, r1
    35b0:	2c f4       	brge	.+10     	; 0x35bc <EXTI_voidEnable+0x7a>
    35b2:	8f 81       	ldd	r24, Y+7	; 0x07
    35b4:	98 85       	ldd	r25, Y+8	; 0x08
    35b6:	00 97       	sbiw	r24, 0x00	; 0
    35b8:	61 f0       	breq	.+24     	; 0x35d2 <EXTI_voidEnable+0x90>
    35ba:	ce c0       	rjmp	.+412    	; 0x3758 <EXTI_voidEnable+0x216>
    35bc:	2f 81       	ldd	r18, Y+7	; 0x07
    35be:	38 85       	ldd	r19, Y+8	; 0x08
    35c0:	22 30       	cpi	r18, 0x02	; 2
    35c2:	31 05       	cpc	r19, r1
    35c4:	21 f1       	breq	.+72     	; 0x360e <EXTI_voidEnable+0xcc>
    35c6:	8f 81       	ldd	r24, Y+7	; 0x07
    35c8:	98 85       	ldd	r25, Y+8	; 0x08
    35ca:	83 30       	cpi	r24, 0x03	; 3
    35cc:	91 05       	cpc	r25, r1
    35ce:	71 f1       	breq	.+92     	; 0x362c <EXTI_voidEnable+0xea>
    35d0:	c3 c0       	rjmp	.+390    	; 0x3758 <EXTI_voidEnable+0x216>
		{
			case FALLING_EDGE :
				SET_BIT(MCUCR_REG , 1 );
    35d2:	a5 e5       	ldi	r26, 0x55	; 85
    35d4:	b0 e0       	ldi	r27, 0x00	; 0
    35d6:	e5 e5       	ldi	r30, 0x55	; 85
    35d8:	f0 e0       	ldi	r31, 0x00	; 0
    35da:	80 81       	ld	r24, Z
    35dc:	82 60       	ori	r24, 0x02	; 2
    35de:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG , 0);
    35e0:	a5 e5       	ldi	r26, 0x55	; 85
    35e2:	b0 e0       	ldi	r27, 0x00	; 0
    35e4:	e5 e5       	ldi	r30, 0x55	; 85
    35e6:	f0 e0       	ldi	r31, 0x00	; 0
    35e8:	80 81       	ld	r24, Z
    35ea:	8e 7f       	andi	r24, 0xFE	; 254
    35ec:	8c 93       	st	X, r24
    35ee:	b4 c0       	rjmp	.+360    	; 0x3758 <EXTI_voidEnable+0x216>
				break;
			case RAISING_EDGE :
				SET_BIT(MCUCR_REG , 1 );
    35f0:	a5 e5       	ldi	r26, 0x55	; 85
    35f2:	b0 e0       	ldi	r27, 0x00	; 0
    35f4:	e5 e5       	ldi	r30, 0x55	; 85
    35f6:	f0 e0       	ldi	r31, 0x00	; 0
    35f8:	80 81       	ld	r24, Z
    35fa:	82 60       	ori	r24, 0x02	; 2
    35fc:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG , 0);
    35fe:	a5 e5       	ldi	r26, 0x55	; 85
    3600:	b0 e0       	ldi	r27, 0x00	; 0
    3602:	e5 e5       	ldi	r30, 0x55	; 85
    3604:	f0 e0       	ldi	r31, 0x00	; 0
    3606:	80 81       	ld	r24, Z
    3608:	81 60       	ori	r24, 0x01	; 1
    360a:	8c 93       	st	X, r24
    360c:	a5 c0       	rjmp	.+330    	; 0x3758 <EXTI_voidEnable+0x216>
				break;
			case LOW_LEVEL :
				CLR_BIT(MCUCR_REG , 1 );
    360e:	a5 e5       	ldi	r26, 0x55	; 85
    3610:	b0 e0       	ldi	r27, 0x00	; 0
    3612:	e5 e5       	ldi	r30, 0x55	; 85
    3614:	f0 e0       	ldi	r31, 0x00	; 0
    3616:	80 81       	ld	r24, Z
    3618:	8d 7f       	andi	r24, 0xFD	; 253
    361a:	8c 93       	st	X, r24
				CLR_BIT(MCUCR_REG , 0);
    361c:	a5 e5       	ldi	r26, 0x55	; 85
    361e:	b0 e0       	ldi	r27, 0x00	; 0
    3620:	e5 e5       	ldi	r30, 0x55	; 85
    3622:	f0 e0       	ldi	r31, 0x00	; 0
    3624:	80 81       	ld	r24, Z
    3626:	8e 7f       	andi	r24, 0xFE	; 254
    3628:	8c 93       	st	X, r24
    362a:	96 c0       	rjmp	.+300    	; 0x3758 <EXTI_voidEnable+0x216>
				break;
			case ON_CHANGE :
				CLR_BIT(MCUCR_REG , 1 );
    362c:	a5 e5       	ldi	r26, 0x55	; 85
    362e:	b0 e0       	ldi	r27, 0x00	; 0
    3630:	e5 e5       	ldi	r30, 0x55	; 85
    3632:	f0 e0       	ldi	r31, 0x00	; 0
    3634:	80 81       	ld	r24, Z
    3636:	8d 7f       	andi	r24, 0xFD	; 253
    3638:	8c 93       	st	X, r24
				SET_BIT(MCUCR_REG , 0);
    363a:	a5 e5       	ldi	r26, 0x55	; 85
    363c:	b0 e0       	ldi	r27, 0x00	; 0
    363e:	e5 e5       	ldi	r30, 0x55	; 85
    3640:	f0 e0       	ldi	r31, 0x00	; 0
    3642:	80 81       	ld	r24, Z
    3644:	81 60       	ori	r24, 0x01	; 1
    3646:	8c 93       	st	X, r24
    3648:	87 c0       	rjmp	.+270    	; 0x3758 <EXTI_voidEnable+0x216>
				break;
			default : break;
		}
		break;
		case INT1 :
			SET_BIT(GICR_REG , 7);
    364a:	ab e5       	ldi	r26, 0x5B	; 91
    364c:	b0 e0       	ldi	r27, 0x00	; 0
    364e:	eb e5       	ldi	r30, 0x5B	; 91
    3650:	f0 e0       	ldi	r31, 0x00	; 0
    3652:	80 81       	ld	r24, Z
    3654:	80 68       	ori	r24, 0x80	; 128
    3656:	8c 93       	st	X, r24
			switch(Copy_u8SenseControl)
    3658:	8a 81       	ldd	r24, Y+2	; 0x02
    365a:	28 2f       	mov	r18, r24
    365c:	30 e0       	ldi	r19, 0x00	; 0
    365e:	3e 83       	std	Y+6, r19	; 0x06
    3660:	2d 83       	std	Y+5, r18	; 0x05
    3662:	8d 81       	ldd	r24, Y+5	; 0x05
    3664:	9e 81       	ldd	r25, Y+6	; 0x06
    3666:	81 30       	cpi	r24, 0x01	; 1
    3668:	91 05       	cpc	r25, r1
    366a:	21 f1       	breq	.+72     	; 0x36b4 <EXTI_voidEnable+0x172>
    366c:	2d 81       	ldd	r18, Y+5	; 0x05
    366e:	3e 81       	ldd	r19, Y+6	; 0x06
    3670:	22 30       	cpi	r18, 0x02	; 2
    3672:	31 05       	cpc	r19, r1
    3674:	2c f4       	brge	.+10     	; 0x3680 <EXTI_voidEnable+0x13e>
    3676:	8d 81       	ldd	r24, Y+5	; 0x05
    3678:	9e 81       	ldd	r25, Y+6	; 0x06
    367a:	00 97       	sbiw	r24, 0x00	; 0
    367c:	61 f0       	breq	.+24     	; 0x3696 <EXTI_voidEnable+0x154>
    367e:	6c c0       	rjmp	.+216    	; 0x3758 <EXTI_voidEnable+0x216>
    3680:	2d 81       	ldd	r18, Y+5	; 0x05
    3682:	3e 81       	ldd	r19, Y+6	; 0x06
    3684:	22 30       	cpi	r18, 0x02	; 2
    3686:	31 05       	cpc	r19, r1
    3688:	21 f1       	breq	.+72     	; 0x36d2 <EXTI_voidEnable+0x190>
    368a:	8d 81       	ldd	r24, Y+5	; 0x05
    368c:	9e 81       	ldd	r25, Y+6	; 0x06
    368e:	83 30       	cpi	r24, 0x03	; 3
    3690:	91 05       	cpc	r25, r1
    3692:	71 f1       	breq	.+92     	; 0x36f0 <EXTI_voidEnable+0x1ae>
    3694:	61 c0       	rjmp	.+194    	; 0x3758 <EXTI_voidEnable+0x216>
			{
				case FALLING_EDGE :
					SET_BIT(MCUCR_REG , 3 );
    3696:	a5 e5       	ldi	r26, 0x55	; 85
    3698:	b0 e0       	ldi	r27, 0x00	; 0
    369a:	e5 e5       	ldi	r30, 0x55	; 85
    369c:	f0 e0       	ldi	r31, 0x00	; 0
    369e:	80 81       	ld	r24, Z
    36a0:	88 60       	ori	r24, 0x08	; 8
    36a2:	8c 93       	st	X, r24
					CLR_BIT(MCUCR_REG , 2);
    36a4:	a5 e5       	ldi	r26, 0x55	; 85
    36a6:	b0 e0       	ldi	r27, 0x00	; 0
    36a8:	e5 e5       	ldi	r30, 0x55	; 85
    36aa:	f0 e0       	ldi	r31, 0x00	; 0
    36ac:	80 81       	ld	r24, Z
    36ae:	8b 7f       	andi	r24, 0xFB	; 251
    36b0:	8c 93       	st	X, r24
    36b2:	52 c0       	rjmp	.+164    	; 0x3758 <EXTI_voidEnable+0x216>
					break;
				case RAISING_EDGE :
					SET_BIT(MCUCR_REG , 3 );
    36b4:	a5 e5       	ldi	r26, 0x55	; 85
    36b6:	b0 e0       	ldi	r27, 0x00	; 0
    36b8:	e5 e5       	ldi	r30, 0x55	; 85
    36ba:	f0 e0       	ldi	r31, 0x00	; 0
    36bc:	80 81       	ld	r24, Z
    36be:	88 60       	ori	r24, 0x08	; 8
    36c0:	8c 93       	st	X, r24
					SET_BIT(MCUCR_REG , 2);
    36c2:	a5 e5       	ldi	r26, 0x55	; 85
    36c4:	b0 e0       	ldi	r27, 0x00	; 0
    36c6:	e5 e5       	ldi	r30, 0x55	; 85
    36c8:	f0 e0       	ldi	r31, 0x00	; 0
    36ca:	80 81       	ld	r24, Z
    36cc:	84 60       	ori	r24, 0x04	; 4
    36ce:	8c 93       	st	X, r24
    36d0:	43 c0       	rjmp	.+134    	; 0x3758 <EXTI_voidEnable+0x216>
					break;
				case LOW_LEVEL :
					CLR_BIT(MCUCR_REG , 3 );
    36d2:	a5 e5       	ldi	r26, 0x55	; 85
    36d4:	b0 e0       	ldi	r27, 0x00	; 0
    36d6:	e5 e5       	ldi	r30, 0x55	; 85
    36d8:	f0 e0       	ldi	r31, 0x00	; 0
    36da:	80 81       	ld	r24, Z
    36dc:	87 7f       	andi	r24, 0xF7	; 247
    36de:	8c 93       	st	X, r24
					CLR_BIT(MCUCR_REG , 2);
    36e0:	a5 e5       	ldi	r26, 0x55	; 85
    36e2:	b0 e0       	ldi	r27, 0x00	; 0
    36e4:	e5 e5       	ldi	r30, 0x55	; 85
    36e6:	f0 e0       	ldi	r31, 0x00	; 0
    36e8:	80 81       	ld	r24, Z
    36ea:	8b 7f       	andi	r24, 0xFB	; 251
    36ec:	8c 93       	st	X, r24
    36ee:	34 c0       	rjmp	.+104    	; 0x3758 <EXTI_voidEnable+0x216>
					break;
				case ON_CHANGE :
					CLR_BIT(MCUCR_REG , 3 );
    36f0:	a5 e5       	ldi	r26, 0x55	; 85
    36f2:	b0 e0       	ldi	r27, 0x00	; 0
    36f4:	e5 e5       	ldi	r30, 0x55	; 85
    36f6:	f0 e0       	ldi	r31, 0x00	; 0
    36f8:	80 81       	ld	r24, Z
    36fa:	87 7f       	andi	r24, 0xF7	; 247
    36fc:	8c 93       	st	X, r24
					SET_BIT(MCUCR_REG , 2);
    36fe:	a5 e5       	ldi	r26, 0x55	; 85
    3700:	b0 e0       	ldi	r27, 0x00	; 0
    3702:	e5 e5       	ldi	r30, 0x55	; 85
    3704:	f0 e0       	ldi	r31, 0x00	; 0
    3706:	80 81       	ld	r24, Z
    3708:	84 60       	ori	r24, 0x04	; 4
    370a:	8c 93       	st	X, r24
    370c:	25 c0       	rjmp	.+74     	; 0x3758 <EXTI_voidEnable+0x216>
					break;
				default : break;
			}
			break;
			case INT2 :
				SET_BIT(GICR_REG , 5);
    370e:	ab e5       	ldi	r26, 0x5B	; 91
    3710:	b0 e0       	ldi	r27, 0x00	; 0
    3712:	eb e5       	ldi	r30, 0x5B	; 91
    3714:	f0 e0       	ldi	r31, 0x00	; 0
    3716:	80 81       	ld	r24, Z
    3718:	80 62       	ori	r24, 0x20	; 32
    371a:	8c 93       	st	X, r24
				switch(Copy_u8SenseControl)
    371c:	8a 81       	ldd	r24, Y+2	; 0x02
    371e:	28 2f       	mov	r18, r24
    3720:	30 e0       	ldi	r19, 0x00	; 0
    3722:	3c 83       	std	Y+4, r19	; 0x04
    3724:	2b 83       	std	Y+3, r18	; 0x03
    3726:	8b 81       	ldd	r24, Y+3	; 0x03
    3728:	9c 81       	ldd	r25, Y+4	; 0x04
    372a:	00 97       	sbiw	r24, 0x00	; 0
    372c:	31 f0       	breq	.+12     	; 0x373a <EXTI_voidEnable+0x1f8>
    372e:	2b 81       	ldd	r18, Y+3	; 0x03
    3730:	3c 81       	ldd	r19, Y+4	; 0x04
    3732:	21 30       	cpi	r18, 0x01	; 1
    3734:	31 05       	cpc	r19, r1
    3736:	49 f0       	breq	.+18     	; 0x374a <EXTI_voidEnable+0x208>
    3738:	0f c0       	rjmp	.+30     	; 0x3758 <EXTI_voidEnable+0x216>
				{
					case FALLING_EDGE :

						CLR_BIT(MCUCSR_REG , 6);
    373a:	a4 e5       	ldi	r26, 0x54	; 84
    373c:	b0 e0       	ldi	r27, 0x00	; 0
    373e:	e4 e5       	ldi	r30, 0x54	; 84
    3740:	f0 e0       	ldi	r31, 0x00	; 0
    3742:	80 81       	ld	r24, Z
    3744:	8f 7b       	andi	r24, 0xBF	; 191
    3746:	8c 93       	st	X, r24
    3748:	07 c0       	rjmp	.+14     	; 0x3758 <EXTI_voidEnable+0x216>
						break;
					case RAISING_EDGE :
						SET_BIT(MCUCSR_REG , 6);
    374a:	a4 e5       	ldi	r26, 0x54	; 84
    374c:	b0 e0       	ldi	r27, 0x00	; 0
    374e:	e4 e5       	ldi	r30, 0x54	; 84
    3750:	f0 e0       	ldi	r31, 0x00	; 0
    3752:	80 81       	ld	r24, Z
    3754:	80 64       	ori	r24, 0x40	; 64
    3756:	8c 93       	st	X, r24

				break;
				default:
					break;
	}
}
    3758:	2a 96       	adiw	r28, 0x0a	; 10
    375a:	0f b6       	in	r0, 0x3f	; 63
    375c:	f8 94       	cli
    375e:	de bf       	out	0x3e, r29	; 62
    3760:	0f be       	out	0x3f, r0	; 63
    3762:	cd bf       	out	0x3d, r28	; 61
    3764:	cf 91       	pop	r28
    3766:	df 91       	pop	r29
    3768:	08 95       	ret

0000376a <EXTI_voidDisable>:
void EXTI_voidDisable (u8 Copy_u8IntId)
{
    376a:	df 93       	push	r29
    376c:	cf 93       	push	r28
    376e:	00 d0       	rcall	.+0      	; 0x3770 <EXTI_voidDisable+0x6>
    3770:	0f 92       	push	r0
    3772:	cd b7       	in	r28, 0x3d	; 61
    3774:	de b7       	in	r29, 0x3e	; 62
    3776:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8IntId)
    3778:	89 81       	ldd	r24, Y+1	; 0x01
    377a:	28 2f       	mov	r18, r24
    377c:	30 e0       	ldi	r19, 0x00	; 0
    377e:	3b 83       	std	Y+3, r19	; 0x03
    3780:	2a 83       	std	Y+2, r18	; 0x02
    3782:	8a 81       	ldd	r24, Y+2	; 0x02
    3784:	9b 81       	ldd	r25, Y+3	; 0x03
    3786:	81 30       	cpi	r24, 0x01	; 1
    3788:	91 05       	cpc	r25, r1
    378a:	89 f0       	breq	.+34     	; 0x37ae <EXTI_voidDisable+0x44>
    378c:	2a 81       	ldd	r18, Y+2	; 0x02
    378e:	3b 81       	ldd	r19, Y+3	; 0x03
    3790:	22 30       	cpi	r18, 0x02	; 2
    3792:	31 05       	cpc	r19, r1
    3794:	a1 f0       	breq	.+40     	; 0x37be <EXTI_voidDisable+0x54>
    3796:	8a 81       	ldd	r24, Y+2	; 0x02
    3798:	9b 81       	ldd	r25, Y+3	; 0x03
    379a:	00 97       	sbiw	r24, 0x00	; 0
    379c:	b9 f4       	brne	.+46     	; 0x37cc <EXTI_voidDisable+0x62>
	{
	case INT0 :
		CLR_BIT(GICR_REG , 6);
    379e:	ab e5       	ldi	r26, 0x5B	; 91
    37a0:	b0 e0       	ldi	r27, 0x00	; 0
    37a2:	eb e5       	ldi	r30, 0x5B	; 91
    37a4:	f0 e0       	ldi	r31, 0x00	; 0
    37a6:	80 81       	ld	r24, Z
    37a8:	8f 7b       	andi	r24, 0xBF	; 191
    37aa:	8c 93       	st	X, r24
    37ac:	0f c0       	rjmp	.+30     	; 0x37cc <EXTI_voidDisable+0x62>
		break;
	case INT1 :
		CLR_BIT(GICR_REG , 7);
    37ae:	ab e5       	ldi	r26, 0x5B	; 91
    37b0:	b0 e0       	ldi	r27, 0x00	; 0
    37b2:	eb e5       	ldi	r30, 0x5B	; 91
    37b4:	f0 e0       	ldi	r31, 0x00	; 0
    37b6:	80 81       	ld	r24, Z
    37b8:	8f 77       	andi	r24, 0x7F	; 127
    37ba:	8c 93       	st	X, r24
    37bc:	07 c0       	rjmp	.+14     	; 0x37cc <EXTI_voidDisable+0x62>
		break ;
	case INT2 :
		CLR_BIT(GICR_REG , 5);
    37be:	ab e5       	ldi	r26, 0x5B	; 91
    37c0:	b0 e0       	ldi	r27, 0x00	; 0
    37c2:	eb e5       	ldi	r30, 0x5B	; 91
    37c4:	f0 e0       	ldi	r31, 0x00	; 0
    37c6:	80 81       	ld	r24, Z
    37c8:	8f 7d       	andi	r24, 0xDF	; 223
    37ca:	8c 93       	st	X, r24
		break;
	default : break;
	}
}
    37cc:	0f 90       	pop	r0
    37ce:	0f 90       	pop	r0
    37d0:	0f 90       	pop	r0
    37d2:	cf 91       	pop	r28
    37d4:	df 91       	pop	r29
    37d6:	08 95       	ret

000037d8 <EXTI_voidSetCallBack>:

void EXTI_voidSetCallBack(void (*Local_pf)(void) , u8 Copy_u8IntId)
{
    37d8:	df 93       	push	r29
    37da:	cf 93       	push	r28
    37dc:	00 d0       	rcall	.+0      	; 0x37de <EXTI_voidSetCallBack+0x6>
    37de:	00 d0       	rcall	.+0      	; 0x37e0 <EXTI_voidSetCallBack+0x8>
    37e0:	0f 92       	push	r0
    37e2:	cd b7       	in	r28, 0x3d	; 61
    37e4:	de b7       	in	r29, 0x3e	; 62
    37e6:	9a 83       	std	Y+2, r25	; 0x02
    37e8:	89 83       	std	Y+1, r24	; 0x01
    37ea:	6b 83       	std	Y+3, r22	; 0x03
	switch(Copy_u8IntId)
    37ec:	8b 81       	ldd	r24, Y+3	; 0x03
    37ee:	28 2f       	mov	r18, r24
    37f0:	30 e0       	ldi	r19, 0x00	; 0
    37f2:	3d 83       	std	Y+5, r19	; 0x05
    37f4:	2c 83       	std	Y+4, r18	; 0x04
    37f6:	8c 81       	ldd	r24, Y+4	; 0x04
    37f8:	9d 81       	ldd	r25, Y+5	; 0x05
    37fa:	81 30       	cpi	r24, 0x01	; 1
    37fc:	91 05       	cpc	r25, r1
    37fe:	81 f0       	breq	.+32     	; 0x3820 <EXTI_voidSetCallBack+0x48>
    3800:	2c 81       	ldd	r18, Y+4	; 0x04
    3802:	3d 81       	ldd	r19, Y+5	; 0x05
    3804:	22 30       	cpi	r18, 0x02	; 2
    3806:	31 05       	cpc	r19, r1
    3808:	91 f0       	breq	.+36     	; 0x382e <EXTI_voidSetCallBack+0x56>
    380a:	8c 81       	ldd	r24, Y+4	; 0x04
    380c:	9d 81       	ldd	r25, Y+5	; 0x05
    380e:	00 97       	sbiw	r24, 0x00	; 0
    3810:	a1 f4       	brne	.+40     	; 0x383a <EXTI_voidSetCallBack+0x62>
	{
	case INT0 :
		Glo_Apf[0] = Local_pf ;
    3812:	89 81       	ldd	r24, Y+1	; 0x01
    3814:	9a 81       	ldd	r25, Y+2	; 0x02
    3816:	90 93 d9 01 	sts	0x01D9, r25
    381a:	80 93 d8 01 	sts	0x01D8, r24
    381e:	0d c0       	rjmp	.+26     	; 0x383a <EXTI_voidSetCallBack+0x62>
		break;
	case INT1 :
		Glo_Apf[1] = Local_pf ;
    3820:	89 81       	ldd	r24, Y+1	; 0x01
    3822:	9a 81       	ldd	r25, Y+2	; 0x02
    3824:	90 93 db 01 	sts	0x01DB, r25
    3828:	80 93 da 01 	sts	0x01DA, r24
    382c:	06 c0       	rjmp	.+12     	; 0x383a <EXTI_voidSetCallBack+0x62>
		break ;
	case INT2 :
		Glo_Apf[2] = Local_pf ;
    382e:	89 81       	ldd	r24, Y+1	; 0x01
    3830:	9a 81       	ldd	r25, Y+2	; 0x02
    3832:	90 93 dd 01 	sts	0x01DD, r25
    3836:	80 93 dc 01 	sts	0x01DC, r24
		break;
	default : break;
	}
}
    383a:	0f 90       	pop	r0
    383c:	0f 90       	pop	r0
    383e:	0f 90       	pop	r0
    3840:	0f 90       	pop	r0
    3842:	0f 90       	pop	r0
    3844:	cf 91       	pop	r28
    3846:	df 91       	pop	r29
    3848:	08 95       	ret

0000384a <__vector_1>:
/* ISR for INT0 */
void __vector_1(void)	__attribute__((signal));
void __vector_1(void)
{
    384a:	1f 92       	push	r1
    384c:	0f 92       	push	r0
    384e:	0f b6       	in	r0, 0x3f	; 63
    3850:	0f 92       	push	r0
    3852:	11 24       	eor	r1, r1
    3854:	2f 93       	push	r18
    3856:	3f 93       	push	r19
    3858:	4f 93       	push	r20
    385a:	5f 93       	push	r21
    385c:	6f 93       	push	r22
    385e:	7f 93       	push	r23
    3860:	8f 93       	push	r24
    3862:	9f 93       	push	r25
    3864:	af 93       	push	r26
    3866:	bf 93       	push	r27
    3868:	ef 93       	push	r30
    386a:	ff 93       	push	r31
    386c:	df 93       	push	r29
    386e:	cf 93       	push	r28
    3870:	cd b7       	in	r28, 0x3d	; 61
    3872:	de b7       	in	r29, 0x3e	; 62
	if(Glo_Apf[0] != NULL)
    3874:	80 91 d8 01 	lds	r24, 0x01D8
    3878:	90 91 d9 01 	lds	r25, 0x01D9
    387c:	00 97       	sbiw	r24, 0x00	; 0
    387e:	29 f0       	breq	.+10     	; 0x388a <__vector_1+0x40>
	{
		Glo_Apf[0]() ;
    3880:	e0 91 d8 01 	lds	r30, 0x01D8
    3884:	f0 91 d9 01 	lds	r31, 0x01D9
    3888:	09 95       	icall
	}
}
    388a:	cf 91       	pop	r28
    388c:	df 91       	pop	r29
    388e:	ff 91       	pop	r31
    3890:	ef 91       	pop	r30
    3892:	bf 91       	pop	r27
    3894:	af 91       	pop	r26
    3896:	9f 91       	pop	r25
    3898:	8f 91       	pop	r24
    389a:	7f 91       	pop	r23
    389c:	6f 91       	pop	r22
    389e:	5f 91       	pop	r21
    38a0:	4f 91       	pop	r20
    38a2:	3f 91       	pop	r19
    38a4:	2f 91       	pop	r18
    38a6:	0f 90       	pop	r0
    38a8:	0f be       	out	0x3f, r0	; 63
    38aa:	0f 90       	pop	r0
    38ac:	1f 90       	pop	r1
    38ae:	18 95       	reti

000038b0 <__vector_2>:
/* ISR for INT1 */
void __vector_2(void)	__attribute__((signal));
void __vector_2(void)
{
    38b0:	1f 92       	push	r1
    38b2:	0f 92       	push	r0
    38b4:	0f b6       	in	r0, 0x3f	; 63
    38b6:	0f 92       	push	r0
    38b8:	11 24       	eor	r1, r1
    38ba:	2f 93       	push	r18
    38bc:	3f 93       	push	r19
    38be:	4f 93       	push	r20
    38c0:	5f 93       	push	r21
    38c2:	6f 93       	push	r22
    38c4:	7f 93       	push	r23
    38c6:	8f 93       	push	r24
    38c8:	9f 93       	push	r25
    38ca:	af 93       	push	r26
    38cc:	bf 93       	push	r27
    38ce:	ef 93       	push	r30
    38d0:	ff 93       	push	r31
    38d2:	df 93       	push	r29
    38d4:	cf 93       	push	r28
    38d6:	cd b7       	in	r28, 0x3d	; 61
    38d8:	de b7       	in	r29, 0x3e	; 62
	if(Glo_Apf[1] != NULL)
    38da:	80 91 da 01 	lds	r24, 0x01DA
    38de:	90 91 db 01 	lds	r25, 0x01DB
    38e2:	00 97       	sbiw	r24, 0x00	; 0
    38e4:	29 f0       	breq	.+10     	; 0x38f0 <__vector_2+0x40>
	{
		Glo_Apf[1]() ;
    38e6:	e0 91 da 01 	lds	r30, 0x01DA
    38ea:	f0 91 db 01 	lds	r31, 0x01DB
    38ee:	09 95       	icall
	}
}
    38f0:	cf 91       	pop	r28
    38f2:	df 91       	pop	r29
    38f4:	ff 91       	pop	r31
    38f6:	ef 91       	pop	r30
    38f8:	bf 91       	pop	r27
    38fa:	af 91       	pop	r26
    38fc:	9f 91       	pop	r25
    38fe:	8f 91       	pop	r24
    3900:	7f 91       	pop	r23
    3902:	6f 91       	pop	r22
    3904:	5f 91       	pop	r21
    3906:	4f 91       	pop	r20
    3908:	3f 91       	pop	r19
    390a:	2f 91       	pop	r18
    390c:	0f 90       	pop	r0
    390e:	0f be       	out	0x3f, r0	; 63
    3910:	0f 90       	pop	r0
    3912:	1f 90       	pop	r1
    3914:	18 95       	reti

00003916 <__vector_3>:
/* ISR for INT0 */
void __vector_3(void)	__attribute__((signal));
void __vector_3(void)
{
    3916:	1f 92       	push	r1
    3918:	0f 92       	push	r0
    391a:	0f b6       	in	r0, 0x3f	; 63
    391c:	0f 92       	push	r0
    391e:	11 24       	eor	r1, r1
    3920:	2f 93       	push	r18
    3922:	3f 93       	push	r19
    3924:	4f 93       	push	r20
    3926:	5f 93       	push	r21
    3928:	6f 93       	push	r22
    392a:	7f 93       	push	r23
    392c:	8f 93       	push	r24
    392e:	9f 93       	push	r25
    3930:	af 93       	push	r26
    3932:	bf 93       	push	r27
    3934:	ef 93       	push	r30
    3936:	ff 93       	push	r31
    3938:	df 93       	push	r29
    393a:	cf 93       	push	r28
    393c:	cd b7       	in	r28, 0x3d	; 61
    393e:	de b7       	in	r29, 0x3e	; 62
	if(Glo_Apf[2] != NULL)
    3940:	80 91 dc 01 	lds	r24, 0x01DC
    3944:	90 91 dd 01 	lds	r25, 0x01DD
    3948:	00 97       	sbiw	r24, 0x00	; 0
    394a:	29 f0       	breq	.+10     	; 0x3956 <__vector_3+0x40>
	{
		Glo_Apf[2]() ;
    394c:	e0 91 dc 01 	lds	r30, 0x01DC
    3950:	f0 91 dd 01 	lds	r31, 0x01DD
    3954:	09 95       	icall
	}
}
    3956:	cf 91       	pop	r28
    3958:	df 91       	pop	r29
    395a:	ff 91       	pop	r31
    395c:	ef 91       	pop	r30
    395e:	bf 91       	pop	r27
    3960:	af 91       	pop	r26
    3962:	9f 91       	pop	r25
    3964:	8f 91       	pop	r24
    3966:	7f 91       	pop	r23
    3968:	6f 91       	pop	r22
    396a:	5f 91       	pop	r21
    396c:	4f 91       	pop	r20
    396e:	3f 91       	pop	r19
    3970:	2f 91       	pop	r18
    3972:	0f 90       	pop	r0
    3974:	0f be       	out	0x3f, r0	; 63
    3976:	0f 90       	pop	r0
    3978:	1f 90       	pop	r1
    397a:	18 95       	reti

0000397c <DIO_voidSetPinValue>:
/*Copy_u8PinId: PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7    */
/*Copy_u8Value: LOW, HIGH                                         */
/*return: void                                                    */
/******************************************************************/
void DIO_voidSetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8Value)
{
    397c:	df 93       	push	r29
    397e:	cf 93       	push	r28
    3980:	cd b7       	in	r28, 0x3d	; 61
    3982:	de b7       	in	r29, 0x3e	; 62
    3984:	29 97       	sbiw	r28, 0x09	; 9
    3986:	0f b6       	in	r0, 0x3f	; 63
    3988:	f8 94       	cli
    398a:	de bf       	out	0x3e, r29	; 62
    398c:	0f be       	out	0x3f, r0	; 63
    398e:	cd bf       	out	0x3d, r28	; 61
    3990:	89 83       	std	Y+1, r24	; 0x01
    3992:	6a 83       	std	Y+2, r22	; 0x02
    3994:	4b 83       	std	Y+3, r20	; 0x03
    /*i/p validation*/
    if(Copy_u8PortId > PORTD || Copy_u8PinId > PIN7)
    3996:	89 81       	ldd	r24, Y+1	; 0x01
    3998:	84 30       	cpi	r24, 0x04	; 4
    399a:	08 f0       	brcs	.+2      	; 0x399e <DIO_voidSetPinValue+0x22>
    399c:	f6 c0       	rjmp	.+492    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
    399e:	8a 81       	ldd	r24, Y+2	; 0x02
    39a0:	88 30       	cpi	r24, 0x08	; 8
    39a2:	08 f0       	brcs	.+2      	; 0x39a6 <DIO_voidSetPinValue+0x2a>
    39a4:	f2 c0       	rjmp	.+484    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
    {
        //Do Nothing
    }
    else
    {
        switch(Copy_u8Value)
    39a6:	8b 81       	ldd	r24, Y+3	; 0x03
    39a8:	28 2f       	mov	r18, r24
    39aa:	30 e0       	ldi	r19, 0x00	; 0
    39ac:	39 87       	std	Y+9, r19	; 0x09
    39ae:	28 87       	std	Y+8, r18	; 0x08
    39b0:	88 85       	ldd	r24, Y+8	; 0x08
    39b2:	99 85       	ldd	r25, Y+9	; 0x09
    39b4:	00 97       	sbiw	r24, 0x00	; 0
    39b6:	39 f0       	breq	.+14     	; 0x39c6 <DIO_voidSetPinValue+0x4a>
    39b8:	28 85       	ldd	r18, Y+8	; 0x08
    39ba:	39 85       	ldd	r19, Y+9	; 0x09
    39bc:	21 30       	cpi	r18, 0x01	; 1
    39be:	31 05       	cpc	r19, r1
    39c0:	09 f4       	brne	.+2      	; 0x39c4 <DIO_voidSetPinValue+0x48>
    39c2:	75 c0       	rjmp	.+234    	; 0x3aae <DIO_voidSetPinValue+0x132>
    39c4:	e2 c0       	rjmp	.+452    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
        {
            case LOW:   switch(Copy_u8PortId)
    39c6:	89 81       	ldd	r24, Y+1	; 0x01
    39c8:	28 2f       	mov	r18, r24
    39ca:	30 e0       	ldi	r19, 0x00	; 0
    39cc:	3f 83       	std	Y+7, r19	; 0x07
    39ce:	2e 83       	std	Y+6, r18	; 0x06
    39d0:	8e 81       	ldd	r24, Y+6	; 0x06
    39d2:	9f 81       	ldd	r25, Y+7	; 0x07
    39d4:	81 30       	cpi	r24, 0x01	; 1
    39d6:	91 05       	cpc	r25, r1
    39d8:	59 f1       	breq	.+86     	; 0x3a30 <DIO_voidSetPinValue+0xb4>
    39da:	2e 81       	ldd	r18, Y+6	; 0x06
    39dc:	3f 81       	ldd	r19, Y+7	; 0x07
    39de:	22 30       	cpi	r18, 0x02	; 2
    39e0:	31 05       	cpc	r19, r1
    39e2:	2c f4       	brge	.+10     	; 0x39ee <DIO_voidSetPinValue+0x72>
    39e4:	8e 81       	ldd	r24, Y+6	; 0x06
    39e6:	9f 81       	ldd	r25, Y+7	; 0x07
    39e8:	00 97       	sbiw	r24, 0x00	; 0
    39ea:	69 f0       	breq	.+26     	; 0x3a06 <DIO_voidSetPinValue+0x8a>
    39ec:	ce c0       	rjmp	.+412    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
    39ee:	2e 81       	ldd	r18, Y+6	; 0x06
    39f0:	3f 81       	ldd	r19, Y+7	; 0x07
    39f2:	22 30       	cpi	r18, 0x02	; 2
    39f4:	31 05       	cpc	r19, r1
    39f6:	89 f1       	breq	.+98     	; 0x3a5a <DIO_voidSetPinValue+0xde>
    39f8:	8e 81       	ldd	r24, Y+6	; 0x06
    39fa:	9f 81       	ldd	r25, Y+7	; 0x07
    39fc:	83 30       	cpi	r24, 0x03	; 3
    39fe:	91 05       	cpc	r25, r1
    3a00:	09 f4       	brne	.+2      	; 0x3a04 <DIO_voidSetPinValue+0x88>
    3a02:	40 c0       	rjmp	.+128    	; 0x3a84 <DIO_voidSetPinValue+0x108>
    3a04:	c2 c0       	rjmp	.+388    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                        {
                            case PORTA: /*Action*/
                                        CLR_BIT(PORTA_REG,Copy_u8PinId);
    3a06:	ab e3       	ldi	r26, 0x3B	; 59
    3a08:	b0 e0       	ldi	r27, 0x00	; 0
    3a0a:	eb e3       	ldi	r30, 0x3B	; 59
    3a0c:	f0 e0       	ldi	r31, 0x00	; 0
    3a0e:	80 81       	ld	r24, Z
    3a10:	48 2f       	mov	r20, r24
    3a12:	8a 81       	ldd	r24, Y+2	; 0x02
    3a14:	28 2f       	mov	r18, r24
    3a16:	30 e0       	ldi	r19, 0x00	; 0
    3a18:	81 e0       	ldi	r24, 0x01	; 1
    3a1a:	90 e0       	ldi	r25, 0x00	; 0
    3a1c:	02 2e       	mov	r0, r18
    3a1e:	02 c0       	rjmp	.+4      	; 0x3a24 <DIO_voidSetPinValue+0xa8>
    3a20:	88 0f       	add	r24, r24
    3a22:	99 1f       	adc	r25, r25
    3a24:	0a 94       	dec	r0
    3a26:	e2 f7       	brpl	.-8      	; 0x3a20 <DIO_voidSetPinValue+0xa4>
    3a28:	80 95       	com	r24
    3a2a:	84 23       	and	r24, r20
    3a2c:	8c 93       	st	X, r24
    3a2e:	ad c0       	rjmp	.+346    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTB: CLR_BIT(PORTB_REG,Copy_u8PinId);
    3a30:	a8 e3       	ldi	r26, 0x38	; 56
    3a32:	b0 e0       	ldi	r27, 0x00	; 0
    3a34:	e8 e3       	ldi	r30, 0x38	; 56
    3a36:	f0 e0       	ldi	r31, 0x00	; 0
    3a38:	80 81       	ld	r24, Z
    3a3a:	48 2f       	mov	r20, r24
    3a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    3a3e:	28 2f       	mov	r18, r24
    3a40:	30 e0       	ldi	r19, 0x00	; 0
    3a42:	81 e0       	ldi	r24, 0x01	; 1
    3a44:	90 e0       	ldi	r25, 0x00	; 0
    3a46:	02 2e       	mov	r0, r18
    3a48:	02 c0       	rjmp	.+4      	; 0x3a4e <DIO_voidSetPinValue+0xd2>
    3a4a:	88 0f       	add	r24, r24
    3a4c:	99 1f       	adc	r25, r25
    3a4e:	0a 94       	dec	r0
    3a50:	e2 f7       	brpl	.-8      	; 0x3a4a <DIO_voidSetPinValue+0xce>
    3a52:	80 95       	com	r24
    3a54:	84 23       	and	r24, r20
    3a56:	8c 93       	st	X, r24
    3a58:	98 c0       	rjmp	.+304    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTC: CLR_BIT(PORTC_REG,Copy_u8PinId);
    3a5a:	a5 e3       	ldi	r26, 0x35	; 53
    3a5c:	b0 e0       	ldi	r27, 0x00	; 0
    3a5e:	e5 e3       	ldi	r30, 0x35	; 53
    3a60:	f0 e0       	ldi	r31, 0x00	; 0
    3a62:	80 81       	ld	r24, Z
    3a64:	48 2f       	mov	r20, r24
    3a66:	8a 81       	ldd	r24, Y+2	; 0x02
    3a68:	28 2f       	mov	r18, r24
    3a6a:	30 e0       	ldi	r19, 0x00	; 0
    3a6c:	81 e0       	ldi	r24, 0x01	; 1
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	02 2e       	mov	r0, r18
    3a72:	02 c0       	rjmp	.+4      	; 0x3a78 <DIO_voidSetPinValue+0xfc>
    3a74:	88 0f       	add	r24, r24
    3a76:	99 1f       	adc	r25, r25
    3a78:	0a 94       	dec	r0
    3a7a:	e2 f7       	brpl	.-8      	; 0x3a74 <DIO_voidSetPinValue+0xf8>
    3a7c:	80 95       	com	r24
    3a7e:	84 23       	and	r24, r20
    3a80:	8c 93       	st	X, r24
    3a82:	83 c0       	rjmp	.+262    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTD: CLR_BIT(PORTD_REG,Copy_u8PinId);
    3a84:	a2 e3       	ldi	r26, 0x32	; 50
    3a86:	b0 e0       	ldi	r27, 0x00	; 0
    3a88:	e2 e3       	ldi	r30, 0x32	; 50
    3a8a:	f0 e0       	ldi	r31, 0x00	; 0
    3a8c:	80 81       	ld	r24, Z
    3a8e:	48 2f       	mov	r20, r24
    3a90:	8a 81       	ldd	r24, Y+2	; 0x02
    3a92:	28 2f       	mov	r18, r24
    3a94:	30 e0       	ldi	r19, 0x00	; 0
    3a96:	81 e0       	ldi	r24, 0x01	; 1
    3a98:	90 e0       	ldi	r25, 0x00	; 0
    3a9a:	02 2e       	mov	r0, r18
    3a9c:	02 c0       	rjmp	.+4      	; 0x3aa2 <DIO_voidSetPinValue+0x126>
    3a9e:	88 0f       	add	r24, r24
    3aa0:	99 1f       	adc	r25, r25
    3aa2:	0a 94       	dec	r0
    3aa4:	e2 f7       	brpl	.-8      	; 0x3a9e <DIO_voidSetPinValue+0x122>
    3aa6:	80 95       	com	r24
    3aa8:	84 23       	and	r24, r20
    3aaa:	8c 93       	st	X, r24
    3aac:	6e c0       	rjmp	.+220    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            default:
                                        break;              
                        }
                        break;
            case HIGH:  switch(Copy_u8PortId)
    3aae:	89 81       	ldd	r24, Y+1	; 0x01
    3ab0:	28 2f       	mov	r18, r24
    3ab2:	30 e0       	ldi	r19, 0x00	; 0
    3ab4:	3d 83       	std	Y+5, r19	; 0x05
    3ab6:	2c 83       	std	Y+4, r18	; 0x04
    3ab8:	8c 81       	ldd	r24, Y+4	; 0x04
    3aba:	9d 81       	ldd	r25, Y+5	; 0x05
    3abc:	81 30       	cpi	r24, 0x01	; 1
    3abe:	91 05       	cpc	r25, r1
    3ac0:	49 f1       	breq	.+82     	; 0x3b14 <DIO_voidSetPinValue+0x198>
    3ac2:	2c 81       	ldd	r18, Y+4	; 0x04
    3ac4:	3d 81       	ldd	r19, Y+5	; 0x05
    3ac6:	22 30       	cpi	r18, 0x02	; 2
    3ac8:	31 05       	cpc	r19, r1
    3aca:	2c f4       	brge	.+10     	; 0x3ad6 <DIO_voidSetPinValue+0x15a>
    3acc:	8c 81       	ldd	r24, Y+4	; 0x04
    3ace:	9d 81       	ldd	r25, Y+5	; 0x05
    3ad0:	00 97       	sbiw	r24, 0x00	; 0
    3ad2:	61 f0       	breq	.+24     	; 0x3aec <DIO_voidSetPinValue+0x170>
    3ad4:	5a c0       	rjmp	.+180    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
    3ad6:	2c 81       	ldd	r18, Y+4	; 0x04
    3ad8:	3d 81       	ldd	r19, Y+5	; 0x05
    3ada:	22 30       	cpi	r18, 0x02	; 2
    3adc:	31 05       	cpc	r19, r1
    3ade:	71 f1       	breq	.+92     	; 0x3b3c <DIO_voidSetPinValue+0x1c0>
    3ae0:	8c 81       	ldd	r24, Y+4	; 0x04
    3ae2:	9d 81       	ldd	r25, Y+5	; 0x05
    3ae4:	83 30       	cpi	r24, 0x03	; 3
    3ae6:	91 05       	cpc	r25, r1
    3ae8:	e9 f1       	breq	.+122    	; 0x3b64 <DIO_voidSetPinValue+0x1e8>
    3aea:	4f c0       	rjmp	.+158    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                        {
                            case PORTA: /*Action*/
                                        SET_BIT(PORTA_REG,Copy_u8PinId);
    3aec:	ab e3       	ldi	r26, 0x3B	; 59
    3aee:	b0 e0       	ldi	r27, 0x00	; 0
    3af0:	eb e3       	ldi	r30, 0x3B	; 59
    3af2:	f0 e0       	ldi	r31, 0x00	; 0
    3af4:	80 81       	ld	r24, Z
    3af6:	48 2f       	mov	r20, r24
    3af8:	8a 81       	ldd	r24, Y+2	; 0x02
    3afa:	28 2f       	mov	r18, r24
    3afc:	30 e0       	ldi	r19, 0x00	; 0
    3afe:	81 e0       	ldi	r24, 0x01	; 1
    3b00:	90 e0       	ldi	r25, 0x00	; 0
    3b02:	02 2e       	mov	r0, r18
    3b04:	02 c0       	rjmp	.+4      	; 0x3b0a <DIO_voidSetPinValue+0x18e>
    3b06:	88 0f       	add	r24, r24
    3b08:	99 1f       	adc	r25, r25
    3b0a:	0a 94       	dec	r0
    3b0c:	e2 f7       	brpl	.-8      	; 0x3b06 <DIO_voidSetPinValue+0x18a>
    3b0e:	84 2b       	or	r24, r20
    3b10:	8c 93       	st	X, r24
    3b12:	3b c0       	rjmp	.+118    	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTB: SET_BIT(PORTB_REG,Copy_u8PinId);
    3b14:	a8 e3       	ldi	r26, 0x38	; 56
    3b16:	b0 e0       	ldi	r27, 0x00	; 0
    3b18:	e8 e3       	ldi	r30, 0x38	; 56
    3b1a:	f0 e0       	ldi	r31, 0x00	; 0
    3b1c:	80 81       	ld	r24, Z
    3b1e:	48 2f       	mov	r20, r24
    3b20:	8a 81       	ldd	r24, Y+2	; 0x02
    3b22:	28 2f       	mov	r18, r24
    3b24:	30 e0       	ldi	r19, 0x00	; 0
    3b26:	81 e0       	ldi	r24, 0x01	; 1
    3b28:	90 e0       	ldi	r25, 0x00	; 0
    3b2a:	02 2e       	mov	r0, r18
    3b2c:	02 c0       	rjmp	.+4      	; 0x3b32 <DIO_voidSetPinValue+0x1b6>
    3b2e:	88 0f       	add	r24, r24
    3b30:	99 1f       	adc	r25, r25
    3b32:	0a 94       	dec	r0
    3b34:	e2 f7       	brpl	.-8      	; 0x3b2e <DIO_voidSetPinValue+0x1b2>
    3b36:	84 2b       	or	r24, r20
    3b38:	8c 93       	st	X, r24
    3b3a:	27 c0       	rjmp	.+78     	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTC: SET_BIT(PORTC_REG,Copy_u8PinId);
    3b3c:	a5 e3       	ldi	r26, 0x35	; 53
    3b3e:	b0 e0       	ldi	r27, 0x00	; 0
    3b40:	e5 e3       	ldi	r30, 0x35	; 53
    3b42:	f0 e0       	ldi	r31, 0x00	; 0
    3b44:	80 81       	ld	r24, Z
    3b46:	48 2f       	mov	r20, r24
    3b48:	8a 81       	ldd	r24, Y+2	; 0x02
    3b4a:	28 2f       	mov	r18, r24
    3b4c:	30 e0       	ldi	r19, 0x00	; 0
    3b4e:	81 e0       	ldi	r24, 0x01	; 1
    3b50:	90 e0       	ldi	r25, 0x00	; 0
    3b52:	02 2e       	mov	r0, r18
    3b54:	02 c0       	rjmp	.+4      	; 0x3b5a <DIO_voidSetPinValue+0x1de>
    3b56:	88 0f       	add	r24, r24
    3b58:	99 1f       	adc	r25, r25
    3b5a:	0a 94       	dec	r0
    3b5c:	e2 f7       	brpl	.-8      	; 0x3b56 <DIO_voidSetPinValue+0x1da>
    3b5e:	84 2b       	or	r24, r20
    3b60:	8c 93       	st	X, r24
    3b62:	13 c0       	rjmp	.+38     	; 0x3b8a <DIO_voidSetPinValue+0x20e>
                                        break;
                            case PORTD: SET_BIT(PORTD_REG,Copy_u8PinId);
    3b64:	a2 e3       	ldi	r26, 0x32	; 50
    3b66:	b0 e0       	ldi	r27, 0x00	; 0
    3b68:	e2 e3       	ldi	r30, 0x32	; 50
    3b6a:	f0 e0       	ldi	r31, 0x00	; 0
    3b6c:	80 81       	ld	r24, Z
    3b6e:	48 2f       	mov	r20, r24
    3b70:	8a 81       	ldd	r24, Y+2	; 0x02
    3b72:	28 2f       	mov	r18, r24
    3b74:	30 e0       	ldi	r19, 0x00	; 0
    3b76:	81 e0       	ldi	r24, 0x01	; 1
    3b78:	90 e0       	ldi	r25, 0x00	; 0
    3b7a:	02 2e       	mov	r0, r18
    3b7c:	02 c0       	rjmp	.+4      	; 0x3b82 <DIO_voidSetPinValue+0x206>
    3b7e:	88 0f       	add	r24, r24
    3b80:	99 1f       	adc	r25, r25
    3b82:	0a 94       	dec	r0
    3b84:	e2 f7       	brpl	.-8      	; 0x3b7e <DIO_voidSetPinValue+0x202>
    3b86:	84 2b       	or	r24, r20
    3b88:	8c 93       	st	X, r24
                        break;
            default:    
                        break;
        }
    }
}
    3b8a:	29 96       	adiw	r28, 0x09	; 9
    3b8c:	0f b6       	in	r0, 0x3f	; 63
    3b8e:	f8 94       	cli
    3b90:	de bf       	out	0x3e, r29	; 62
    3b92:	0f be       	out	0x3f, r0	; 63
    3b94:	cd bf       	out	0x3d, r28	; 61
    3b96:	cf 91       	pop	r28
    3b98:	df 91       	pop	r29
    3b9a:	08 95       	ret

00003b9c <DIO_voidSetPinDirection>:
/*Copy_u8PinId: PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7    */
/*Copy_u8Direction: INPUT, OUTPUT                                 */
/*return: void                                                    */
/******************************************************************/
void DIO_voidSetPinDirection(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8Direction)
{
    3b9c:	df 93       	push	r29
    3b9e:	cf 93       	push	r28
    3ba0:	cd b7       	in	r28, 0x3d	; 61
    3ba2:	de b7       	in	r29, 0x3e	; 62
    3ba4:	29 97       	sbiw	r28, 0x09	; 9
    3ba6:	0f b6       	in	r0, 0x3f	; 63
    3ba8:	f8 94       	cli
    3baa:	de bf       	out	0x3e, r29	; 62
    3bac:	0f be       	out	0x3f, r0	; 63
    3bae:	cd bf       	out	0x3d, r28	; 61
    3bb0:	89 83       	std	Y+1, r24	; 0x01
    3bb2:	6a 83       	std	Y+2, r22	; 0x02
    3bb4:	4b 83       	std	Y+3, r20	; 0x03
    /*i/p validation*/
    if(Copy_u8PortId > PORTD || Copy_u8PinId > PIN7)
    3bb6:	89 81       	ldd	r24, Y+1	; 0x01
    3bb8:	84 30       	cpi	r24, 0x04	; 4
    3bba:	08 f0       	brcs	.+2      	; 0x3bbe <DIO_voidSetPinDirection+0x22>
    3bbc:	f6 c0       	rjmp	.+492    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
    3bbe:	8a 81       	ldd	r24, Y+2	; 0x02
    3bc0:	88 30       	cpi	r24, 0x08	; 8
    3bc2:	08 f0       	brcs	.+2      	; 0x3bc6 <DIO_voidSetPinDirection+0x2a>
    3bc4:	f2 c0       	rjmp	.+484    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
    {
        //Do Nothing
    }
    else
    {
        switch(Copy_u8Direction)
    3bc6:	8b 81       	ldd	r24, Y+3	; 0x03
    3bc8:	28 2f       	mov	r18, r24
    3bca:	30 e0       	ldi	r19, 0x00	; 0
    3bcc:	39 87       	std	Y+9, r19	; 0x09
    3bce:	28 87       	std	Y+8, r18	; 0x08
    3bd0:	88 85       	ldd	r24, Y+8	; 0x08
    3bd2:	99 85       	ldd	r25, Y+9	; 0x09
    3bd4:	00 97       	sbiw	r24, 0x00	; 0
    3bd6:	39 f0       	breq	.+14     	; 0x3be6 <DIO_voidSetPinDirection+0x4a>
    3bd8:	28 85       	ldd	r18, Y+8	; 0x08
    3bda:	39 85       	ldd	r19, Y+9	; 0x09
    3bdc:	21 30       	cpi	r18, 0x01	; 1
    3bde:	31 05       	cpc	r19, r1
    3be0:	09 f4       	brne	.+2      	; 0x3be4 <DIO_voidSetPinDirection+0x48>
    3be2:	75 c0       	rjmp	.+234    	; 0x3cce <DIO_voidSetPinDirection+0x132>
    3be4:	e2 c0       	rjmp	.+452    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
        {
            case INPUT:   switch(Copy_u8PortId)
    3be6:	89 81       	ldd	r24, Y+1	; 0x01
    3be8:	28 2f       	mov	r18, r24
    3bea:	30 e0       	ldi	r19, 0x00	; 0
    3bec:	3f 83       	std	Y+7, r19	; 0x07
    3bee:	2e 83       	std	Y+6, r18	; 0x06
    3bf0:	8e 81       	ldd	r24, Y+6	; 0x06
    3bf2:	9f 81       	ldd	r25, Y+7	; 0x07
    3bf4:	81 30       	cpi	r24, 0x01	; 1
    3bf6:	91 05       	cpc	r25, r1
    3bf8:	59 f1       	breq	.+86     	; 0x3c50 <DIO_voidSetPinDirection+0xb4>
    3bfa:	2e 81       	ldd	r18, Y+6	; 0x06
    3bfc:	3f 81       	ldd	r19, Y+7	; 0x07
    3bfe:	22 30       	cpi	r18, 0x02	; 2
    3c00:	31 05       	cpc	r19, r1
    3c02:	2c f4       	brge	.+10     	; 0x3c0e <DIO_voidSetPinDirection+0x72>
    3c04:	8e 81       	ldd	r24, Y+6	; 0x06
    3c06:	9f 81       	ldd	r25, Y+7	; 0x07
    3c08:	00 97       	sbiw	r24, 0x00	; 0
    3c0a:	69 f0       	breq	.+26     	; 0x3c26 <DIO_voidSetPinDirection+0x8a>
    3c0c:	ce c0       	rjmp	.+412    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
    3c0e:	2e 81       	ldd	r18, Y+6	; 0x06
    3c10:	3f 81       	ldd	r19, Y+7	; 0x07
    3c12:	22 30       	cpi	r18, 0x02	; 2
    3c14:	31 05       	cpc	r19, r1
    3c16:	89 f1       	breq	.+98     	; 0x3c7a <DIO_voidSetPinDirection+0xde>
    3c18:	8e 81       	ldd	r24, Y+6	; 0x06
    3c1a:	9f 81       	ldd	r25, Y+7	; 0x07
    3c1c:	83 30       	cpi	r24, 0x03	; 3
    3c1e:	91 05       	cpc	r25, r1
    3c20:	09 f4       	brne	.+2      	; 0x3c24 <DIO_voidSetPinDirection+0x88>
    3c22:	40 c0       	rjmp	.+128    	; 0x3ca4 <DIO_voidSetPinDirection+0x108>
    3c24:	c2 c0       	rjmp	.+388    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                        {
                            case PORTA: /*Action*/
                                        CLR_BIT(DDRA_REG,Copy_u8PinId);
    3c26:	aa e3       	ldi	r26, 0x3A	; 58
    3c28:	b0 e0       	ldi	r27, 0x00	; 0
    3c2a:	ea e3       	ldi	r30, 0x3A	; 58
    3c2c:	f0 e0       	ldi	r31, 0x00	; 0
    3c2e:	80 81       	ld	r24, Z
    3c30:	48 2f       	mov	r20, r24
    3c32:	8a 81       	ldd	r24, Y+2	; 0x02
    3c34:	28 2f       	mov	r18, r24
    3c36:	30 e0       	ldi	r19, 0x00	; 0
    3c38:	81 e0       	ldi	r24, 0x01	; 1
    3c3a:	90 e0       	ldi	r25, 0x00	; 0
    3c3c:	02 2e       	mov	r0, r18
    3c3e:	02 c0       	rjmp	.+4      	; 0x3c44 <DIO_voidSetPinDirection+0xa8>
    3c40:	88 0f       	add	r24, r24
    3c42:	99 1f       	adc	r25, r25
    3c44:	0a 94       	dec	r0
    3c46:	e2 f7       	brpl	.-8      	; 0x3c40 <DIO_voidSetPinDirection+0xa4>
    3c48:	80 95       	com	r24
    3c4a:	84 23       	and	r24, r20
    3c4c:	8c 93       	st	X, r24
    3c4e:	ad c0       	rjmp	.+346    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTB: CLR_BIT(DDRB_REG,Copy_u8PinId);
    3c50:	a7 e3       	ldi	r26, 0x37	; 55
    3c52:	b0 e0       	ldi	r27, 0x00	; 0
    3c54:	e7 e3       	ldi	r30, 0x37	; 55
    3c56:	f0 e0       	ldi	r31, 0x00	; 0
    3c58:	80 81       	ld	r24, Z
    3c5a:	48 2f       	mov	r20, r24
    3c5c:	8a 81       	ldd	r24, Y+2	; 0x02
    3c5e:	28 2f       	mov	r18, r24
    3c60:	30 e0       	ldi	r19, 0x00	; 0
    3c62:	81 e0       	ldi	r24, 0x01	; 1
    3c64:	90 e0       	ldi	r25, 0x00	; 0
    3c66:	02 2e       	mov	r0, r18
    3c68:	02 c0       	rjmp	.+4      	; 0x3c6e <DIO_voidSetPinDirection+0xd2>
    3c6a:	88 0f       	add	r24, r24
    3c6c:	99 1f       	adc	r25, r25
    3c6e:	0a 94       	dec	r0
    3c70:	e2 f7       	brpl	.-8      	; 0x3c6a <DIO_voidSetPinDirection+0xce>
    3c72:	80 95       	com	r24
    3c74:	84 23       	and	r24, r20
    3c76:	8c 93       	st	X, r24
    3c78:	98 c0       	rjmp	.+304    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTC: CLR_BIT(DDRC_REG,Copy_u8PinId);
    3c7a:	a4 e3       	ldi	r26, 0x34	; 52
    3c7c:	b0 e0       	ldi	r27, 0x00	; 0
    3c7e:	e4 e3       	ldi	r30, 0x34	; 52
    3c80:	f0 e0       	ldi	r31, 0x00	; 0
    3c82:	80 81       	ld	r24, Z
    3c84:	48 2f       	mov	r20, r24
    3c86:	8a 81       	ldd	r24, Y+2	; 0x02
    3c88:	28 2f       	mov	r18, r24
    3c8a:	30 e0       	ldi	r19, 0x00	; 0
    3c8c:	81 e0       	ldi	r24, 0x01	; 1
    3c8e:	90 e0       	ldi	r25, 0x00	; 0
    3c90:	02 2e       	mov	r0, r18
    3c92:	02 c0       	rjmp	.+4      	; 0x3c98 <DIO_voidSetPinDirection+0xfc>
    3c94:	88 0f       	add	r24, r24
    3c96:	99 1f       	adc	r25, r25
    3c98:	0a 94       	dec	r0
    3c9a:	e2 f7       	brpl	.-8      	; 0x3c94 <DIO_voidSetPinDirection+0xf8>
    3c9c:	80 95       	com	r24
    3c9e:	84 23       	and	r24, r20
    3ca0:	8c 93       	st	X, r24
    3ca2:	83 c0       	rjmp	.+262    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTD: CLR_BIT(DDRD_REG,Copy_u8PinId);
    3ca4:	a1 e3       	ldi	r26, 0x31	; 49
    3ca6:	b0 e0       	ldi	r27, 0x00	; 0
    3ca8:	e1 e3       	ldi	r30, 0x31	; 49
    3caa:	f0 e0       	ldi	r31, 0x00	; 0
    3cac:	80 81       	ld	r24, Z
    3cae:	48 2f       	mov	r20, r24
    3cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    3cb2:	28 2f       	mov	r18, r24
    3cb4:	30 e0       	ldi	r19, 0x00	; 0
    3cb6:	81 e0       	ldi	r24, 0x01	; 1
    3cb8:	90 e0       	ldi	r25, 0x00	; 0
    3cba:	02 2e       	mov	r0, r18
    3cbc:	02 c0       	rjmp	.+4      	; 0x3cc2 <DIO_voidSetPinDirection+0x126>
    3cbe:	88 0f       	add	r24, r24
    3cc0:	99 1f       	adc	r25, r25
    3cc2:	0a 94       	dec	r0
    3cc4:	e2 f7       	brpl	.-8      	; 0x3cbe <DIO_voidSetPinDirection+0x122>
    3cc6:	80 95       	com	r24
    3cc8:	84 23       	and	r24, r20
    3cca:	8c 93       	st	X, r24
    3ccc:	6e c0       	rjmp	.+220    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            default:
                                        break;              
                        }
                        break;
            case OUTPUT:  switch(Copy_u8PortId)
    3cce:	89 81       	ldd	r24, Y+1	; 0x01
    3cd0:	28 2f       	mov	r18, r24
    3cd2:	30 e0       	ldi	r19, 0x00	; 0
    3cd4:	3d 83       	std	Y+5, r19	; 0x05
    3cd6:	2c 83       	std	Y+4, r18	; 0x04
    3cd8:	8c 81       	ldd	r24, Y+4	; 0x04
    3cda:	9d 81       	ldd	r25, Y+5	; 0x05
    3cdc:	81 30       	cpi	r24, 0x01	; 1
    3cde:	91 05       	cpc	r25, r1
    3ce0:	49 f1       	breq	.+82     	; 0x3d34 <DIO_voidSetPinDirection+0x198>
    3ce2:	2c 81       	ldd	r18, Y+4	; 0x04
    3ce4:	3d 81       	ldd	r19, Y+5	; 0x05
    3ce6:	22 30       	cpi	r18, 0x02	; 2
    3ce8:	31 05       	cpc	r19, r1
    3cea:	2c f4       	brge	.+10     	; 0x3cf6 <DIO_voidSetPinDirection+0x15a>
    3cec:	8c 81       	ldd	r24, Y+4	; 0x04
    3cee:	9d 81       	ldd	r25, Y+5	; 0x05
    3cf0:	00 97       	sbiw	r24, 0x00	; 0
    3cf2:	61 f0       	breq	.+24     	; 0x3d0c <DIO_voidSetPinDirection+0x170>
    3cf4:	5a c0       	rjmp	.+180    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
    3cf6:	2c 81       	ldd	r18, Y+4	; 0x04
    3cf8:	3d 81       	ldd	r19, Y+5	; 0x05
    3cfa:	22 30       	cpi	r18, 0x02	; 2
    3cfc:	31 05       	cpc	r19, r1
    3cfe:	71 f1       	breq	.+92     	; 0x3d5c <DIO_voidSetPinDirection+0x1c0>
    3d00:	8c 81       	ldd	r24, Y+4	; 0x04
    3d02:	9d 81       	ldd	r25, Y+5	; 0x05
    3d04:	83 30       	cpi	r24, 0x03	; 3
    3d06:	91 05       	cpc	r25, r1
    3d08:	e9 f1       	breq	.+122    	; 0x3d84 <DIO_voidSetPinDirection+0x1e8>
    3d0a:	4f c0       	rjmp	.+158    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                        {
                            case PORTA: /*Action*/
                                        SET_BIT(DDRA_REG,Copy_u8PinId);
    3d0c:	aa e3       	ldi	r26, 0x3A	; 58
    3d0e:	b0 e0       	ldi	r27, 0x00	; 0
    3d10:	ea e3       	ldi	r30, 0x3A	; 58
    3d12:	f0 e0       	ldi	r31, 0x00	; 0
    3d14:	80 81       	ld	r24, Z
    3d16:	48 2f       	mov	r20, r24
    3d18:	8a 81       	ldd	r24, Y+2	; 0x02
    3d1a:	28 2f       	mov	r18, r24
    3d1c:	30 e0       	ldi	r19, 0x00	; 0
    3d1e:	81 e0       	ldi	r24, 0x01	; 1
    3d20:	90 e0       	ldi	r25, 0x00	; 0
    3d22:	02 2e       	mov	r0, r18
    3d24:	02 c0       	rjmp	.+4      	; 0x3d2a <DIO_voidSetPinDirection+0x18e>
    3d26:	88 0f       	add	r24, r24
    3d28:	99 1f       	adc	r25, r25
    3d2a:	0a 94       	dec	r0
    3d2c:	e2 f7       	brpl	.-8      	; 0x3d26 <DIO_voidSetPinDirection+0x18a>
    3d2e:	84 2b       	or	r24, r20
    3d30:	8c 93       	st	X, r24
    3d32:	3b c0       	rjmp	.+118    	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTB: SET_BIT(DDRB_REG,Copy_u8PinId);
    3d34:	a7 e3       	ldi	r26, 0x37	; 55
    3d36:	b0 e0       	ldi	r27, 0x00	; 0
    3d38:	e7 e3       	ldi	r30, 0x37	; 55
    3d3a:	f0 e0       	ldi	r31, 0x00	; 0
    3d3c:	80 81       	ld	r24, Z
    3d3e:	48 2f       	mov	r20, r24
    3d40:	8a 81       	ldd	r24, Y+2	; 0x02
    3d42:	28 2f       	mov	r18, r24
    3d44:	30 e0       	ldi	r19, 0x00	; 0
    3d46:	81 e0       	ldi	r24, 0x01	; 1
    3d48:	90 e0       	ldi	r25, 0x00	; 0
    3d4a:	02 2e       	mov	r0, r18
    3d4c:	02 c0       	rjmp	.+4      	; 0x3d52 <DIO_voidSetPinDirection+0x1b6>
    3d4e:	88 0f       	add	r24, r24
    3d50:	99 1f       	adc	r25, r25
    3d52:	0a 94       	dec	r0
    3d54:	e2 f7       	brpl	.-8      	; 0x3d4e <DIO_voidSetPinDirection+0x1b2>
    3d56:	84 2b       	or	r24, r20
    3d58:	8c 93       	st	X, r24
    3d5a:	27 c0       	rjmp	.+78     	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTC: SET_BIT(DDRC_REG,Copy_u8PinId);
    3d5c:	a4 e3       	ldi	r26, 0x34	; 52
    3d5e:	b0 e0       	ldi	r27, 0x00	; 0
    3d60:	e4 e3       	ldi	r30, 0x34	; 52
    3d62:	f0 e0       	ldi	r31, 0x00	; 0
    3d64:	80 81       	ld	r24, Z
    3d66:	48 2f       	mov	r20, r24
    3d68:	8a 81       	ldd	r24, Y+2	; 0x02
    3d6a:	28 2f       	mov	r18, r24
    3d6c:	30 e0       	ldi	r19, 0x00	; 0
    3d6e:	81 e0       	ldi	r24, 0x01	; 1
    3d70:	90 e0       	ldi	r25, 0x00	; 0
    3d72:	02 2e       	mov	r0, r18
    3d74:	02 c0       	rjmp	.+4      	; 0x3d7a <DIO_voidSetPinDirection+0x1de>
    3d76:	88 0f       	add	r24, r24
    3d78:	99 1f       	adc	r25, r25
    3d7a:	0a 94       	dec	r0
    3d7c:	e2 f7       	brpl	.-8      	; 0x3d76 <DIO_voidSetPinDirection+0x1da>
    3d7e:	84 2b       	or	r24, r20
    3d80:	8c 93       	st	X, r24
    3d82:	13 c0       	rjmp	.+38     	; 0x3daa <DIO_voidSetPinDirection+0x20e>
                                        break;
                            case PORTD: SET_BIT(DDRD_REG,Copy_u8PinId);
    3d84:	a1 e3       	ldi	r26, 0x31	; 49
    3d86:	b0 e0       	ldi	r27, 0x00	; 0
    3d88:	e1 e3       	ldi	r30, 0x31	; 49
    3d8a:	f0 e0       	ldi	r31, 0x00	; 0
    3d8c:	80 81       	ld	r24, Z
    3d8e:	48 2f       	mov	r20, r24
    3d90:	8a 81       	ldd	r24, Y+2	; 0x02
    3d92:	28 2f       	mov	r18, r24
    3d94:	30 e0       	ldi	r19, 0x00	; 0
    3d96:	81 e0       	ldi	r24, 0x01	; 1
    3d98:	90 e0       	ldi	r25, 0x00	; 0
    3d9a:	02 2e       	mov	r0, r18
    3d9c:	02 c0       	rjmp	.+4      	; 0x3da2 <DIO_voidSetPinDirection+0x206>
    3d9e:	88 0f       	add	r24, r24
    3da0:	99 1f       	adc	r25, r25
    3da2:	0a 94       	dec	r0
    3da4:	e2 f7       	brpl	.-8      	; 0x3d9e <DIO_voidSetPinDirection+0x202>
    3da6:	84 2b       	or	r24, r20
    3da8:	8c 93       	st	X, r24
                        break;
            default:    
                        break;
        }
    }
}
    3daa:	29 96       	adiw	r28, 0x09	; 9
    3dac:	0f b6       	in	r0, 0x3f	; 63
    3dae:	f8 94       	cli
    3db0:	de bf       	out	0x3e, r29	; 62
    3db2:	0f be       	out	0x3f, r0	; 63
    3db4:	cd bf       	out	0x3d, r28	; 61
    3db6:	cf 91       	pop	r28
    3db8:	df 91       	pop	r29
    3dba:	08 95       	ret

00003dbc <DIO_u8GetPinValue>:
/*i/p arguments: Copy_u8PortId options: PORTA, PORTB, PORTC, PORTD*/
/*Copy_u8PinId: PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7    */
/*return: unsigned char                                           */
/******************************************************************/
u8   DIO_u8GetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId)
{
    3dbc:	df 93       	push	r29
    3dbe:	cf 93       	push	r28
    3dc0:	00 d0       	rcall	.+0      	; 0x3dc2 <DIO_u8GetPinValue+0x6>
    3dc2:	00 d0       	rcall	.+0      	; 0x3dc4 <DIO_u8GetPinValue+0x8>
    3dc4:	0f 92       	push	r0
    3dc6:	cd b7       	in	r28, 0x3d	; 61
    3dc8:	de b7       	in	r29, 0x3e	; 62
    3dca:	8a 83       	std	Y+2, r24	; 0x02
    3dcc:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8Variable;
    switch(Copy_u8PortId)
    3dce:	8a 81       	ldd	r24, Y+2	; 0x02
    3dd0:	28 2f       	mov	r18, r24
    3dd2:	30 e0       	ldi	r19, 0x00	; 0
    3dd4:	3d 83       	std	Y+5, r19	; 0x05
    3dd6:	2c 83       	std	Y+4, r18	; 0x04
    3dd8:	4c 81       	ldd	r20, Y+4	; 0x04
    3dda:	5d 81       	ldd	r21, Y+5	; 0x05
    3ddc:	41 30       	cpi	r20, 0x01	; 1
    3dde:	51 05       	cpc	r21, r1
    3de0:	41 f1       	breq	.+80     	; 0x3e32 <DIO_u8GetPinValue+0x76>
    3de2:	8c 81       	ldd	r24, Y+4	; 0x04
    3de4:	9d 81       	ldd	r25, Y+5	; 0x05
    3de6:	82 30       	cpi	r24, 0x02	; 2
    3de8:	91 05       	cpc	r25, r1
    3dea:	34 f4       	brge	.+12     	; 0x3df8 <DIO_u8GetPinValue+0x3c>
    3dec:	2c 81       	ldd	r18, Y+4	; 0x04
    3dee:	3d 81       	ldd	r19, Y+5	; 0x05
    3df0:	21 15       	cp	r18, r1
    3df2:	31 05       	cpc	r19, r1
    3df4:	61 f0       	breq	.+24     	; 0x3e0e <DIO_u8GetPinValue+0x52>
    3df6:	52 c0       	rjmp	.+164    	; 0x3e9c <DIO_u8GetPinValue+0xe0>
    3df8:	4c 81       	ldd	r20, Y+4	; 0x04
    3dfa:	5d 81       	ldd	r21, Y+5	; 0x05
    3dfc:	42 30       	cpi	r20, 0x02	; 2
    3dfe:	51 05       	cpc	r21, r1
    3e00:	51 f1       	breq	.+84     	; 0x3e56 <DIO_u8GetPinValue+0x9a>
    3e02:	8c 81       	ldd	r24, Y+4	; 0x04
    3e04:	9d 81       	ldd	r25, Y+5	; 0x05
    3e06:	83 30       	cpi	r24, 0x03	; 3
    3e08:	91 05       	cpc	r25, r1
    3e0a:	b9 f1       	breq	.+110    	; 0x3e7a <DIO_u8GetPinValue+0xbe>
    3e0c:	47 c0       	rjmp	.+142    	; 0x3e9c <DIO_u8GetPinValue+0xe0>
    {
        case PORTA: Local_u8Variable = GET_BIT(PINA_REG, Copy_u8PinId);
    3e0e:	e9 e3       	ldi	r30, 0x39	; 57
    3e10:	f0 e0       	ldi	r31, 0x00	; 0
    3e12:	80 81       	ld	r24, Z
    3e14:	28 2f       	mov	r18, r24
    3e16:	30 e0       	ldi	r19, 0x00	; 0
    3e18:	8b 81       	ldd	r24, Y+3	; 0x03
    3e1a:	88 2f       	mov	r24, r24
    3e1c:	90 e0       	ldi	r25, 0x00	; 0
    3e1e:	a9 01       	movw	r20, r18
    3e20:	02 c0       	rjmp	.+4      	; 0x3e26 <DIO_u8GetPinValue+0x6a>
    3e22:	55 95       	asr	r21
    3e24:	47 95       	ror	r20
    3e26:	8a 95       	dec	r24
    3e28:	e2 f7       	brpl	.-8      	; 0x3e22 <DIO_u8GetPinValue+0x66>
    3e2a:	ca 01       	movw	r24, r20
    3e2c:	81 70       	andi	r24, 0x01	; 1
    3e2e:	89 83       	std	Y+1, r24	; 0x01
    3e30:	35 c0       	rjmp	.+106    	; 0x3e9c <DIO_u8GetPinValue+0xe0>
                    break;
        case PORTB: Local_u8Variable = GET_BIT(PINB_REG, Copy_u8PinId);
    3e32:	e6 e3       	ldi	r30, 0x36	; 54
    3e34:	f0 e0       	ldi	r31, 0x00	; 0
    3e36:	80 81       	ld	r24, Z
    3e38:	28 2f       	mov	r18, r24
    3e3a:	30 e0       	ldi	r19, 0x00	; 0
    3e3c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e3e:	88 2f       	mov	r24, r24
    3e40:	90 e0       	ldi	r25, 0x00	; 0
    3e42:	a9 01       	movw	r20, r18
    3e44:	02 c0       	rjmp	.+4      	; 0x3e4a <DIO_u8GetPinValue+0x8e>
    3e46:	55 95       	asr	r21
    3e48:	47 95       	ror	r20
    3e4a:	8a 95       	dec	r24
    3e4c:	e2 f7       	brpl	.-8      	; 0x3e46 <DIO_u8GetPinValue+0x8a>
    3e4e:	ca 01       	movw	r24, r20
    3e50:	81 70       	andi	r24, 0x01	; 1
    3e52:	89 83       	std	Y+1, r24	; 0x01
    3e54:	23 c0       	rjmp	.+70     	; 0x3e9c <DIO_u8GetPinValue+0xe0>
                    break;
        case PORTC: Local_u8Variable = GET_BIT(PINC_REG, Copy_u8PinId);
    3e56:	e3 e3       	ldi	r30, 0x33	; 51
    3e58:	f0 e0       	ldi	r31, 0x00	; 0
    3e5a:	80 81       	ld	r24, Z
    3e5c:	28 2f       	mov	r18, r24
    3e5e:	30 e0       	ldi	r19, 0x00	; 0
    3e60:	8b 81       	ldd	r24, Y+3	; 0x03
    3e62:	88 2f       	mov	r24, r24
    3e64:	90 e0       	ldi	r25, 0x00	; 0
    3e66:	a9 01       	movw	r20, r18
    3e68:	02 c0       	rjmp	.+4      	; 0x3e6e <DIO_u8GetPinValue+0xb2>
    3e6a:	55 95       	asr	r21
    3e6c:	47 95       	ror	r20
    3e6e:	8a 95       	dec	r24
    3e70:	e2 f7       	brpl	.-8      	; 0x3e6a <DIO_u8GetPinValue+0xae>
    3e72:	ca 01       	movw	r24, r20
    3e74:	81 70       	andi	r24, 0x01	; 1
    3e76:	89 83       	std	Y+1, r24	; 0x01
    3e78:	11 c0       	rjmp	.+34     	; 0x3e9c <DIO_u8GetPinValue+0xe0>
                    break;
        case PORTD: Local_u8Variable = GET_BIT(PIND_REG, Copy_u8PinId);
    3e7a:	e0 e3       	ldi	r30, 0x30	; 48
    3e7c:	f0 e0       	ldi	r31, 0x00	; 0
    3e7e:	80 81       	ld	r24, Z
    3e80:	28 2f       	mov	r18, r24
    3e82:	30 e0       	ldi	r19, 0x00	; 0
    3e84:	8b 81       	ldd	r24, Y+3	; 0x03
    3e86:	88 2f       	mov	r24, r24
    3e88:	90 e0       	ldi	r25, 0x00	; 0
    3e8a:	a9 01       	movw	r20, r18
    3e8c:	02 c0       	rjmp	.+4      	; 0x3e92 <DIO_u8GetPinValue+0xd6>
    3e8e:	55 95       	asr	r21
    3e90:	47 95       	ror	r20
    3e92:	8a 95       	dec	r24
    3e94:	e2 f7       	brpl	.-8      	; 0x3e8e <DIO_u8GetPinValue+0xd2>
    3e96:	ca 01       	movw	r24, r20
    3e98:	81 70       	andi	r24, 0x01	; 1
    3e9a:	89 83       	std	Y+1, r24	; 0x01
                    break;
        default:    
                    break;
    }
    return Local_u8Variable;
    3e9c:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e9e:	0f 90       	pop	r0
    3ea0:	0f 90       	pop	r0
    3ea2:	0f 90       	pop	r0
    3ea4:	0f 90       	pop	r0
    3ea6:	0f 90       	pop	r0
    3ea8:	cf 91       	pop	r28
    3eaa:	df 91       	pop	r29
    3eac:	08 95       	ret

00003eae <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 Copy_u8PortId, u8 Copy_u8Value)
{
    3eae:	df 93       	push	r29
    3eb0:	cf 93       	push	r28
    3eb2:	00 d0       	rcall	.+0      	; 0x3eb4 <DIO_voidSetPortValue+0x6>
    3eb4:	00 d0       	rcall	.+0      	; 0x3eb6 <DIO_voidSetPortValue+0x8>
    3eb6:	cd b7       	in	r28, 0x3d	; 61
    3eb8:	de b7       	in	r29, 0x3e	; 62
    3eba:	89 83       	std	Y+1, r24	; 0x01
    3ebc:	6a 83       	std	Y+2, r22	; 0x02
    switch(Copy_u8PortId)
    3ebe:	89 81       	ldd	r24, Y+1	; 0x01
    3ec0:	28 2f       	mov	r18, r24
    3ec2:	30 e0       	ldi	r19, 0x00	; 0
    3ec4:	3c 83       	std	Y+4, r19	; 0x04
    3ec6:	2b 83       	std	Y+3, r18	; 0x03
    3ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    3eca:	9c 81       	ldd	r25, Y+4	; 0x04
    3ecc:	81 30       	cpi	r24, 0x01	; 1
    3ece:	91 05       	cpc	r25, r1
    3ed0:	d1 f0       	breq	.+52     	; 0x3f06 <DIO_voidSetPortValue+0x58>
    3ed2:	2b 81       	ldd	r18, Y+3	; 0x03
    3ed4:	3c 81       	ldd	r19, Y+4	; 0x04
    3ed6:	22 30       	cpi	r18, 0x02	; 2
    3ed8:	31 05       	cpc	r19, r1
    3eda:	2c f4       	brge	.+10     	; 0x3ee6 <DIO_voidSetPortValue+0x38>
    3edc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ede:	9c 81       	ldd	r25, Y+4	; 0x04
    3ee0:	00 97       	sbiw	r24, 0x00	; 0
    3ee2:	61 f0       	breq	.+24     	; 0x3efc <DIO_voidSetPortValue+0x4e>
    3ee4:	1e c0       	rjmp	.+60     	; 0x3f22 <DIO_voidSetPortValue+0x74>
    3ee6:	2b 81       	ldd	r18, Y+3	; 0x03
    3ee8:	3c 81       	ldd	r19, Y+4	; 0x04
    3eea:	22 30       	cpi	r18, 0x02	; 2
    3eec:	31 05       	cpc	r19, r1
    3eee:	81 f0       	breq	.+32     	; 0x3f10 <DIO_voidSetPortValue+0x62>
    3ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ef2:	9c 81       	ldd	r25, Y+4	; 0x04
    3ef4:	83 30       	cpi	r24, 0x03	; 3
    3ef6:	91 05       	cpc	r25, r1
    3ef8:	81 f0       	breq	.+32     	; 0x3f1a <DIO_voidSetPortValue+0x6c>
    3efa:	13 c0       	rjmp	.+38     	; 0x3f22 <DIO_voidSetPortValue+0x74>
    {
        case PORTA: PORTA_REG = Copy_u8Value;
    3efc:	eb e3       	ldi	r30, 0x3B	; 59
    3efe:	f0 e0       	ldi	r31, 0x00	; 0
    3f00:	8a 81       	ldd	r24, Y+2	; 0x02
    3f02:	80 83       	st	Z, r24
    3f04:	0e c0       	rjmp	.+28     	; 0x3f22 <DIO_voidSetPortValue+0x74>
                    break;

        case PORTB: PORTB_REG = Copy_u8Value;
    3f06:	e8 e3       	ldi	r30, 0x38	; 56
    3f08:	f0 e0       	ldi	r31, 0x00	; 0
    3f0a:	8a 81       	ldd	r24, Y+2	; 0x02
    3f0c:	80 83       	st	Z, r24
    3f0e:	09 c0       	rjmp	.+18     	; 0x3f22 <DIO_voidSetPortValue+0x74>
                    break;

        case PORTC: PORTC_REG = Copy_u8Value;
    3f10:	e5 e3       	ldi	r30, 0x35	; 53
    3f12:	f0 e0       	ldi	r31, 0x00	; 0
    3f14:	8a 81       	ldd	r24, Y+2	; 0x02
    3f16:	80 83       	st	Z, r24
    3f18:	04 c0       	rjmp	.+8      	; 0x3f22 <DIO_voidSetPortValue+0x74>
                    break;

        case PORTD: PORTD_REG = Copy_u8Value;
    3f1a:	e2 e3       	ldi	r30, 0x32	; 50
    3f1c:	f0 e0       	ldi	r31, 0x00	; 0
    3f1e:	8a 81       	ldd	r24, Y+2	; 0x02
    3f20:	80 83       	st	Z, r24
                    break;
        default:
                    break;
    }
}
    3f22:	0f 90       	pop	r0
    3f24:	0f 90       	pop	r0
    3f26:	0f 90       	pop	r0
    3f28:	0f 90       	pop	r0
    3f2a:	cf 91       	pop	r28
    3f2c:	df 91       	pop	r29
    3f2e:	08 95       	ret

00003f30 <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection(u8 Copy_u8PortId, u8 Copy_u8Direction)
{
    3f30:	df 93       	push	r29
    3f32:	cf 93       	push	r28
    3f34:	cd b7       	in	r28, 0x3d	; 61
    3f36:	de b7       	in	r29, 0x3e	; 62
    3f38:	28 97       	sbiw	r28, 0x08	; 8
    3f3a:	0f b6       	in	r0, 0x3f	; 63
    3f3c:	f8 94       	cli
    3f3e:	de bf       	out	0x3e, r29	; 62
    3f40:	0f be       	out	0x3f, r0	; 63
    3f42:	cd bf       	out	0x3d, r28	; 61
    3f44:	89 83       	std	Y+1, r24	; 0x01
    3f46:	6a 83       	std	Y+2, r22	; 0x02
    switch(Copy_u8Direction)
    3f48:	8a 81       	ldd	r24, Y+2	; 0x02
    3f4a:	28 2f       	mov	r18, r24
    3f4c:	30 e0       	ldi	r19, 0x00	; 0
    3f4e:	38 87       	std	Y+8, r19	; 0x08
    3f50:	2f 83       	std	Y+7, r18	; 0x07
    3f52:	8f 81       	ldd	r24, Y+7	; 0x07
    3f54:	98 85       	ldd	r25, Y+8	; 0x08
    3f56:	00 97       	sbiw	r24, 0x00	; 0
    3f58:	c9 f1       	breq	.+114    	; 0x3fcc <DIO_voidSetPortDirection+0x9c>
    3f5a:	2f 81       	ldd	r18, Y+7	; 0x07
    3f5c:	38 85       	ldd	r19, Y+8	; 0x08
    3f5e:	21 30       	cpi	r18, 0x01	; 1
    3f60:	31 05       	cpc	r19, r1
    3f62:	09 f0       	breq	.+2      	; 0x3f66 <DIO_voidSetPortDirection+0x36>
    3f64:	61 c0       	rjmp	.+194    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
    {
        case OUTPUT:    
                        switch(Copy_u8PortId)
    3f66:	89 81       	ldd	r24, Y+1	; 0x01
    3f68:	28 2f       	mov	r18, r24
    3f6a:	30 e0       	ldi	r19, 0x00	; 0
    3f6c:	3e 83       	std	Y+6, r19	; 0x06
    3f6e:	2d 83       	std	Y+5, r18	; 0x05
    3f70:	8d 81       	ldd	r24, Y+5	; 0x05
    3f72:	9e 81       	ldd	r25, Y+6	; 0x06
    3f74:	81 30       	cpi	r24, 0x01	; 1
    3f76:	91 05       	cpc	r25, r1
    3f78:	d1 f0       	breq	.+52     	; 0x3fae <DIO_voidSetPortDirection+0x7e>
    3f7a:	2d 81       	ldd	r18, Y+5	; 0x05
    3f7c:	3e 81       	ldd	r19, Y+6	; 0x06
    3f7e:	22 30       	cpi	r18, 0x02	; 2
    3f80:	31 05       	cpc	r19, r1
    3f82:	2c f4       	brge	.+10     	; 0x3f8e <DIO_voidSetPortDirection+0x5e>
    3f84:	8d 81       	ldd	r24, Y+5	; 0x05
    3f86:	9e 81       	ldd	r25, Y+6	; 0x06
    3f88:	00 97       	sbiw	r24, 0x00	; 0
    3f8a:	61 f0       	breq	.+24     	; 0x3fa4 <DIO_voidSetPortDirection+0x74>
    3f8c:	4d c0       	rjmp	.+154    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
    3f8e:	2d 81       	ldd	r18, Y+5	; 0x05
    3f90:	3e 81       	ldd	r19, Y+6	; 0x06
    3f92:	22 30       	cpi	r18, 0x02	; 2
    3f94:	31 05       	cpc	r19, r1
    3f96:	81 f0       	breq	.+32     	; 0x3fb8 <DIO_voidSetPortDirection+0x88>
    3f98:	8d 81       	ldd	r24, Y+5	; 0x05
    3f9a:	9e 81       	ldd	r25, Y+6	; 0x06
    3f9c:	83 30       	cpi	r24, 0x03	; 3
    3f9e:	91 05       	cpc	r25, r1
    3fa0:	81 f0       	breq	.+32     	; 0x3fc2 <DIO_voidSetPortDirection+0x92>
    3fa2:	42 c0       	rjmp	.+132    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                        {
                            case PORTA: DDRA_REG = 0xFF;
    3fa4:	ea e3       	ldi	r30, 0x3A	; 58
    3fa6:	f0 e0       	ldi	r31, 0x00	; 0
    3fa8:	8f ef       	ldi	r24, 0xFF	; 255
    3faa:	80 83       	st	Z, r24
    3fac:	3d c0       	rjmp	.+122    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTB: DDRB_REG = 0xFF;
    3fae:	e7 e3       	ldi	r30, 0x37	; 55
    3fb0:	f0 e0       	ldi	r31, 0x00	; 0
    3fb2:	8f ef       	ldi	r24, 0xFF	; 255
    3fb4:	80 83       	st	Z, r24
    3fb6:	38 c0       	rjmp	.+112    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTC: DDRC_REG = 0xFF;
    3fb8:	e4 e3       	ldi	r30, 0x34	; 52
    3fba:	f0 e0       	ldi	r31, 0x00	; 0
    3fbc:	8f ef       	ldi	r24, 0xFF	; 255
    3fbe:	80 83       	st	Z, r24
    3fc0:	33 c0       	rjmp	.+102    	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTD: DDRD_REG = 0xFF;
    3fc2:	e1 e3       	ldi	r30, 0x31	; 49
    3fc4:	f0 e0       	ldi	r31, 0x00	; 0
    3fc6:	8f ef       	ldi	r24, 0xFF	; 255
    3fc8:	80 83       	st	Z, r24
    3fca:	2e c0       	rjmp	.+92     	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;
                            default:    
                                        break;              
                        }
                        break;
        case INPUT:     switch(Copy_u8PortId)
    3fcc:	89 81       	ldd	r24, Y+1	; 0x01
    3fce:	28 2f       	mov	r18, r24
    3fd0:	30 e0       	ldi	r19, 0x00	; 0
    3fd2:	3c 83       	std	Y+4, r19	; 0x04
    3fd4:	2b 83       	std	Y+3, r18	; 0x03
    3fd6:	8b 81       	ldd	r24, Y+3	; 0x03
    3fd8:	9c 81       	ldd	r25, Y+4	; 0x04
    3fda:	81 30       	cpi	r24, 0x01	; 1
    3fdc:	91 05       	cpc	r25, r1
    3fde:	c9 f0       	breq	.+50     	; 0x4012 <DIO_voidSetPortDirection+0xe2>
    3fe0:	2b 81       	ldd	r18, Y+3	; 0x03
    3fe2:	3c 81       	ldd	r19, Y+4	; 0x04
    3fe4:	22 30       	cpi	r18, 0x02	; 2
    3fe6:	31 05       	cpc	r19, r1
    3fe8:	2c f4       	brge	.+10     	; 0x3ff4 <DIO_voidSetPortDirection+0xc4>
    3fea:	8b 81       	ldd	r24, Y+3	; 0x03
    3fec:	9c 81       	ldd	r25, Y+4	; 0x04
    3fee:	00 97       	sbiw	r24, 0x00	; 0
    3ff0:	61 f0       	breq	.+24     	; 0x400a <DIO_voidSetPortDirection+0xda>
    3ff2:	1a c0       	rjmp	.+52     	; 0x4028 <DIO_voidSetPortDirection+0xf8>
    3ff4:	2b 81       	ldd	r18, Y+3	; 0x03
    3ff6:	3c 81       	ldd	r19, Y+4	; 0x04
    3ff8:	22 30       	cpi	r18, 0x02	; 2
    3ffa:	31 05       	cpc	r19, r1
    3ffc:	71 f0       	breq	.+28     	; 0x401a <DIO_voidSetPortDirection+0xea>
    3ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    4000:	9c 81       	ldd	r25, Y+4	; 0x04
    4002:	83 30       	cpi	r24, 0x03	; 3
    4004:	91 05       	cpc	r25, r1
    4006:	69 f0       	breq	.+26     	; 0x4022 <DIO_voidSetPortDirection+0xf2>
    4008:	0f c0       	rjmp	.+30     	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                        {
                            case PORTA: DDRA_REG = 0x00;
    400a:	ea e3       	ldi	r30, 0x3A	; 58
    400c:	f0 e0       	ldi	r31, 0x00	; 0
    400e:	10 82       	st	Z, r1
    4010:	0b c0       	rjmp	.+22     	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTB: DDRB_REG = 0x00;
    4012:	e7 e3       	ldi	r30, 0x37	; 55
    4014:	f0 e0       	ldi	r31, 0x00	; 0
    4016:	10 82       	st	Z, r1
    4018:	07 c0       	rjmp	.+14     	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTC: DDRC_REG = 0x00;
    401a:	e4 e3       	ldi	r30, 0x34	; 52
    401c:	f0 e0       	ldi	r31, 0x00	; 0
    401e:	10 82       	st	Z, r1
    4020:	03 c0       	rjmp	.+6      	; 0x4028 <DIO_voidSetPortDirection+0xf8>
                                        break;

                            case PORTD: DDRD_REG = 0x00;
    4022:	e1 e3       	ldi	r30, 0x31	; 49
    4024:	f0 e0       	ldi	r31, 0x00	; 0
    4026:	10 82       	st	Z, r1
                        }
                        break;
        default:
                        break;
    }
}
    4028:	28 96       	adiw	r28, 0x08	; 8
    402a:	0f b6       	in	r0, 0x3f	; 63
    402c:	f8 94       	cli
    402e:	de bf       	out	0x3e, r29	; 62
    4030:	0f be       	out	0x3f, r0	; 63
    4032:	cd bf       	out	0x3d, r28	; 61
    4034:	cf 91       	pop	r28
    4036:	df 91       	pop	r29
    4038:	08 95       	ret

0000403a <DIO_u8GetPortValue>:

u8   DIO_u8GetPortValue(u8 Copy_u8PortId)
{
    403a:	df 93       	push	r29
    403c:	cf 93       	push	r28
    403e:	00 d0       	rcall	.+0      	; 0x4040 <DIO_u8GetPortValue+0x6>
    4040:	00 d0       	rcall	.+0      	; 0x4042 <DIO_u8GetPortValue+0x8>
    4042:	cd b7       	in	r28, 0x3d	; 61
    4044:	de b7       	in	r29, 0x3e	; 62
    4046:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Var;
    switch(Copy_u8PortId)
    4048:	8a 81       	ldd	r24, Y+2	; 0x02
    404a:	28 2f       	mov	r18, r24
    404c:	30 e0       	ldi	r19, 0x00	; 0
    404e:	3c 83       	std	Y+4, r19	; 0x04
    4050:	2b 83       	std	Y+3, r18	; 0x03
    4052:	8b 81       	ldd	r24, Y+3	; 0x03
    4054:	9c 81       	ldd	r25, Y+4	; 0x04
    4056:	81 30       	cpi	r24, 0x01	; 1
    4058:	91 05       	cpc	r25, r1
    405a:	d1 f0       	breq	.+52     	; 0x4090 <DIO_u8GetPortValue+0x56>
    405c:	2b 81       	ldd	r18, Y+3	; 0x03
    405e:	3c 81       	ldd	r19, Y+4	; 0x04
    4060:	22 30       	cpi	r18, 0x02	; 2
    4062:	31 05       	cpc	r19, r1
    4064:	2c f4       	brge	.+10     	; 0x4070 <DIO_u8GetPortValue+0x36>
    4066:	8b 81       	ldd	r24, Y+3	; 0x03
    4068:	9c 81       	ldd	r25, Y+4	; 0x04
    406a:	00 97       	sbiw	r24, 0x00	; 0
    406c:	61 f0       	breq	.+24     	; 0x4086 <DIO_u8GetPortValue+0x4c>
    406e:	1e c0       	rjmp	.+60     	; 0x40ac <DIO_u8GetPortValue+0x72>
    4070:	2b 81       	ldd	r18, Y+3	; 0x03
    4072:	3c 81       	ldd	r19, Y+4	; 0x04
    4074:	22 30       	cpi	r18, 0x02	; 2
    4076:	31 05       	cpc	r19, r1
    4078:	81 f0       	breq	.+32     	; 0x409a <DIO_u8GetPortValue+0x60>
    407a:	8b 81       	ldd	r24, Y+3	; 0x03
    407c:	9c 81       	ldd	r25, Y+4	; 0x04
    407e:	83 30       	cpi	r24, 0x03	; 3
    4080:	91 05       	cpc	r25, r1
    4082:	81 f0       	breq	.+32     	; 0x40a4 <DIO_u8GetPortValue+0x6a>
    4084:	13 c0       	rjmp	.+38     	; 0x40ac <DIO_u8GetPortValue+0x72>
    {
        case PORTA: Local_u8Var = PINA_REG;
    4086:	e9 e3       	ldi	r30, 0x39	; 57
    4088:	f0 e0       	ldi	r31, 0x00	; 0
    408a:	80 81       	ld	r24, Z
    408c:	89 83       	std	Y+1, r24	; 0x01
    408e:	0e c0       	rjmp	.+28     	; 0x40ac <DIO_u8GetPortValue+0x72>
                    break;

        case PORTB: Local_u8Var = PINB_REG;
    4090:	e6 e3       	ldi	r30, 0x36	; 54
    4092:	f0 e0       	ldi	r31, 0x00	; 0
    4094:	80 81       	ld	r24, Z
    4096:	89 83       	std	Y+1, r24	; 0x01
    4098:	09 c0       	rjmp	.+18     	; 0x40ac <DIO_u8GetPortValue+0x72>
                    break;

        case PORTC: Local_u8Var = PINC_REG;
    409a:	e3 e3       	ldi	r30, 0x33	; 51
    409c:	f0 e0       	ldi	r31, 0x00	; 0
    409e:	80 81       	ld	r24, Z
    40a0:	89 83       	std	Y+1, r24	; 0x01
    40a2:	04 c0       	rjmp	.+8      	; 0x40ac <DIO_u8GetPortValue+0x72>
                    break;

        case PORTD: Local_u8Var = PIND_REG;
    40a4:	e0 e3       	ldi	r30, 0x30	; 48
    40a6:	f0 e0       	ldi	r31, 0x00	; 0
    40a8:	80 81       	ld	r24, Z
    40aa:	89 83       	std	Y+1, r24	; 0x01
                    break;
        default:
                    break;
    }
    return Local_u8Var;
    40ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    40ae:	0f 90       	pop	r0
    40b0:	0f 90       	pop	r0
    40b2:	0f 90       	pop	r0
    40b4:	0f 90       	pop	r0
    40b6:	cf 91       	pop	r28
    40b8:	df 91       	pop	r29
    40ba:	08 95       	ret

000040bc <ADC_voidInit>:
#include "ADC_interface.h"
#include "ADC_private.h"
#include "ADC_config.h"

void ADC_voidInit(void)
{
    40bc:	df 93       	push	r29
    40be:	cf 93       	push	r28
    40c0:	cd b7       	in	r28, 0x3d	; 61
    40c2:	de b7       	in	r29, 0x3e	; 62
    #if ADC_REF_SELEC == AREF
    CLR_BIT(ADMUX_REG , 7);
    CLR_BIT(ADMUX_REG , 6);
    #elif ADC_REF_SELEC == AVCC
    CLR_BIT(ADMUX_REG , 7);
    40c4:	a7 e2       	ldi	r26, 0x27	; 39
    40c6:	b0 e0       	ldi	r27, 0x00	; 0
    40c8:	e7 e2       	ldi	r30, 0x27	; 39
    40ca:	f0 e0       	ldi	r31, 0x00	; 0
    40cc:	80 81       	ld	r24, Z
    40ce:	8f 77       	andi	r24, 0x7F	; 127
    40d0:	8c 93       	st	X, r24
    SET_BIT(ADMUX_REG , 6);
    40d2:	a7 e2       	ldi	r26, 0x27	; 39
    40d4:	b0 e0       	ldi	r27, 0x00	; 0
    40d6:	e7 e2       	ldi	r30, 0x27	; 39
    40d8:	f0 e0       	ldi	r31, 0x00	; 0
    40da:	80 81       	ld	r24, Z
    40dc:	80 64       	ori	r24, 0x40	; 64
    40de:	8c 93       	st	X, r24
    #endif
    /************************************************/
    #if ADC_ADLAR == LEFT_ADJUST
    SET_BIT(ADMUX_REG , 5);
    #elif ADC_ADLAR == RIGHT_ADJUST
    CLR_BIT(ADMUX_REG, 5);
    40e0:	a7 e2       	ldi	r26, 0x27	; 39
    40e2:	b0 e0       	ldi	r27, 0x00	; 0
    40e4:	e7 e2       	ldi	r30, 0x27	; 39
    40e6:	f0 e0       	ldi	r31, 0x00	; 0
    40e8:	80 81       	ld	r24, Z
    40ea:	8f 7d       	andi	r24, 0xDF	; 223
    40ec:	8c 93       	st	X, r24
    #endif
    /************************************************/
    #if ADC_EN == ENABLE
    SET_BIT(ADCSRA_REG , 7 );
    40ee:	a6 e2       	ldi	r26, 0x26	; 38
    40f0:	b0 e0       	ldi	r27, 0x00	; 0
    40f2:	e6 e2       	ldi	r30, 0x26	; 38
    40f4:	f0 e0       	ldi	r31, 0x00	; 0
    40f6:	80 81       	ld	r24, Z
    40f8:	80 68       	ori	r24, 0x80	; 128
    40fa:	8c 93       	st	X, r24
    #endif
   /************************************************/
    #if ADC_TRIG_EN == ENABLE
    SET_BIT(ADCSRA_REG , 5 );
    #elif ADC_TRIG_EN == DISABLE
    CLR_BIT(ADCSRA_REG , 5 );
    40fc:	a6 e2       	ldi	r26, 0x26	; 38
    40fe:	b0 e0       	ldi	r27, 0x00	; 0
    4100:	e6 e2       	ldi	r30, 0x26	; 38
    4102:	f0 e0       	ldi	r31, 0x00	; 0
    4104:	80 81       	ld	r24, Z
    4106:	8f 7d       	andi	r24, 0xDF	; 223
    4108:	8c 93       	st	X, r24
    #endif
    /************************************************/
    #if ADC_INT_EN == ENABLE
    SET_BIT(ADCSRA_REG , 3 );
    #elif ADC_INT_EN == DISABLE
    CLR_BIT(ADCSRA_REG , 3 );
    410a:	a6 e2       	ldi	r26, 0x26	; 38
    410c:	b0 e0       	ldi	r27, 0x00	; 0
    410e:	e6 e2       	ldi	r30, 0x26	; 38
    4110:	f0 e0       	ldi	r31, 0x00	; 0
    4112:	80 81       	ld	r24, Z
    4114:	87 7f       	andi	r24, 0xF7	; 247
    4116:	8c 93       	st	X, r24
    #endif
    /************************************************/
    /*Choose Prescaler */
    ADCSRA_REG &= PRESCALER_MASK ;
    4118:	a6 e2       	ldi	r26, 0x26	; 38
    411a:	b0 e0       	ldi	r27, 0x00	; 0
    411c:	e6 e2       	ldi	r30, 0x26	; 38
    411e:	f0 e0       	ldi	r31, 0x00	; 0
    4120:	80 81       	ld	r24, Z
    4122:	88 7f       	andi	r24, 0xF8	; 248
    4124:	8c 93       	st	X, r24
    #elif ADC_PRESCALER == ADC_PRE_64
    CLR_BIT(ADCSRA_REG , 0 );
    SET_BIT(ADCSRA_REG , 1);
    SET_BIT(ADCSRA_REG , 2);
    #elif ADC_PRESCALER == ADC_PRE_128
    SET_BIT(ADCSRA_REG , 0 );
    4126:	a6 e2       	ldi	r26, 0x26	; 38
    4128:	b0 e0       	ldi	r27, 0x00	; 0
    412a:	e6 e2       	ldi	r30, 0x26	; 38
    412c:	f0 e0       	ldi	r31, 0x00	; 0
    412e:	80 81       	ld	r24, Z
    4130:	81 60       	ori	r24, 0x01	; 1
    4132:	8c 93       	st	X, r24
    SET_BIT(ADCSRA_REG , 1);
    4134:	a6 e2       	ldi	r26, 0x26	; 38
    4136:	b0 e0       	ldi	r27, 0x00	; 0
    4138:	e6 e2       	ldi	r30, 0x26	; 38
    413a:	f0 e0       	ldi	r31, 0x00	; 0
    413c:	80 81       	ld	r24, Z
    413e:	82 60       	ori	r24, 0x02	; 2
    4140:	8c 93       	st	X, r24
    SET_BIT(ADCSRA_REG , 2);
    4142:	a6 e2       	ldi	r26, 0x26	; 38
    4144:	b0 e0       	ldi	r27, 0x00	; 0
    4146:	e6 e2       	ldi	r30, 0x26	; 38
    4148:	f0 e0       	ldi	r31, 0x00	; 0
    414a:	80 81       	ld	r24, Z
    414c:	84 60       	ori	r24, 0x04	; 4
    414e:	8c 93       	st	X, r24
    #endif
    /************************************************/
    
    /* Free Running AutoTrigger */
    CLR_BIT(SFIOR_REG , 7);
    4150:	a0 e5       	ldi	r26, 0x50	; 80
    4152:	b0 e0       	ldi	r27, 0x00	; 0
    4154:	e0 e5       	ldi	r30, 0x50	; 80
    4156:	f0 e0       	ldi	r31, 0x00	; 0
    4158:	80 81       	ld	r24, Z
    415a:	8f 77       	andi	r24, 0x7F	; 127
    415c:	8c 93       	st	X, r24
    CLR_BIT(SFIOR_REG , 6);
    415e:	a0 e5       	ldi	r26, 0x50	; 80
    4160:	b0 e0       	ldi	r27, 0x00	; 0
    4162:	e0 e5       	ldi	r30, 0x50	; 80
    4164:	f0 e0       	ldi	r31, 0x00	; 0
    4166:	80 81       	ld	r24, Z
    4168:	8f 7b       	andi	r24, 0xBF	; 191
    416a:	8c 93       	st	X, r24
    CLR_BIT(SFIOR_REG , 5);
    416c:	a0 e5       	ldi	r26, 0x50	; 80
    416e:	b0 e0       	ldi	r27, 0x00	; 0
    4170:	e0 e5       	ldi	r30, 0x50	; 80
    4172:	f0 e0       	ldi	r31, 0x00	; 0
    4174:	80 81       	ld	r24, Z
    4176:	8f 7d       	andi	r24, 0xDF	; 223
    4178:	8c 93       	st	X, r24
}
    417a:	cf 91       	pop	r28
    417c:	df 91       	pop	r29
    417e:	08 95       	ret

00004180 <ADC_u16GetReading>:

u16 ADC_u16GetReading(u8 Copy_u8Channel)
{
    4180:	df 93       	push	r29
    4182:	cf 93       	push	r28
    4184:	00 d0       	rcall	.+0      	; 0x4186 <ADC_u16GetReading+0x6>
    4186:	00 d0       	rcall	.+0      	; 0x4188 <ADC_u16GetReading+0x8>
    4188:	0f 92       	push	r0
    418a:	cd b7       	in	r28, 0x3d	; 61
    418c:	de b7       	in	r29, 0x3e	; 62
    418e:	8b 83       	std	Y+3, r24	; 0x03
    u16 Local_u16ReturnedVal ; 

    /* Clear Mux */
    ADMUX_REG &= 0b11100000;
    4190:	a7 e2       	ldi	r26, 0x27	; 39
    4192:	b0 e0       	ldi	r27, 0x00	; 0
    4194:	e7 e2       	ldi	r30, 0x27	; 39
    4196:	f0 e0       	ldi	r31, 0x00	; 0
    4198:	80 81       	ld	r24, Z
    419a:	80 7e       	andi	r24, 0xE0	; 224
    419c:	8c 93       	st	X, r24
    /*Set Channel in Mux */
    switch (Copy_u8Channel)
    419e:	8b 81       	ldd	r24, Y+3	; 0x03
    41a0:	28 2f       	mov	r18, r24
    41a2:	30 e0       	ldi	r19, 0x00	; 0
    41a4:	3d 83       	std	Y+5, r19	; 0x05
    41a6:	2c 83       	std	Y+4, r18	; 0x04
    41a8:	8c 81       	ldd	r24, Y+4	; 0x04
    41aa:	9d 81       	ldd	r25, Y+5	; 0x05
    41ac:	83 30       	cpi	r24, 0x03	; 3
    41ae:	91 05       	cpc	r25, r1
    41b0:	09 f4       	brne	.+2      	; 0x41b4 <ADC_u16GetReading+0x34>
    41b2:	40 c0       	rjmp	.+128    	; 0x4234 <ADC_u16GetReading+0xb4>
    41b4:	2c 81       	ldd	r18, Y+4	; 0x04
    41b6:	3d 81       	ldd	r19, Y+5	; 0x05
    41b8:	24 30       	cpi	r18, 0x04	; 4
    41ba:	31 05       	cpc	r19, r1
    41bc:	7c f4       	brge	.+30     	; 0x41dc <ADC_u16GetReading+0x5c>
    41be:	8c 81       	ldd	r24, Y+4	; 0x04
    41c0:	9d 81       	ldd	r25, Y+5	; 0x05
    41c2:	81 30       	cpi	r24, 0x01	; 1
    41c4:	91 05       	cpc	r25, r1
    41c6:	31 f1       	breq	.+76     	; 0x4214 <ADC_u16GetReading+0x94>
    41c8:	2c 81       	ldd	r18, Y+4	; 0x04
    41ca:	3d 81       	ldd	r19, Y+5	; 0x05
    41cc:	22 30       	cpi	r18, 0x02	; 2
    41ce:	31 05       	cpc	r19, r1
    41d0:	4c f5       	brge	.+82     	; 0x4224 <ADC_u16GetReading+0xa4>
    41d2:	8c 81       	ldd	r24, Y+4	; 0x04
    41d4:	9d 81       	ldd	r25, Y+5	; 0x05
    41d6:	00 97       	sbiw	r24, 0x00	; 0
    41d8:	b1 f0       	breq	.+44     	; 0x4206 <ADC_u16GetReading+0x86>
    41da:	53 c0       	rjmp	.+166    	; 0x4282 <ADC_u16GetReading+0x102>
    41dc:	2c 81       	ldd	r18, Y+4	; 0x04
    41de:	3d 81       	ldd	r19, Y+5	; 0x05
    41e0:	25 30       	cpi	r18, 0x05	; 5
    41e2:	31 05       	cpc	r19, r1
    41e4:	b9 f1       	breq	.+110    	; 0x4254 <ADC_u16GetReading+0xd4>
    41e6:	8c 81       	ldd	r24, Y+4	; 0x04
    41e8:	9d 81       	ldd	r25, Y+5	; 0x05
    41ea:	85 30       	cpi	r24, 0x05	; 5
    41ec:	91 05       	cpc	r25, r1
    41ee:	54 f1       	brlt	.+84     	; 0x4244 <ADC_u16GetReading+0xc4>
    41f0:	2c 81       	ldd	r18, Y+4	; 0x04
    41f2:	3d 81       	ldd	r19, Y+5	; 0x05
    41f4:	26 30       	cpi	r18, 0x06	; 6
    41f6:	31 05       	cpc	r19, r1
    41f8:	a9 f1       	breq	.+106    	; 0x4264 <ADC_u16GetReading+0xe4>
    41fa:	8c 81       	ldd	r24, Y+4	; 0x04
    41fc:	9d 81       	ldd	r25, Y+5	; 0x05
    41fe:	87 30       	cpi	r24, 0x07	; 7
    4200:	91 05       	cpc	r25, r1
    4202:	c1 f1       	breq	.+112    	; 0x4274 <ADC_u16GetReading+0xf4>
    4204:	3e c0       	rjmp	.+124    	; 0x4282 <ADC_u16GetReading+0x102>
    {
    case ADC_SING_END_ADC0:
        ADMUX_REG |= 0x00;
    4206:	e7 e2       	ldi	r30, 0x27	; 39
    4208:	f0 e0       	ldi	r31, 0x00	; 0
    420a:	a7 e2       	ldi	r26, 0x27	; 39
    420c:	b0 e0       	ldi	r27, 0x00	; 0
    420e:	8c 91       	ld	r24, X
    4210:	80 83       	st	Z, r24
    4212:	37 c0       	rjmp	.+110    	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC1:
       ADMUX_REG |= 0x01;
    4214:	a7 e2       	ldi	r26, 0x27	; 39
    4216:	b0 e0       	ldi	r27, 0x00	; 0
    4218:	e7 e2       	ldi	r30, 0x27	; 39
    421a:	f0 e0       	ldi	r31, 0x00	; 0
    421c:	80 81       	ld	r24, Z
    421e:	81 60       	ori	r24, 0x01	; 1
    4220:	8c 93       	st	X, r24
    4222:	2f c0       	rjmp	.+94     	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC2:
        ADMUX_REG |= 0x02;
    4224:	a7 e2       	ldi	r26, 0x27	; 39
    4226:	b0 e0       	ldi	r27, 0x00	; 0
    4228:	e7 e2       	ldi	r30, 0x27	; 39
    422a:	f0 e0       	ldi	r31, 0x00	; 0
    422c:	80 81       	ld	r24, Z
    422e:	82 60       	ori	r24, 0x02	; 2
    4230:	8c 93       	st	X, r24
    4232:	27 c0       	rjmp	.+78     	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC3:
        ADMUX_REG |= 0x03;
    4234:	a7 e2       	ldi	r26, 0x27	; 39
    4236:	b0 e0       	ldi	r27, 0x00	; 0
    4238:	e7 e2       	ldi	r30, 0x27	; 39
    423a:	f0 e0       	ldi	r31, 0x00	; 0
    423c:	80 81       	ld	r24, Z
    423e:	83 60       	ori	r24, 0x03	; 3
    4240:	8c 93       	st	X, r24
    4242:	1f c0       	rjmp	.+62     	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC4:
        ADMUX_REG |= 0x04;
    4244:	a7 e2       	ldi	r26, 0x27	; 39
    4246:	b0 e0       	ldi	r27, 0x00	; 0
    4248:	e7 e2       	ldi	r30, 0x27	; 39
    424a:	f0 e0       	ldi	r31, 0x00	; 0
    424c:	80 81       	ld	r24, Z
    424e:	84 60       	ori	r24, 0x04	; 4
    4250:	8c 93       	st	X, r24
    4252:	17 c0       	rjmp	.+46     	; 0x4282 <ADC_u16GetReading+0x102>
    break;
    case ADC_SING_END_ADC5:
        ADMUX_REG |= 0x05;
    4254:	a7 e2       	ldi	r26, 0x27	; 39
    4256:	b0 e0       	ldi	r27, 0x00	; 0
    4258:	e7 e2       	ldi	r30, 0x27	; 39
    425a:	f0 e0       	ldi	r31, 0x00	; 0
    425c:	80 81       	ld	r24, Z
    425e:	85 60       	ori	r24, 0x05	; 5
    4260:	8c 93       	st	X, r24
    4262:	0f c0       	rjmp	.+30     	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC6:
        ADMUX_REG |= 0x06;
    4264:	a7 e2       	ldi	r26, 0x27	; 39
    4266:	b0 e0       	ldi	r27, 0x00	; 0
    4268:	e7 e2       	ldi	r30, 0x27	; 39
    426a:	f0 e0       	ldi	r31, 0x00	; 0
    426c:	80 81       	ld	r24, Z
    426e:	86 60       	ori	r24, 0x06	; 6
    4270:	8c 93       	st	X, r24
    4272:	07 c0       	rjmp	.+14     	; 0x4282 <ADC_u16GetReading+0x102>
        break;
    case ADC_SING_END_ADC7:
        ADMUX_REG |= 0x07;
    4274:	a7 e2       	ldi	r26, 0x27	; 39
    4276:	b0 e0       	ldi	r27, 0x00	; 0
    4278:	e7 e2       	ldi	r30, 0x27	; 39
    427a:	f0 e0       	ldi	r31, 0x00	; 0
    427c:	80 81       	ld	r24, Z
    427e:	87 60       	ori	r24, 0x07	; 7
    4280:	8c 93       	st	X, r24
    default:
        break;
    }

    /*Start Conversion*/
    SET_BIT(ADCSRA_REG , 6);
    4282:	a6 e2       	ldi	r26, 0x26	; 38
    4284:	b0 e0       	ldi	r27, 0x00	; 0
    4286:	e6 e2       	ldi	r30, 0x26	; 38
    4288:	f0 e0       	ldi	r31, 0x00	; 0
    428a:	80 81       	ld	r24, Z
    428c:	80 64       	ori	r24, 0x40	; 64
    428e:	8c 93       	st	X, r24
    /*Polling on the Flag*/
    while(GET_BIT(ADCSRA_REG , 4) ==0);
    4290:	e6 e2       	ldi	r30, 0x26	; 38
    4292:	f0 e0       	ldi	r31, 0x00	; 0
    4294:	80 81       	ld	r24, Z
    4296:	82 95       	swap	r24
    4298:	8f 70       	andi	r24, 0x0F	; 15
    429a:	88 2f       	mov	r24, r24
    429c:	90 e0       	ldi	r25, 0x00	; 0
    429e:	81 70       	andi	r24, 0x01	; 1
    42a0:	90 70       	andi	r25, 0x00	; 0
    42a2:	00 97       	sbiw	r24, 0x00	; 0
    42a4:	a9 f3       	breq	.-22     	; 0x4290 <ADC_u16GetReading+0x110>
    /*Clear The Flag */
    SET_BIT(ADCSRA_REG , 4);
    42a6:	a6 e2       	ldi	r26, 0x26	; 38
    42a8:	b0 e0       	ldi	r27, 0x00	; 0
    42aa:	e6 e2       	ldi	r30, 0x26	; 38
    42ac:	f0 e0       	ldi	r31, 0x00	; 0
    42ae:	80 81       	ld	r24, Z
    42b0:	80 61       	ori	r24, 0x10	; 16
    42b2:	8c 93       	st	X, r24
    /*Get Reading then return it*/
    #if ADC_ADLAR == RIGHT_ADJUST
    Local_u16ReturnedVal = ADCL_REG | (ADCH_REG << 8)  ;
    42b4:	e4 e2       	ldi	r30, 0x24	; 36
    42b6:	f0 e0       	ldi	r31, 0x00	; 0
    42b8:	80 81       	ld	r24, Z
    42ba:	28 2f       	mov	r18, r24
    42bc:	30 e0       	ldi	r19, 0x00	; 0
    42be:	e5 e2       	ldi	r30, 0x25	; 37
    42c0:	f0 e0       	ldi	r31, 0x00	; 0
    42c2:	80 81       	ld	r24, Z
    42c4:	88 2f       	mov	r24, r24
    42c6:	90 e0       	ldi	r25, 0x00	; 0
    42c8:	98 2f       	mov	r25, r24
    42ca:	88 27       	eor	r24, r24
    42cc:	82 2b       	or	r24, r18
    42ce:	93 2b       	or	r25, r19
    42d0:	9a 83       	std	Y+2, r25	; 0x02
    42d2:	89 83       	std	Y+1, r24	; 0x01
    #elif ADC_ADLAR == LEFT_ADJUST
    Local_u16ReturnedVal = ADCH_REG << 2 ;
    #endif

    return Local_u16ReturnedVal ;
    42d4:	89 81       	ldd	r24, Y+1	; 0x01
    42d6:	9a 81       	ldd	r25, Y+2	; 0x02
}
    42d8:	0f 90       	pop	r0
    42da:	0f 90       	pop	r0
    42dc:	0f 90       	pop	r0
    42de:	0f 90       	pop	r0
    42e0:	0f 90       	pop	r0
    42e2:	cf 91       	pop	r28
    42e4:	df 91       	pop	r29
    42e6:	08 95       	ret

000042e8 <SSD_voidInit>:
/* Func Name : SSD_voidInit                                                    */
/* i/p arguments : S : Struct from Seven Segment type					       */
/*return : void                                                                */
/*******************************************************************************/
void SSD_voidInit(SSD_t S)
{
    42e8:	df 93       	push	r29
    42ea:	cf 93       	push	r28
    42ec:	00 d0       	rcall	.+0      	; 0x42ee <SSD_voidInit+0x6>
    42ee:	00 d0       	rcall	.+0      	; 0x42f0 <SSD_voidInit+0x8>
    42f0:	cd b7       	in	r28, 0x3d	; 61
    42f2:	de b7       	in	r29, 0x3e	; 62
    42f4:	9a 83       	std	Y+2, r25	; 0x02
    42f6:	89 83       	std	Y+1, r24	; 0x01
    DIO_voidSetPortDirection(S.PortNumber , OUTPUT );
    42f8:	89 81       	ldd	r24, Y+1	; 0x01
    42fa:	61 e0       	ldi	r22, 0x01	; 1
    42fc:	0e 94 98 1f 	call	0x3f30	; 0x3f30 <DIO_voidSetPortDirection>
    /*Initilize with display off all cells */
    switch (S.CommonState)
    4300:	8a 81       	ldd	r24, Y+2	; 0x02
    4302:	28 2f       	mov	r18, r24
    4304:	30 e0       	ldi	r19, 0x00	; 0
    4306:	3c 83       	std	Y+4, r19	; 0x04
    4308:	2b 83       	std	Y+3, r18	; 0x03
    430a:	8b 81       	ldd	r24, Y+3	; 0x03
    430c:	9c 81       	ldd	r25, Y+4	; 0x04
    430e:	81 30       	cpi	r24, 0x01	; 1
    4310:	91 05       	cpc	r25, r1
    4312:	31 f0       	breq	.+12     	; 0x4320 <SSD_voidInit+0x38>
    4314:	2b 81       	ldd	r18, Y+3	; 0x03
    4316:	3c 81       	ldd	r19, Y+4	; 0x04
    4318:	22 30       	cpi	r18, 0x02	; 2
    431a:	31 05       	cpc	r19, r1
    431c:	31 f0       	breq	.+12     	; 0x432a <SSD_voidInit+0x42>
    431e:	09 c0       	rjmp	.+18     	; 0x4332 <SSD_voidInit+0x4a>
    {
    case COMMON_ANODE:
        DIO_voidSetPortValue(S.PortNumber , HIGH );
    4320:	89 81       	ldd	r24, Y+1	; 0x01
    4322:	61 e0       	ldi	r22, 0x01	; 1
    4324:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
    4328:	04 c0       	rjmp	.+8      	; 0x4332 <SSD_voidInit+0x4a>
        break;
    case COMMON_CATHODE:
        DIO_voidSetPortValue(S.PortNumber , LOW );
    432a:	89 81       	ldd	r24, Y+1	; 0x01
    432c:	60 e0       	ldi	r22, 0x00	; 0
    432e:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
        break;
    default:
        break;
    }
}
    4332:	0f 90       	pop	r0
    4334:	0f 90       	pop	r0
    4336:	0f 90       	pop	r0
    4338:	0f 90       	pop	r0
    433a:	cf 91       	pop	r28
    433c:	df 91       	pop	r29
    433e:	08 95       	ret

00004340 <SSD_voidDisplayNumber>:
/* i/p arguments :   S : Struct from Seven Segment type						   */
/*  Copy_u8Number:     1 -> 9											       */
/*return : void                                                                */
/*******************************************************************************/
void SSD_voidDisplayNumber(SSD_t S , u8 Copy_u8Number )
{
    4340:	df 93       	push	r29
    4342:	cf 93       	push	r28
    4344:	00 d0       	rcall	.+0      	; 0x4346 <SSD_voidDisplayNumber+0x6>
    4346:	00 d0       	rcall	.+0      	; 0x4348 <SSD_voidDisplayNumber+0x8>
    4348:	0f 92       	push	r0
    434a:	cd b7       	in	r28, 0x3d	; 61
    434c:	de b7       	in	r29, 0x3e	; 62
    434e:	9a 83       	std	Y+2, r25	; 0x02
    4350:	89 83       	std	Y+1, r24	; 0x01
    4352:	6b 83       	std	Y+3, r22	; 0x03
     switch (S.CommonState)
    4354:	8a 81       	ldd	r24, Y+2	; 0x02
    4356:	28 2f       	mov	r18, r24
    4358:	30 e0       	ldi	r19, 0x00	; 0
    435a:	3d 83       	std	Y+5, r19	; 0x05
    435c:	2c 83       	std	Y+4, r18	; 0x04
    435e:	8c 81       	ldd	r24, Y+4	; 0x04
    4360:	9d 81       	ldd	r25, Y+5	; 0x05
    4362:	81 30       	cpi	r24, 0x01	; 1
    4364:	91 05       	cpc	r25, r1
    4366:	31 f0       	breq	.+12     	; 0x4374 <SSD_voidDisplayNumber+0x34>
    4368:	2c 81       	ldd	r18, Y+4	; 0x04
    436a:	3d 81       	ldd	r19, Y+5	; 0x05
    436c:	22 30       	cpi	r18, 0x02	; 2
    436e:	31 05       	cpc	r19, r1
    4370:	81 f0       	breq	.+32     	; 0x4392 <SSD_voidDisplayNumber+0x52>
    4372:	1b c0       	rjmp	.+54     	; 0x43aa <SSD_voidDisplayNumber+0x6a>
    {
    case COMMON_ANODE:
                  	  DIO_voidSetPortValue(S.PortNumber , ~SSD_ArrNumbers[Copy_u8Number]);
    4374:	29 81       	ldd	r18, Y+1	; 0x01
    4376:	8b 81       	ldd	r24, Y+3	; 0x03
    4378:	88 2f       	mov	r24, r24
    437a:	90 e0       	ldi	r25, 0x00	; 0
    437c:	fc 01       	movw	r30, r24
    437e:	e0 54       	subi	r30, 0x40	; 64
    4380:	fe 4f       	sbci	r31, 0xFE	; 254
    4382:	80 81       	ld	r24, Z
    4384:	98 2f       	mov	r25, r24
    4386:	90 95       	com	r25
    4388:	82 2f       	mov	r24, r18
    438a:	69 2f       	mov	r22, r25
    438c:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
    4390:	0c c0       	rjmp	.+24     	; 0x43aa <SSD_voidDisplayNumber+0x6a>
        break;
    case COMMON_CATHODE:
    				DIO_voidSetPortValue(S.PortNumber , SSD_ArrNumbers[Copy_u8Number]);
    4392:	29 81       	ldd	r18, Y+1	; 0x01
    4394:	8b 81       	ldd	r24, Y+3	; 0x03
    4396:	88 2f       	mov	r24, r24
    4398:	90 e0       	ldi	r25, 0x00	; 0
    439a:	fc 01       	movw	r30, r24
    439c:	e0 54       	subi	r30, 0x40	; 64
    439e:	fe 4f       	sbci	r31, 0xFE	; 254
    43a0:	90 81       	ld	r25, Z
    43a2:	82 2f       	mov	r24, r18
    43a4:	69 2f       	mov	r22, r25
    43a6:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
        break;
    default:
        break;
    }
}
    43aa:	0f 90       	pop	r0
    43ac:	0f 90       	pop	r0
    43ae:	0f 90       	pop	r0
    43b0:	0f 90       	pop	r0
    43b2:	0f 90       	pop	r0
    43b4:	cf 91       	pop	r28
    43b6:	df 91       	pop	r29
    43b8:	08 95       	ret

000043ba <CLCD_voidInit>:
/*******************************************************************************/
/* Func Name : CLCD_voidInit                                             */
/* i/p arguments : void       */
/*return : void                                                                */
/*******************************************************************************/
void CLCD_voidInit        ( void ){
    43ba:	0f 93       	push	r16
    43bc:	1f 93       	push	r17
    43be:	df 93       	push	r29
    43c0:	cf 93       	push	r28
    43c2:	cd b7       	in	r28, 0x3d	; 61
    43c4:	de b7       	in	r29, 0x3e	; 62
    43c6:	c6 54       	subi	r28, 0x46	; 70
    43c8:	d0 40       	sbci	r29, 0x00	; 0
    43ca:	0f b6       	in	r0, 0x3f	; 63
    43cc:	f8 94       	cli
    43ce:	de bf       	out	0x3e, r29	; 62
    43d0:	0f be       	out	0x3f, r0	; 63
    43d2:	cd bf       	out	0x3d, r28	; 61

	DIO_voidSetPortDirection ( CLCD_DATA_PORT    , 255                   );
    43d4:	83 e0       	ldi	r24, 0x03	; 3
    43d6:	6f ef       	ldi	r22, 0xFF	; 255
    43d8:	0e 94 98 1f 	call	0x3f30	; 0x3f30 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RS , OUTPUT  );
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	61 e0       	ldi	r22, 0x01	; 1
    43e0:	41 e0       	ldi	r20, 0x01	; 1
    43e2:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RW , OUTPUT  );
    43e6:	80 e0       	ldi	r24, 0x00	; 0
    43e8:	62 e0       	ldi	r22, 0x02	; 2
    43ea:	41 e0       	ldi	r20, 0x01	; 1
    43ec:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_EN , OUTPUT  );
    43f0:	80 e0       	ldi	r24, 0x00	; 0
    43f2:	63 e0       	ldi	r22, 0x03	; 3
    43f4:	41 e0       	ldi	r20, 0x01	; 1
    43f6:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
    43fa:	fe 01       	movw	r30, r28
    43fc:	ed 5b       	subi	r30, 0xBD	; 189
    43fe:	ff 4f       	sbci	r31, 0xFF	; 255
    4400:	80 e0       	ldi	r24, 0x00	; 0
    4402:	90 e0       	ldi	r25, 0x00	; 0
    4404:	a8 e4       	ldi	r26, 0x48	; 72
    4406:	b2 e4       	ldi	r27, 0x42	; 66
    4408:	80 83       	st	Z, r24
    440a:	91 83       	std	Z+1, r25	; 0x01
    440c:	a2 83       	std	Z+2, r26	; 0x02
    440e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4410:	8e 01       	movw	r16, r28
    4412:	01 5c       	subi	r16, 0xC1	; 193
    4414:	1f 4f       	sbci	r17, 0xFF	; 255
    4416:	fe 01       	movw	r30, r28
    4418:	ed 5b       	subi	r30, 0xBD	; 189
    441a:	ff 4f       	sbci	r31, 0xFF	; 255
    441c:	60 81       	ld	r22, Z
    441e:	71 81       	ldd	r23, Z+1	; 0x01
    4420:	82 81       	ldd	r24, Z+2	; 0x02
    4422:	93 81       	ldd	r25, Z+3	; 0x03
    4424:	20 e0       	ldi	r18, 0x00	; 0
    4426:	30 e0       	ldi	r19, 0x00	; 0
    4428:	4a ef       	ldi	r20, 0xFA	; 250
    442a:	54 e4       	ldi	r21, 0x44	; 68
    442c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4430:	dc 01       	movw	r26, r24
    4432:	cb 01       	movw	r24, r22
    4434:	f8 01       	movw	r30, r16
    4436:	80 83       	st	Z, r24
    4438:	91 83       	std	Z+1, r25	; 0x01
    443a:	a2 83       	std	Z+2, r26	; 0x02
    443c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    443e:	fe 01       	movw	r30, r28
    4440:	ff 96       	adiw	r30, 0x3f	; 63
    4442:	60 81       	ld	r22, Z
    4444:	71 81       	ldd	r23, Z+1	; 0x01
    4446:	82 81       	ldd	r24, Z+2	; 0x02
    4448:	93 81       	ldd	r25, Z+3	; 0x03
    444a:	20 e0       	ldi	r18, 0x00	; 0
    444c:	30 e0       	ldi	r19, 0x00	; 0
    444e:	40 e8       	ldi	r20, 0x80	; 128
    4450:	5f e3       	ldi	r21, 0x3F	; 63
    4452:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4456:	88 23       	and	r24, r24
    4458:	2c f4       	brge	.+10     	; 0x4464 <CLCD_voidInit+0xaa>
		__ticks = 1;
    445a:	81 e0       	ldi	r24, 0x01	; 1
    445c:	90 e0       	ldi	r25, 0x00	; 0
    445e:	9e af       	std	Y+62, r25	; 0x3e
    4460:	8d af       	std	Y+61, r24	; 0x3d
    4462:	46 c0       	rjmp	.+140    	; 0x44f0 <CLCD_voidInit+0x136>
	else if (__tmp > 65535)
    4464:	fe 01       	movw	r30, r28
    4466:	ff 96       	adiw	r30, 0x3f	; 63
    4468:	60 81       	ld	r22, Z
    446a:	71 81       	ldd	r23, Z+1	; 0x01
    446c:	82 81       	ldd	r24, Z+2	; 0x02
    446e:	93 81       	ldd	r25, Z+3	; 0x03
    4470:	20 e0       	ldi	r18, 0x00	; 0
    4472:	3f ef       	ldi	r19, 0xFF	; 255
    4474:	4f e7       	ldi	r20, 0x7F	; 127
    4476:	57 e4       	ldi	r21, 0x47	; 71
    4478:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    447c:	18 16       	cp	r1, r24
    447e:	64 f5       	brge	.+88     	; 0x44d8 <CLCD_voidInit+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4480:	fe 01       	movw	r30, r28
    4482:	ed 5b       	subi	r30, 0xBD	; 189
    4484:	ff 4f       	sbci	r31, 0xFF	; 255
    4486:	60 81       	ld	r22, Z
    4488:	71 81       	ldd	r23, Z+1	; 0x01
    448a:	82 81       	ldd	r24, Z+2	; 0x02
    448c:	93 81       	ldd	r25, Z+3	; 0x03
    448e:	20 e0       	ldi	r18, 0x00	; 0
    4490:	30 e0       	ldi	r19, 0x00	; 0
    4492:	40 e2       	ldi	r20, 0x20	; 32
    4494:	51 e4       	ldi	r21, 0x41	; 65
    4496:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    449a:	dc 01       	movw	r26, r24
    449c:	cb 01       	movw	r24, r22
    449e:	bc 01       	movw	r22, r24
    44a0:	cd 01       	movw	r24, r26
    44a2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    44a6:	dc 01       	movw	r26, r24
    44a8:	cb 01       	movw	r24, r22
    44aa:	9e af       	std	Y+62, r25	; 0x3e
    44ac:	8d af       	std	Y+61, r24	; 0x3d
    44ae:	0f c0       	rjmp	.+30     	; 0x44ce <CLCD_voidInit+0x114>
    44b0:	88 ec       	ldi	r24, 0xC8	; 200
    44b2:	90 e0       	ldi	r25, 0x00	; 0
    44b4:	9c af       	std	Y+60, r25	; 0x3c
    44b6:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    44b8:	8b ad       	ldd	r24, Y+59	; 0x3b
    44ba:	9c ad       	ldd	r25, Y+60	; 0x3c
    44bc:	01 97       	sbiw	r24, 0x01	; 1
    44be:	f1 f7       	brne	.-4      	; 0x44bc <CLCD_voidInit+0x102>
    44c0:	9c af       	std	Y+60, r25	; 0x3c
    44c2:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44c4:	8d ad       	ldd	r24, Y+61	; 0x3d
    44c6:	9e ad       	ldd	r25, Y+62	; 0x3e
    44c8:	01 97       	sbiw	r24, 0x01	; 1
    44ca:	9e af       	std	Y+62, r25	; 0x3e
    44cc:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44ce:	8d ad       	ldd	r24, Y+61	; 0x3d
    44d0:	9e ad       	ldd	r25, Y+62	; 0x3e
    44d2:	00 97       	sbiw	r24, 0x00	; 0
    44d4:	69 f7       	brne	.-38     	; 0x44b0 <CLCD_voidInit+0xf6>
    44d6:	16 c0       	rjmp	.+44     	; 0x4504 <CLCD_voidInit+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44d8:	fe 01       	movw	r30, r28
    44da:	ff 96       	adiw	r30, 0x3f	; 63
    44dc:	60 81       	ld	r22, Z
    44de:	71 81       	ldd	r23, Z+1	; 0x01
    44e0:	82 81       	ldd	r24, Z+2	; 0x02
    44e2:	93 81       	ldd	r25, Z+3	; 0x03
    44e4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    44e8:	dc 01       	movw	r26, r24
    44ea:	cb 01       	movw	r24, r22
    44ec:	9e af       	std	Y+62, r25	; 0x3e
    44ee:	8d af       	std	Y+61, r24	; 0x3d
    44f0:	8d ad       	ldd	r24, Y+61	; 0x3d
    44f2:	9e ad       	ldd	r25, Y+62	; 0x3e
    44f4:	9a af       	std	Y+58, r25	; 0x3a
    44f6:	89 af       	std	Y+57, r24	; 0x39
    44f8:	89 ad       	ldd	r24, Y+57	; 0x39
    44fa:	9a ad       	ldd	r25, Y+58	; 0x3a
    44fc:	01 97       	sbiw	r24, 0x01	; 1
    44fe:	f1 f7       	brne	.-4      	; 0x44fc <CLCD_voidInit+0x142>
    4500:	9a af       	std	Y+58, r25	; 0x3a
    4502:	89 af       	std	Y+57, r24	; 0x39

	_delay_ms(50);
	/*FUNCTION SET COMMEND*/
	CLCD_voidSendCommend( 0b00111000 );
    4504:	88 e3       	ldi	r24, 0x38	; 56
    4506:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
    450a:	80 e0       	ldi	r24, 0x00	; 0
    450c:	90 e0       	ldi	r25, 0x00	; 0
    450e:	a0 e8       	ldi	r26, 0x80	; 128
    4510:	bf e3       	ldi	r27, 0x3F	; 63
    4512:	8d ab       	std	Y+53, r24	; 0x35
    4514:	9e ab       	std	Y+54, r25	; 0x36
    4516:	af ab       	std	Y+55, r26	; 0x37
    4518:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    451a:	6d a9       	ldd	r22, Y+53	; 0x35
    451c:	7e a9       	ldd	r23, Y+54	; 0x36
    451e:	8f a9       	ldd	r24, Y+55	; 0x37
    4520:	98 ad       	ldd	r25, Y+56	; 0x38
    4522:	20 e0       	ldi	r18, 0x00	; 0
    4524:	30 e0       	ldi	r19, 0x00	; 0
    4526:	4a ef       	ldi	r20, 0xFA	; 250
    4528:	54 e4       	ldi	r21, 0x44	; 68
    452a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    452e:	dc 01       	movw	r26, r24
    4530:	cb 01       	movw	r24, r22
    4532:	89 ab       	std	Y+49, r24	; 0x31
    4534:	9a ab       	std	Y+50, r25	; 0x32
    4536:	ab ab       	std	Y+51, r26	; 0x33
    4538:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    453a:	69 a9       	ldd	r22, Y+49	; 0x31
    453c:	7a a9       	ldd	r23, Y+50	; 0x32
    453e:	8b a9       	ldd	r24, Y+51	; 0x33
    4540:	9c a9       	ldd	r25, Y+52	; 0x34
    4542:	20 e0       	ldi	r18, 0x00	; 0
    4544:	30 e0       	ldi	r19, 0x00	; 0
    4546:	40 e8       	ldi	r20, 0x80	; 128
    4548:	5f e3       	ldi	r21, 0x3F	; 63
    454a:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    454e:	88 23       	and	r24, r24
    4550:	2c f4       	brge	.+10     	; 0x455c <CLCD_voidInit+0x1a2>
		__ticks = 1;
    4552:	81 e0       	ldi	r24, 0x01	; 1
    4554:	90 e0       	ldi	r25, 0x00	; 0
    4556:	98 ab       	std	Y+48, r25	; 0x30
    4558:	8f a7       	std	Y+47, r24	; 0x2f
    455a:	3f c0       	rjmp	.+126    	; 0x45da <CLCD_voidInit+0x220>
	else if (__tmp > 65535)
    455c:	69 a9       	ldd	r22, Y+49	; 0x31
    455e:	7a a9       	ldd	r23, Y+50	; 0x32
    4560:	8b a9       	ldd	r24, Y+51	; 0x33
    4562:	9c a9       	ldd	r25, Y+52	; 0x34
    4564:	20 e0       	ldi	r18, 0x00	; 0
    4566:	3f ef       	ldi	r19, 0xFF	; 255
    4568:	4f e7       	ldi	r20, 0x7F	; 127
    456a:	57 e4       	ldi	r21, 0x47	; 71
    456c:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4570:	18 16       	cp	r1, r24
    4572:	4c f5       	brge	.+82     	; 0x45c6 <CLCD_voidInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4574:	6d a9       	ldd	r22, Y+53	; 0x35
    4576:	7e a9       	ldd	r23, Y+54	; 0x36
    4578:	8f a9       	ldd	r24, Y+55	; 0x37
    457a:	98 ad       	ldd	r25, Y+56	; 0x38
    457c:	20 e0       	ldi	r18, 0x00	; 0
    457e:	30 e0       	ldi	r19, 0x00	; 0
    4580:	40 e2       	ldi	r20, 0x20	; 32
    4582:	51 e4       	ldi	r21, 0x41	; 65
    4584:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4588:	dc 01       	movw	r26, r24
    458a:	cb 01       	movw	r24, r22
    458c:	bc 01       	movw	r22, r24
    458e:	cd 01       	movw	r24, r26
    4590:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4594:	dc 01       	movw	r26, r24
    4596:	cb 01       	movw	r24, r22
    4598:	98 ab       	std	Y+48, r25	; 0x30
    459a:	8f a7       	std	Y+47, r24	; 0x2f
    459c:	0f c0       	rjmp	.+30     	; 0x45bc <CLCD_voidInit+0x202>
    459e:	88 ec       	ldi	r24, 0xC8	; 200
    45a0:	90 e0       	ldi	r25, 0x00	; 0
    45a2:	9e a7       	std	Y+46, r25	; 0x2e
    45a4:	8d a7       	std	Y+45, r24	; 0x2d
    45a6:	8d a5       	ldd	r24, Y+45	; 0x2d
    45a8:	9e a5       	ldd	r25, Y+46	; 0x2e
    45aa:	01 97       	sbiw	r24, 0x01	; 1
    45ac:	f1 f7       	brne	.-4      	; 0x45aa <CLCD_voidInit+0x1f0>
    45ae:	9e a7       	std	Y+46, r25	; 0x2e
    45b0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45b2:	8f a5       	ldd	r24, Y+47	; 0x2f
    45b4:	98 a9       	ldd	r25, Y+48	; 0x30
    45b6:	01 97       	sbiw	r24, 0x01	; 1
    45b8:	98 ab       	std	Y+48, r25	; 0x30
    45ba:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45bc:	8f a5       	ldd	r24, Y+47	; 0x2f
    45be:	98 a9       	ldd	r25, Y+48	; 0x30
    45c0:	00 97       	sbiw	r24, 0x00	; 0
    45c2:	69 f7       	brne	.-38     	; 0x459e <CLCD_voidInit+0x1e4>
    45c4:	14 c0       	rjmp	.+40     	; 0x45ee <CLCD_voidInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45c6:	69 a9       	ldd	r22, Y+49	; 0x31
    45c8:	7a a9       	ldd	r23, Y+50	; 0x32
    45ca:	8b a9       	ldd	r24, Y+51	; 0x33
    45cc:	9c a9       	ldd	r25, Y+52	; 0x34
    45ce:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    45d2:	dc 01       	movw	r26, r24
    45d4:	cb 01       	movw	r24, r22
    45d6:	98 ab       	std	Y+48, r25	; 0x30
    45d8:	8f a7       	std	Y+47, r24	; 0x2f
    45da:	8f a5       	ldd	r24, Y+47	; 0x2f
    45dc:	98 a9       	ldd	r25, Y+48	; 0x30
    45de:	9c a7       	std	Y+44, r25	; 0x2c
    45e0:	8b a7       	std	Y+43, r24	; 0x2b
    45e2:	8b a5       	ldd	r24, Y+43	; 0x2b
    45e4:	9c a5       	ldd	r25, Y+44	; 0x2c
    45e6:	01 97       	sbiw	r24, 0x01	; 1
    45e8:	f1 f7       	brne	.-4      	; 0x45e6 <CLCD_voidInit+0x22c>
    45ea:	9c a7       	std	Y+44, r25	; 0x2c
    45ec:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	/* DISPLAY ON / OFF */
	CLCD_voidSendCommend( 0b00001100 );
    45ee:	8c e0       	ldi	r24, 0x0C	; 12
    45f0:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
    45f4:	80 e0       	ldi	r24, 0x00	; 0
    45f6:	90 e0       	ldi	r25, 0x00	; 0
    45f8:	a0 e8       	ldi	r26, 0x80	; 128
    45fa:	bf e3       	ldi	r27, 0x3F	; 63
    45fc:	8f a3       	std	Y+39, r24	; 0x27
    45fe:	98 a7       	std	Y+40, r25	; 0x28
    4600:	a9 a7       	std	Y+41, r26	; 0x29
    4602:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4604:	6f a1       	ldd	r22, Y+39	; 0x27
    4606:	78 a5       	ldd	r23, Y+40	; 0x28
    4608:	89 a5       	ldd	r24, Y+41	; 0x29
    460a:	9a a5       	ldd	r25, Y+42	; 0x2a
    460c:	20 e0       	ldi	r18, 0x00	; 0
    460e:	30 e0       	ldi	r19, 0x00	; 0
    4610:	4a ef       	ldi	r20, 0xFA	; 250
    4612:	54 e4       	ldi	r21, 0x44	; 68
    4614:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4618:	dc 01       	movw	r26, r24
    461a:	cb 01       	movw	r24, r22
    461c:	8b a3       	std	Y+35, r24	; 0x23
    461e:	9c a3       	std	Y+36, r25	; 0x24
    4620:	ad a3       	std	Y+37, r26	; 0x25
    4622:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4624:	6b a1       	ldd	r22, Y+35	; 0x23
    4626:	7c a1       	ldd	r23, Y+36	; 0x24
    4628:	8d a1       	ldd	r24, Y+37	; 0x25
    462a:	9e a1       	ldd	r25, Y+38	; 0x26
    462c:	20 e0       	ldi	r18, 0x00	; 0
    462e:	30 e0       	ldi	r19, 0x00	; 0
    4630:	40 e8       	ldi	r20, 0x80	; 128
    4632:	5f e3       	ldi	r21, 0x3F	; 63
    4634:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4638:	88 23       	and	r24, r24
    463a:	2c f4       	brge	.+10     	; 0x4646 <CLCD_voidInit+0x28c>
		__ticks = 1;
    463c:	81 e0       	ldi	r24, 0x01	; 1
    463e:	90 e0       	ldi	r25, 0x00	; 0
    4640:	9a a3       	std	Y+34, r25	; 0x22
    4642:	89 a3       	std	Y+33, r24	; 0x21
    4644:	3f c0       	rjmp	.+126    	; 0x46c4 <CLCD_voidInit+0x30a>
	else if (__tmp > 65535)
    4646:	6b a1       	ldd	r22, Y+35	; 0x23
    4648:	7c a1       	ldd	r23, Y+36	; 0x24
    464a:	8d a1       	ldd	r24, Y+37	; 0x25
    464c:	9e a1       	ldd	r25, Y+38	; 0x26
    464e:	20 e0       	ldi	r18, 0x00	; 0
    4650:	3f ef       	ldi	r19, 0xFF	; 255
    4652:	4f e7       	ldi	r20, 0x7F	; 127
    4654:	57 e4       	ldi	r21, 0x47	; 71
    4656:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    465a:	18 16       	cp	r1, r24
    465c:	4c f5       	brge	.+82     	; 0x46b0 <CLCD_voidInit+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    465e:	6f a1       	ldd	r22, Y+39	; 0x27
    4660:	78 a5       	ldd	r23, Y+40	; 0x28
    4662:	89 a5       	ldd	r24, Y+41	; 0x29
    4664:	9a a5       	ldd	r25, Y+42	; 0x2a
    4666:	20 e0       	ldi	r18, 0x00	; 0
    4668:	30 e0       	ldi	r19, 0x00	; 0
    466a:	40 e2       	ldi	r20, 0x20	; 32
    466c:	51 e4       	ldi	r21, 0x41	; 65
    466e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4672:	dc 01       	movw	r26, r24
    4674:	cb 01       	movw	r24, r22
    4676:	bc 01       	movw	r22, r24
    4678:	cd 01       	movw	r24, r26
    467a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    467e:	dc 01       	movw	r26, r24
    4680:	cb 01       	movw	r24, r22
    4682:	9a a3       	std	Y+34, r25	; 0x22
    4684:	89 a3       	std	Y+33, r24	; 0x21
    4686:	0f c0       	rjmp	.+30     	; 0x46a6 <CLCD_voidInit+0x2ec>
    4688:	88 ec       	ldi	r24, 0xC8	; 200
    468a:	90 e0       	ldi	r25, 0x00	; 0
    468c:	98 a3       	std	Y+32, r25	; 0x20
    468e:	8f 8f       	std	Y+31, r24	; 0x1f
    4690:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4692:	98 a1       	ldd	r25, Y+32	; 0x20
    4694:	01 97       	sbiw	r24, 0x01	; 1
    4696:	f1 f7       	brne	.-4      	; 0x4694 <CLCD_voidInit+0x2da>
    4698:	98 a3       	std	Y+32, r25	; 0x20
    469a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    469c:	89 a1       	ldd	r24, Y+33	; 0x21
    469e:	9a a1       	ldd	r25, Y+34	; 0x22
    46a0:	01 97       	sbiw	r24, 0x01	; 1
    46a2:	9a a3       	std	Y+34, r25	; 0x22
    46a4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46a6:	89 a1       	ldd	r24, Y+33	; 0x21
    46a8:	9a a1       	ldd	r25, Y+34	; 0x22
    46aa:	00 97       	sbiw	r24, 0x00	; 0
    46ac:	69 f7       	brne	.-38     	; 0x4688 <CLCD_voidInit+0x2ce>
    46ae:	14 c0       	rjmp	.+40     	; 0x46d8 <CLCD_voidInit+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46b0:	6b a1       	ldd	r22, Y+35	; 0x23
    46b2:	7c a1       	ldd	r23, Y+36	; 0x24
    46b4:	8d a1       	ldd	r24, Y+37	; 0x25
    46b6:	9e a1       	ldd	r25, Y+38	; 0x26
    46b8:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    46bc:	dc 01       	movw	r26, r24
    46be:	cb 01       	movw	r24, r22
    46c0:	9a a3       	std	Y+34, r25	; 0x22
    46c2:	89 a3       	std	Y+33, r24	; 0x21
    46c4:	89 a1       	ldd	r24, Y+33	; 0x21
    46c6:	9a a1       	ldd	r25, Y+34	; 0x22
    46c8:	9e 8f       	std	Y+30, r25	; 0x1e
    46ca:	8d 8f       	std	Y+29, r24	; 0x1d
    46cc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    46ce:	9e 8d       	ldd	r25, Y+30	; 0x1e
    46d0:	01 97       	sbiw	r24, 0x01	; 1
    46d2:	f1 f7       	brne	.-4      	; 0x46d0 <CLCD_voidInit+0x316>
    46d4:	9e 8f       	std	Y+30, r25	; 0x1e
    46d6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	/* DISPLAY CLEAR */
	CLCD_voidSendCommend( 0b00000001 );
    46d8:	81 e0       	ldi	r24, 0x01	; 1
    46da:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
    46de:	80 e0       	ldi	r24, 0x00	; 0
    46e0:	90 e0       	ldi	r25, 0x00	; 0
    46e2:	a0 e0       	ldi	r26, 0x00	; 0
    46e4:	b0 e4       	ldi	r27, 0x40	; 64
    46e6:	89 8f       	std	Y+25, r24	; 0x19
    46e8:	9a 8f       	std	Y+26, r25	; 0x1a
    46ea:	ab 8f       	std	Y+27, r26	; 0x1b
    46ec:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    46ee:	69 8d       	ldd	r22, Y+25	; 0x19
    46f0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    46f2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    46f4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    46f6:	20 e0       	ldi	r18, 0x00	; 0
    46f8:	30 e0       	ldi	r19, 0x00	; 0
    46fa:	4a ef       	ldi	r20, 0xFA	; 250
    46fc:	54 e4       	ldi	r21, 0x44	; 68
    46fe:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4702:	dc 01       	movw	r26, r24
    4704:	cb 01       	movw	r24, r22
    4706:	8d 8b       	std	Y+21, r24	; 0x15
    4708:	9e 8b       	std	Y+22, r25	; 0x16
    470a:	af 8b       	std	Y+23, r26	; 0x17
    470c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    470e:	6d 89       	ldd	r22, Y+21	; 0x15
    4710:	7e 89       	ldd	r23, Y+22	; 0x16
    4712:	8f 89       	ldd	r24, Y+23	; 0x17
    4714:	98 8d       	ldd	r25, Y+24	; 0x18
    4716:	20 e0       	ldi	r18, 0x00	; 0
    4718:	30 e0       	ldi	r19, 0x00	; 0
    471a:	40 e8       	ldi	r20, 0x80	; 128
    471c:	5f e3       	ldi	r21, 0x3F	; 63
    471e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4722:	88 23       	and	r24, r24
    4724:	2c f4       	brge	.+10     	; 0x4730 <CLCD_voidInit+0x376>
		__ticks = 1;
    4726:	81 e0       	ldi	r24, 0x01	; 1
    4728:	90 e0       	ldi	r25, 0x00	; 0
    472a:	9c 8b       	std	Y+20, r25	; 0x14
    472c:	8b 8b       	std	Y+19, r24	; 0x13
    472e:	3f c0       	rjmp	.+126    	; 0x47ae <CLCD_voidInit+0x3f4>
	else if (__tmp > 65535)
    4730:	6d 89       	ldd	r22, Y+21	; 0x15
    4732:	7e 89       	ldd	r23, Y+22	; 0x16
    4734:	8f 89       	ldd	r24, Y+23	; 0x17
    4736:	98 8d       	ldd	r25, Y+24	; 0x18
    4738:	20 e0       	ldi	r18, 0x00	; 0
    473a:	3f ef       	ldi	r19, 0xFF	; 255
    473c:	4f e7       	ldi	r20, 0x7F	; 127
    473e:	57 e4       	ldi	r21, 0x47	; 71
    4740:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4744:	18 16       	cp	r1, r24
    4746:	4c f5       	brge	.+82     	; 0x479a <CLCD_voidInit+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4748:	69 8d       	ldd	r22, Y+25	; 0x19
    474a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    474c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    474e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4750:	20 e0       	ldi	r18, 0x00	; 0
    4752:	30 e0       	ldi	r19, 0x00	; 0
    4754:	40 e2       	ldi	r20, 0x20	; 32
    4756:	51 e4       	ldi	r21, 0x41	; 65
    4758:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    475c:	dc 01       	movw	r26, r24
    475e:	cb 01       	movw	r24, r22
    4760:	bc 01       	movw	r22, r24
    4762:	cd 01       	movw	r24, r26
    4764:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4768:	dc 01       	movw	r26, r24
    476a:	cb 01       	movw	r24, r22
    476c:	9c 8b       	std	Y+20, r25	; 0x14
    476e:	8b 8b       	std	Y+19, r24	; 0x13
    4770:	0f c0       	rjmp	.+30     	; 0x4790 <CLCD_voidInit+0x3d6>
    4772:	88 ec       	ldi	r24, 0xC8	; 200
    4774:	90 e0       	ldi	r25, 0x00	; 0
    4776:	9a 8b       	std	Y+18, r25	; 0x12
    4778:	89 8b       	std	Y+17, r24	; 0x11
    477a:	89 89       	ldd	r24, Y+17	; 0x11
    477c:	9a 89       	ldd	r25, Y+18	; 0x12
    477e:	01 97       	sbiw	r24, 0x01	; 1
    4780:	f1 f7       	brne	.-4      	; 0x477e <CLCD_voidInit+0x3c4>
    4782:	9a 8b       	std	Y+18, r25	; 0x12
    4784:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4786:	8b 89       	ldd	r24, Y+19	; 0x13
    4788:	9c 89       	ldd	r25, Y+20	; 0x14
    478a:	01 97       	sbiw	r24, 0x01	; 1
    478c:	9c 8b       	std	Y+20, r25	; 0x14
    478e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4790:	8b 89       	ldd	r24, Y+19	; 0x13
    4792:	9c 89       	ldd	r25, Y+20	; 0x14
    4794:	00 97       	sbiw	r24, 0x00	; 0
    4796:	69 f7       	brne	.-38     	; 0x4772 <CLCD_voidInit+0x3b8>
    4798:	14 c0       	rjmp	.+40     	; 0x47c2 <CLCD_voidInit+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    479a:	6d 89       	ldd	r22, Y+21	; 0x15
    479c:	7e 89       	ldd	r23, Y+22	; 0x16
    479e:	8f 89       	ldd	r24, Y+23	; 0x17
    47a0:	98 8d       	ldd	r25, Y+24	; 0x18
    47a2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    47a6:	dc 01       	movw	r26, r24
    47a8:	cb 01       	movw	r24, r22
    47aa:	9c 8b       	std	Y+20, r25	; 0x14
    47ac:	8b 8b       	std	Y+19, r24	; 0x13
    47ae:	8b 89       	ldd	r24, Y+19	; 0x13
    47b0:	9c 89       	ldd	r25, Y+20	; 0x14
    47b2:	98 8b       	std	Y+16, r25	; 0x10
    47b4:	8f 87       	std	Y+15, r24	; 0x0f
    47b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    47b8:	98 89       	ldd	r25, Y+16	; 0x10
    47ba:	01 97       	sbiw	r24, 0x01	; 1
    47bc:	f1 f7       	brne	.-4      	; 0x47ba <CLCD_voidInit+0x400>
    47be:	98 8b       	std	Y+16, r25	; 0x10
    47c0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	/* DISPLAY ENTRY MODE */
	CLCD_voidSendCommend( 0b00000010 );
    47c2:	82 e0       	ldi	r24, 0x02	; 2
    47c4:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
    47c8:	80 e0       	ldi	r24, 0x00	; 0
    47ca:	90 e0       	ldi	r25, 0x00	; 0
    47cc:	a0 e8       	ldi	r26, 0x80	; 128
    47ce:	bf e3       	ldi	r27, 0x3F	; 63
    47d0:	8b 87       	std	Y+11, r24	; 0x0b
    47d2:	9c 87       	std	Y+12, r25	; 0x0c
    47d4:	ad 87       	std	Y+13, r26	; 0x0d
    47d6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    47da:	7c 85       	ldd	r23, Y+12	; 0x0c
    47dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    47de:	9e 85       	ldd	r25, Y+14	; 0x0e
    47e0:	20 e0       	ldi	r18, 0x00	; 0
    47e2:	30 e0       	ldi	r19, 0x00	; 0
    47e4:	4a ef       	ldi	r20, 0xFA	; 250
    47e6:	54 e4       	ldi	r21, 0x44	; 68
    47e8:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    47ec:	dc 01       	movw	r26, r24
    47ee:	cb 01       	movw	r24, r22
    47f0:	8f 83       	std	Y+7, r24	; 0x07
    47f2:	98 87       	std	Y+8, r25	; 0x08
    47f4:	a9 87       	std	Y+9, r26	; 0x09
    47f6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    47f8:	6f 81       	ldd	r22, Y+7	; 0x07
    47fa:	78 85       	ldd	r23, Y+8	; 0x08
    47fc:	89 85       	ldd	r24, Y+9	; 0x09
    47fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4800:	20 e0       	ldi	r18, 0x00	; 0
    4802:	30 e0       	ldi	r19, 0x00	; 0
    4804:	40 e8       	ldi	r20, 0x80	; 128
    4806:	5f e3       	ldi	r21, 0x3F	; 63
    4808:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    480c:	88 23       	and	r24, r24
    480e:	2c f4       	brge	.+10     	; 0x481a <CLCD_voidInit+0x460>
		__ticks = 1;
    4810:	81 e0       	ldi	r24, 0x01	; 1
    4812:	90 e0       	ldi	r25, 0x00	; 0
    4814:	9e 83       	std	Y+6, r25	; 0x06
    4816:	8d 83       	std	Y+5, r24	; 0x05
    4818:	3f c0       	rjmp	.+126    	; 0x4898 <CLCD_voidInit+0x4de>
	else if (__tmp > 65535)
    481a:	6f 81       	ldd	r22, Y+7	; 0x07
    481c:	78 85       	ldd	r23, Y+8	; 0x08
    481e:	89 85       	ldd	r24, Y+9	; 0x09
    4820:	9a 85       	ldd	r25, Y+10	; 0x0a
    4822:	20 e0       	ldi	r18, 0x00	; 0
    4824:	3f ef       	ldi	r19, 0xFF	; 255
    4826:	4f e7       	ldi	r20, 0x7F	; 127
    4828:	57 e4       	ldi	r21, 0x47	; 71
    482a:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    482e:	18 16       	cp	r1, r24
    4830:	4c f5       	brge	.+82     	; 0x4884 <CLCD_voidInit+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4832:	6b 85       	ldd	r22, Y+11	; 0x0b
    4834:	7c 85       	ldd	r23, Y+12	; 0x0c
    4836:	8d 85       	ldd	r24, Y+13	; 0x0d
    4838:	9e 85       	ldd	r25, Y+14	; 0x0e
    483a:	20 e0       	ldi	r18, 0x00	; 0
    483c:	30 e0       	ldi	r19, 0x00	; 0
    483e:	40 e2       	ldi	r20, 0x20	; 32
    4840:	51 e4       	ldi	r21, 0x41	; 65
    4842:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4846:	dc 01       	movw	r26, r24
    4848:	cb 01       	movw	r24, r22
    484a:	bc 01       	movw	r22, r24
    484c:	cd 01       	movw	r24, r26
    484e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4852:	dc 01       	movw	r26, r24
    4854:	cb 01       	movw	r24, r22
    4856:	9e 83       	std	Y+6, r25	; 0x06
    4858:	8d 83       	std	Y+5, r24	; 0x05
    485a:	0f c0       	rjmp	.+30     	; 0x487a <CLCD_voidInit+0x4c0>
    485c:	88 ec       	ldi	r24, 0xC8	; 200
    485e:	90 e0       	ldi	r25, 0x00	; 0
    4860:	9c 83       	std	Y+4, r25	; 0x04
    4862:	8b 83       	std	Y+3, r24	; 0x03
    4864:	8b 81       	ldd	r24, Y+3	; 0x03
    4866:	9c 81       	ldd	r25, Y+4	; 0x04
    4868:	01 97       	sbiw	r24, 0x01	; 1
    486a:	f1 f7       	brne	.-4      	; 0x4868 <CLCD_voidInit+0x4ae>
    486c:	9c 83       	std	Y+4, r25	; 0x04
    486e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4870:	8d 81       	ldd	r24, Y+5	; 0x05
    4872:	9e 81       	ldd	r25, Y+6	; 0x06
    4874:	01 97       	sbiw	r24, 0x01	; 1
    4876:	9e 83       	std	Y+6, r25	; 0x06
    4878:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    487a:	8d 81       	ldd	r24, Y+5	; 0x05
    487c:	9e 81       	ldd	r25, Y+6	; 0x06
    487e:	00 97       	sbiw	r24, 0x00	; 0
    4880:	69 f7       	brne	.-38     	; 0x485c <CLCD_voidInit+0x4a2>
    4882:	14 c0       	rjmp	.+40     	; 0x48ac <CLCD_voidInit+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4884:	6f 81       	ldd	r22, Y+7	; 0x07
    4886:	78 85       	ldd	r23, Y+8	; 0x08
    4888:	89 85       	ldd	r24, Y+9	; 0x09
    488a:	9a 85       	ldd	r25, Y+10	; 0x0a
    488c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4890:	dc 01       	movw	r26, r24
    4892:	cb 01       	movw	r24, r22
    4894:	9e 83       	std	Y+6, r25	; 0x06
    4896:	8d 83       	std	Y+5, r24	; 0x05
    4898:	8d 81       	ldd	r24, Y+5	; 0x05
    489a:	9e 81       	ldd	r25, Y+6	; 0x06
    489c:	9a 83       	std	Y+2, r25	; 0x02
    489e:	89 83       	std	Y+1, r24	; 0x01
    48a0:	89 81       	ldd	r24, Y+1	; 0x01
    48a2:	9a 81       	ldd	r25, Y+2	; 0x02
    48a4:	01 97       	sbiw	r24, 0x01	; 1
    48a6:	f1 f7       	brne	.-4      	; 0x48a4 <CLCD_voidInit+0x4ea>
    48a8:	9a 83       	std	Y+2, r25	; 0x02
    48aa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    48ac:	ca 5b       	subi	r28, 0xBA	; 186
    48ae:	df 4f       	sbci	r29, 0xFF	; 255
    48b0:	0f b6       	in	r0, 0x3f	; 63
    48b2:	f8 94       	cli
    48b4:	de bf       	out	0x3e, r29	; 62
    48b6:	0f be       	out	0x3f, r0	; 63
    48b8:	cd bf       	out	0x3d, r28	; 61
    48ba:	cf 91       	pop	r28
    48bc:	df 91       	pop	r29
    48be:	1f 91       	pop	r17
    48c0:	0f 91       	pop	r16
    48c2:	08 95       	ret

000048c4 <CLCD_voidSendData>:

void CLCD_voidSendData    ( u8 Copy_u8Data ){
    48c4:	df 93       	push	r29
    48c6:	cf 93       	push	r28
    48c8:	cd b7       	in	r28, 0x3d	; 61
    48ca:	de b7       	in	r29, 0x3e	; 62
    48cc:	6d 97       	sbiw	r28, 0x1d	; 29
    48ce:	0f b6       	in	r0, 0x3f	; 63
    48d0:	f8 94       	cli
    48d2:	de bf       	out	0x3e, r29	; 62
    48d4:	0f be       	out	0x3f, r0	; 63
    48d6:	cd bf       	out	0x3d, r28	; 61
    48d8:	8d 8f       	std	Y+29, r24	; 0x1d

	DIO_voidSetPortValue ( CLCD_DATA_PORT    , Copy_u8Data        );
    48da:	83 e0       	ldi	r24, 0x03	; 3
    48dc:	6d 8d       	ldd	r22, Y+29	; 0x1d
    48de:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , HIGH );
    48e2:	80 e0       	ldi	r24, 0x00	; 0
    48e4:	61 e0       	ldi	r22, 0x01	; 1
    48e6:	41 e0       	ldi	r20, 0x01	; 1
    48e8:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , LOW  );
    48ec:	80 e0       	ldi	r24, 0x00	; 0
    48ee:	62 e0       	ldi	r22, 0x02	; 2
    48f0:	40 e0       	ldi	r20, 0x00	; 0
    48f2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>

	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , HIGH );
    48f6:	80 e0       	ldi	r24, 0x00	; 0
    48f8:	63 e0       	ldi	r22, 0x03	; 3
    48fa:	41 e0       	ldi	r20, 0x01	; 1
    48fc:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    4900:	80 e0       	ldi	r24, 0x00	; 0
    4902:	90 e0       	ldi	r25, 0x00	; 0
    4904:	a0 e8       	ldi	r26, 0x80	; 128
    4906:	bf e3       	ldi	r27, 0x3F	; 63
    4908:	89 8f       	std	Y+25, r24	; 0x19
    490a:	9a 8f       	std	Y+26, r25	; 0x1a
    490c:	ab 8f       	std	Y+27, r26	; 0x1b
    490e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4910:	69 8d       	ldd	r22, Y+25	; 0x19
    4912:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4914:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4916:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4918:	20 e0       	ldi	r18, 0x00	; 0
    491a:	30 e0       	ldi	r19, 0x00	; 0
    491c:	4a ef       	ldi	r20, 0xFA	; 250
    491e:	54 e4       	ldi	r21, 0x44	; 68
    4920:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4924:	dc 01       	movw	r26, r24
    4926:	cb 01       	movw	r24, r22
    4928:	8d 8b       	std	Y+21, r24	; 0x15
    492a:	9e 8b       	std	Y+22, r25	; 0x16
    492c:	af 8b       	std	Y+23, r26	; 0x17
    492e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4930:	6d 89       	ldd	r22, Y+21	; 0x15
    4932:	7e 89       	ldd	r23, Y+22	; 0x16
    4934:	8f 89       	ldd	r24, Y+23	; 0x17
    4936:	98 8d       	ldd	r25, Y+24	; 0x18
    4938:	20 e0       	ldi	r18, 0x00	; 0
    493a:	30 e0       	ldi	r19, 0x00	; 0
    493c:	40 e8       	ldi	r20, 0x80	; 128
    493e:	5f e3       	ldi	r21, 0x3F	; 63
    4940:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4944:	88 23       	and	r24, r24
    4946:	2c f4       	brge	.+10     	; 0x4952 <CLCD_voidSendData+0x8e>
		__ticks = 1;
    4948:	81 e0       	ldi	r24, 0x01	; 1
    494a:	90 e0       	ldi	r25, 0x00	; 0
    494c:	9c 8b       	std	Y+20, r25	; 0x14
    494e:	8b 8b       	std	Y+19, r24	; 0x13
    4950:	3f c0       	rjmp	.+126    	; 0x49d0 <CLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    4952:	6d 89       	ldd	r22, Y+21	; 0x15
    4954:	7e 89       	ldd	r23, Y+22	; 0x16
    4956:	8f 89       	ldd	r24, Y+23	; 0x17
    4958:	98 8d       	ldd	r25, Y+24	; 0x18
    495a:	20 e0       	ldi	r18, 0x00	; 0
    495c:	3f ef       	ldi	r19, 0xFF	; 255
    495e:	4f e7       	ldi	r20, 0x7F	; 127
    4960:	57 e4       	ldi	r21, 0x47	; 71
    4962:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4966:	18 16       	cp	r1, r24
    4968:	4c f5       	brge	.+82     	; 0x49bc <CLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    496a:	69 8d       	ldd	r22, Y+25	; 0x19
    496c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    496e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4970:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4972:	20 e0       	ldi	r18, 0x00	; 0
    4974:	30 e0       	ldi	r19, 0x00	; 0
    4976:	40 e2       	ldi	r20, 0x20	; 32
    4978:	51 e4       	ldi	r21, 0x41	; 65
    497a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    497e:	dc 01       	movw	r26, r24
    4980:	cb 01       	movw	r24, r22
    4982:	bc 01       	movw	r22, r24
    4984:	cd 01       	movw	r24, r26
    4986:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    498a:	dc 01       	movw	r26, r24
    498c:	cb 01       	movw	r24, r22
    498e:	9c 8b       	std	Y+20, r25	; 0x14
    4990:	8b 8b       	std	Y+19, r24	; 0x13
    4992:	0f c0       	rjmp	.+30     	; 0x49b2 <CLCD_voidSendData+0xee>
    4994:	88 ec       	ldi	r24, 0xC8	; 200
    4996:	90 e0       	ldi	r25, 0x00	; 0
    4998:	9a 8b       	std	Y+18, r25	; 0x12
    499a:	89 8b       	std	Y+17, r24	; 0x11
    499c:	89 89       	ldd	r24, Y+17	; 0x11
    499e:	9a 89       	ldd	r25, Y+18	; 0x12
    49a0:	01 97       	sbiw	r24, 0x01	; 1
    49a2:	f1 f7       	brne	.-4      	; 0x49a0 <CLCD_voidSendData+0xdc>
    49a4:	9a 8b       	std	Y+18, r25	; 0x12
    49a6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49a8:	8b 89       	ldd	r24, Y+19	; 0x13
    49aa:	9c 89       	ldd	r25, Y+20	; 0x14
    49ac:	01 97       	sbiw	r24, 0x01	; 1
    49ae:	9c 8b       	std	Y+20, r25	; 0x14
    49b0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49b2:	8b 89       	ldd	r24, Y+19	; 0x13
    49b4:	9c 89       	ldd	r25, Y+20	; 0x14
    49b6:	00 97       	sbiw	r24, 0x00	; 0
    49b8:	69 f7       	brne	.-38     	; 0x4994 <CLCD_voidSendData+0xd0>
    49ba:	14 c0       	rjmp	.+40     	; 0x49e4 <CLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49bc:	6d 89       	ldd	r22, Y+21	; 0x15
    49be:	7e 89       	ldd	r23, Y+22	; 0x16
    49c0:	8f 89       	ldd	r24, Y+23	; 0x17
    49c2:	98 8d       	ldd	r25, Y+24	; 0x18
    49c4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    49c8:	dc 01       	movw	r26, r24
    49ca:	cb 01       	movw	r24, r22
    49cc:	9c 8b       	std	Y+20, r25	; 0x14
    49ce:	8b 8b       	std	Y+19, r24	; 0x13
    49d0:	8b 89       	ldd	r24, Y+19	; 0x13
    49d2:	9c 89       	ldd	r25, Y+20	; 0x14
    49d4:	98 8b       	std	Y+16, r25	; 0x10
    49d6:	8f 87       	std	Y+15, r24	; 0x0f
    49d8:	8f 85       	ldd	r24, Y+15	; 0x0f
    49da:	98 89       	ldd	r25, Y+16	; 0x10
    49dc:	01 97       	sbiw	r24, 0x01	; 1
    49de:	f1 f7       	brne	.-4      	; 0x49dc <CLCD_voidSendData+0x118>
    49e0:	98 8b       	std	Y+16, r25	; 0x10
    49e2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , LOW  );
    49e4:	80 e0       	ldi	r24, 0x00	; 0
    49e6:	63 e0       	ldi	r22, 0x03	; 3
    49e8:	40 e0       	ldi	r20, 0x00	; 0
    49ea:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    49ee:	80 e0       	ldi	r24, 0x00	; 0
    49f0:	90 e0       	ldi	r25, 0x00	; 0
    49f2:	a0 e8       	ldi	r26, 0x80	; 128
    49f4:	bf e3       	ldi	r27, 0x3F	; 63
    49f6:	8b 87       	std	Y+11, r24	; 0x0b
    49f8:	9c 87       	std	Y+12, r25	; 0x0c
    49fa:	ad 87       	std	Y+13, r26	; 0x0d
    49fc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    49fe:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a00:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a02:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a04:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a06:	20 e0       	ldi	r18, 0x00	; 0
    4a08:	30 e0       	ldi	r19, 0x00	; 0
    4a0a:	4a ef       	ldi	r20, 0xFA	; 250
    4a0c:	54 e4       	ldi	r21, 0x44	; 68
    4a0e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4a12:	dc 01       	movw	r26, r24
    4a14:	cb 01       	movw	r24, r22
    4a16:	8f 83       	std	Y+7, r24	; 0x07
    4a18:	98 87       	std	Y+8, r25	; 0x08
    4a1a:	a9 87       	std	Y+9, r26	; 0x09
    4a1c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4a1e:	6f 81       	ldd	r22, Y+7	; 0x07
    4a20:	78 85       	ldd	r23, Y+8	; 0x08
    4a22:	89 85       	ldd	r24, Y+9	; 0x09
    4a24:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a26:	20 e0       	ldi	r18, 0x00	; 0
    4a28:	30 e0       	ldi	r19, 0x00	; 0
    4a2a:	40 e8       	ldi	r20, 0x80	; 128
    4a2c:	5f e3       	ldi	r21, 0x3F	; 63
    4a2e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4a32:	88 23       	and	r24, r24
    4a34:	2c f4       	brge	.+10     	; 0x4a40 <CLCD_voidSendData+0x17c>
		__ticks = 1;
    4a36:	81 e0       	ldi	r24, 0x01	; 1
    4a38:	90 e0       	ldi	r25, 0x00	; 0
    4a3a:	9e 83       	std	Y+6, r25	; 0x06
    4a3c:	8d 83       	std	Y+5, r24	; 0x05
    4a3e:	3f c0       	rjmp	.+126    	; 0x4abe <CLCD_voidSendData+0x1fa>
	else if (__tmp > 65535)
    4a40:	6f 81       	ldd	r22, Y+7	; 0x07
    4a42:	78 85       	ldd	r23, Y+8	; 0x08
    4a44:	89 85       	ldd	r24, Y+9	; 0x09
    4a46:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a48:	20 e0       	ldi	r18, 0x00	; 0
    4a4a:	3f ef       	ldi	r19, 0xFF	; 255
    4a4c:	4f e7       	ldi	r20, 0x7F	; 127
    4a4e:	57 e4       	ldi	r21, 0x47	; 71
    4a50:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4a54:	18 16       	cp	r1, r24
    4a56:	4c f5       	brge	.+82     	; 0x4aaa <CLCD_voidSendData+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a58:	6b 85       	ldd	r22, Y+11	; 0x0b
    4a5a:	7c 85       	ldd	r23, Y+12	; 0x0c
    4a5c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4a5e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4a60:	20 e0       	ldi	r18, 0x00	; 0
    4a62:	30 e0       	ldi	r19, 0x00	; 0
    4a64:	40 e2       	ldi	r20, 0x20	; 32
    4a66:	51 e4       	ldi	r21, 0x41	; 65
    4a68:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4a6c:	dc 01       	movw	r26, r24
    4a6e:	cb 01       	movw	r24, r22
    4a70:	bc 01       	movw	r22, r24
    4a72:	cd 01       	movw	r24, r26
    4a74:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4a78:	dc 01       	movw	r26, r24
    4a7a:	cb 01       	movw	r24, r22
    4a7c:	9e 83       	std	Y+6, r25	; 0x06
    4a7e:	8d 83       	std	Y+5, r24	; 0x05
    4a80:	0f c0       	rjmp	.+30     	; 0x4aa0 <CLCD_voidSendData+0x1dc>
    4a82:	88 ec       	ldi	r24, 0xC8	; 200
    4a84:	90 e0       	ldi	r25, 0x00	; 0
    4a86:	9c 83       	std	Y+4, r25	; 0x04
    4a88:	8b 83       	std	Y+3, r24	; 0x03
    4a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    4a8c:	9c 81       	ldd	r25, Y+4	; 0x04
    4a8e:	01 97       	sbiw	r24, 0x01	; 1
    4a90:	f1 f7       	brne	.-4      	; 0x4a8e <CLCD_voidSendData+0x1ca>
    4a92:	9c 83       	std	Y+4, r25	; 0x04
    4a94:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a96:	8d 81       	ldd	r24, Y+5	; 0x05
    4a98:	9e 81       	ldd	r25, Y+6	; 0x06
    4a9a:	01 97       	sbiw	r24, 0x01	; 1
    4a9c:	9e 83       	std	Y+6, r25	; 0x06
    4a9e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4aa0:	8d 81       	ldd	r24, Y+5	; 0x05
    4aa2:	9e 81       	ldd	r25, Y+6	; 0x06
    4aa4:	00 97       	sbiw	r24, 0x00	; 0
    4aa6:	69 f7       	brne	.-38     	; 0x4a82 <CLCD_voidSendData+0x1be>
    4aa8:	14 c0       	rjmp	.+40     	; 0x4ad2 <CLCD_voidSendData+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4aaa:	6f 81       	ldd	r22, Y+7	; 0x07
    4aac:	78 85       	ldd	r23, Y+8	; 0x08
    4aae:	89 85       	ldd	r24, Y+9	; 0x09
    4ab0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4ab2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4ab6:	dc 01       	movw	r26, r24
    4ab8:	cb 01       	movw	r24, r22
    4aba:	9e 83       	std	Y+6, r25	; 0x06
    4abc:	8d 83       	std	Y+5, r24	; 0x05
    4abe:	8d 81       	ldd	r24, Y+5	; 0x05
    4ac0:	9e 81       	ldd	r25, Y+6	; 0x06
    4ac2:	9a 83       	std	Y+2, r25	; 0x02
    4ac4:	89 83       	std	Y+1, r24	; 0x01
    4ac6:	89 81       	ldd	r24, Y+1	; 0x01
    4ac8:	9a 81       	ldd	r25, Y+2	; 0x02
    4aca:	01 97       	sbiw	r24, 0x01	; 1
    4acc:	f1 f7       	brne	.-4      	; 0x4aca <CLCD_voidSendData+0x206>
    4ace:	9a 83       	std	Y+2, r25	; 0x02
    4ad0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    4ad2:	6d 96       	adiw	r28, 0x1d	; 29
    4ad4:	0f b6       	in	r0, 0x3f	; 63
    4ad6:	f8 94       	cli
    4ad8:	de bf       	out	0x3e, r29	; 62
    4ada:	0f be       	out	0x3f, r0	; 63
    4adc:	cd bf       	out	0x3d, r28	; 61
    4ade:	cf 91       	pop	r28
    4ae0:	df 91       	pop	r29
    4ae2:	08 95       	ret

00004ae4 <CLCD_voidSendCommend>:

void CLCD_voidSendCommend ( u8 Copy_u8Commend ){
    4ae4:	df 93       	push	r29
    4ae6:	cf 93       	push	r28
    4ae8:	cd b7       	in	r28, 0x3d	; 61
    4aea:	de b7       	in	r29, 0x3e	; 62
    4aec:	6d 97       	sbiw	r28, 0x1d	; 29
    4aee:	0f b6       	in	r0, 0x3f	; 63
    4af0:	f8 94       	cli
    4af2:	de bf       	out	0x3e, r29	; 62
    4af4:	0f be       	out	0x3f, r0	; 63
    4af6:	cd bf       	out	0x3d, r28	; 61
    4af8:	8d 8f       	std	Y+29, r24	; 0x1d

	DIO_voidSetPortValue ( CLCD_DATA_PORT    , Copy_u8Commend     );
    4afa:	83 e0       	ldi	r24, 0x03	; 3
    4afc:	6d 8d       	ldd	r22, Y+29	; 0x1d
    4afe:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , LOW  );
    4b02:	80 e0       	ldi	r24, 0x00	; 0
    4b04:	61 e0       	ldi	r22, 0x01	; 1
    4b06:	40 e0       	ldi	r20, 0x00	; 0
    4b08:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , LOW  );
    4b0c:	80 e0       	ldi	r24, 0x00	; 0
    4b0e:	62 e0       	ldi	r22, 0x02	; 2
    4b10:	40 e0       	ldi	r20, 0x00	; 0
    4b12:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>

	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , HIGH );
    4b16:	80 e0       	ldi	r24, 0x00	; 0
    4b18:	63 e0       	ldi	r22, 0x03	; 3
    4b1a:	41 e0       	ldi	r20, 0x01	; 1
    4b1c:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    4b20:	80 e0       	ldi	r24, 0x00	; 0
    4b22:	90 e0       	ldi	r25, 0x00	; 0
    4b24:	a0 e8       	ldi	r26, 0x80	; 128
    4b26:	bf e3       	ldi	r27, 0x3F	; 63
    4b28:	89 8f       	std	Y+25, r24	; 0x19
    4b2a:	9a 8f       	std	Y+26, r25	; 0x1a
    4b2c:	ab 8f       	std	Y+27, r26	; 0x1b
    4b2e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b30:	69 8d       	ldd	r22, Y+25	; 0x19
    4b32:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b34:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b36:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b38:	20 e0       	ldi	r18, 0x00	; 0
    4b3a:	30 e0       	ldi	r19, 0x00	; 0
    4b3c:	4a ef       	ldi	r20, 0xFA	; 250
    4b3e:	54 e4       	ldi	r21, 0x44	; 68
    4b40:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4b44:	dc 01       	movw	r26, r24
    4b46:	cb 01       	movw	r24, r22
    4b48:	8d 8b       	std	Y+21, r24	; 0x15
    4b4a:	9e 8b       	std	Y+22, r25	; 0x16
    4b4c:	af 8b       	std	Y+23, r26	; 0x17
    4b4e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4b50:	6d 89       	ldd	r22, Y+21	; 0x15
    4b52:	7e 89       	ldd	r23, Y+22	; 0x16
    4b54:	8f 89       	ldd	r24, Y+23	; 0x17
    4b56:	98 8d       	ldd	r25, Y+24	; 0x18
    4b58:	20 e0       	ldi	r18, 0x00	; 0
    4b5a:	30 e0       	ldi	r19, 0x00	; 0
    4b5c:	40 e8       	ldi	r20, 0x80	; 128
    4b5e:	5f e3       	ldi	r21, 0x3F	; 63
    4b60:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4b64:	88 23       	and	r24, r24
    4b66:	2c f4       	brge	.+10     	; 0x4b72 <CLCD_voidSendCommend+0x8e>
		__ticks = 1;
    4b68:	81 e0       	ldi	r24, 0x01	; 1
    4b6a:	90 e0       	ldi	r25, 0x00	; 0
    4b6c:	9c 8b       	std	Y+20, r25	; 0x14
    4b6e:	8b 8b       	std	Y+19, r24	; 0x13
    4b70:	3f c0       	rjmp	.+126    	; 0x4bf0 <CLCD_voidSendCommend+0x10c>
	else if (__tmp > 65535)
    4b72:	6d 89       	ldd	r22, Y+21	; 0x15
    4b74:	7e 89       	ldd	r23, Y+22	; 0x16
    4b76:	8f 89       	ldd	r24, Y+23	; 0x17
    4b78:	98 8d       	ldd	r25, Y+24	; 0x18
    4b7a:	20 e0       	ldi	r18, 0x00	; 0
    4b7c:	3f ef       	ldi	r19, 0xFF	; 255
    4b7e:	4f e7       	ldi	r20, 0x7F	; 127
    4b80:	57 e4       	ldi	r21, 0x47	; 71
    4b82:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4b86:	18 16       	cp	r1, r24
    4b88:	4c f5       	brge	.+82     	; 0x4bdc <CLCD_voidSendCommend+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b8a:	69 8d       	ldd	r22, Y+25	; 0x19
    4b8c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4b8e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4b90:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4b92:	20 e0       	ldi	r18, 0x00	; 0
    4b94:	30 e0       	ldi	r19, 0x00	; 0
    4b96:	40 e2       	ldi	r20, 0x20	; 32
    4b98:	51 e4       	ldi	r21, 0x41	; 65
    4b9a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4b9e:	dc 01       	movw	r26, r24
    4ba0:	cb 01       	movw	r24, r22
    4ba2:	bc 01       	movw	r22, r24
    4ba4:	cd 01       	movw	r24, r26
    4ba6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4baa:	dc 01       	movw	r26, r24
    4bac:	cb 01       	movw	r24, r22
    4bae:	9c 8b       	std	Y+20, r25	; 0x14
    4bb0:	8b 8b       	std	Y+19, r24	; 0x13
    4bb2:	0f c0       	rjmp	.+30     	; 0x4bd2 <CLCD_voidSendCommend+0xee>
    4bb4:	88 ec       	ldi	r24, 0xC8	; 200
    4bb6:	90 e0       	ldi	r25, 0x00	; 0
    4bb8:	9a 8b       	std	Y+18, r25	; 0x12
    4bba:	89 8b       	std	Y+17, r24	; 0x11
    4bbc:	89 89       	ldd	r24, Y+17	; 0x11
    4bbe:	9a 89       	ldd	r25, Y+18	; 0x12
    4bc0:	01 97       	sbiw	r24, 0x01	; 1
    4bc2:	f1 f7       	brne	.-4      	; 0x4bc0 <CLCD_voidSendCommend+0xdc>
    4bc4:	9a 8b       	std	Y+18, r25	; 0x12
    4bc6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4bc8:	8b 89       	ldd	r24, Y+19	; 0x13
    4bca:	9c 89       	ldd	r25, Y+20	; 0x14
    4bcc:	01 97       	sbiw	r24, 0x01	; 1
    4bce:	9c 8b       	std	Y+20, r25	; 0x14
    4bd0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4bd2:	8b 89       	ldd	r24, Y+19	; 0x13
    4bd4:	9c 89       	ldd	r25, Y+20	; 0x14
    4bd6:	00 97       	sbiw	r24, 0x00	; 0
    4bd8:	69 f7       	brne	.-38     	; 0x4bb4 <CLCD_voidSendCommend+0xd0>
    4bda:	14 c0       	rjmp	.+40     	; 0x4c04 <CLCD_voidSendCommend+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4bdc:	6d 89       	ldd	r22, Y+21	; 0x15
    4bde:	7e 89       	ldd	r23, Y+22	; 0x16
    4be0:	8f 89       	ldd	r24, Y+23	; 0x17
    4be2:	98 8d       	ldd	r25, Y+24	; 0x18
    4be4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4be8:	dc 01       	movw	r26, r24
    4bea:	cb 01       	movw	r24, r22
    4bec:	9c 8b       	std	Y+20, r25	; 0x14
    4bee:	8b 8b       	std	Y+19, r24	; 0x13
    4bf0:	8b 89       	ldd	r24, Y+19	; 0x13
    4bf2:	9c 89       	ldd	r25, Y+20	; 0x14
    4bf4:	98 8b       	std	Y+16, r25	; 0x10
    4bf6:	8f 87       	std	Y+15, r24	; 0x0f
    4bf8:	8f 85       	ldd	r24, Y+15	; 0x0f
    4bfa:	98 89       	ldd	r25, Y+16	; 0x10
    4bfc:	01 97       	sbiw	r24, 0x01	; 1
    4bfe:	f1 f7       	brne	.-4      	; 0x4bfc <CLCD_voidSendCommend+0x118>
    4c00:	98 8b       	std	Y+16, r25	; 0x10
    4c02:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_voidSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , LOW  );
    4c04:	80 e0       	ldi	r24, 0x00	; 0
    4c06:	63 e0       	ldi	r22, 0x03	; 3
    4c08:	40 e0       	ldi	r20, 0x00	; 0
    4c0a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    4c0e:	80 e0       	ldi	r24, 0x00	; 0
    4c10:	90 e0       	ldi	r25, 0x00	; 0
    4c12:	a0 e8       	ldi	r26, 0x80	; 128
    4c14:	bf e3       	ldi	r27, 0x3F	; 63
    4c16:	8b 87       	std	Y+11, r24	; 0x0b
    4c18:	9c 87       	std	Y+12, r25	; 0x0c
    4c1a:	ad 87       	std	Y+13, r26	; 0x0d
    4c1c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c1e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c20:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c22:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c24:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c26:	20 e0       	ldi	r18, 0x00	; 0
    4c28:	30 e0       	ldi	r19, 0x00	; 0
    4c2a:	4a ef       	ldi	r20, 0xFA	; 250
    4c2c:	54 e4       	ldi	r21, 0x44	; 68
    4c2e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4c32:	dc 01       	movw	r26, r24
    4c34:	cb 01       	movw	r24, r22
    4c36:	8f 83       	std	Y+7, r24	; 0x07
    4c38:	98 87       	std	Y+8, r25	; 0x08
    4c3a:	a9 87       	std	Y+9, r26	; 0x09
    4c3c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4c3e:	6f 81       	ldd	r22, Y+7	; 0x07
    4c40:	78 85       	ldd	r23, Y+8	; 0x08
    4c42:	89 85       	ldd	r24, Y+9	; 0x09
    4c44:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c46:	20 e0       	ldi	r18, 0x00	; 0
    4c48:	30 e0       	ldi	r19, 0x00	; 0
    4c4a:	40 e8       	ldi	r20, 0x80	; 128
    4c4c:	5f e3       	ldi	r21, 0x3F	; 63
    4c4e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4c52:	88 23       	and	r24, r24
    4c54:	2c f4       	brge	.+10     	; 0x4c60 <CLCD_voidSendCommend+0x17c>
		__ticks = 1;
    4c56:	81 e0       	ldi	r24, 0x01	; 1
    4c58:	90 e0       	ldi	r25, 0x00	; 0
    4c5a:	9e 83       	std	Y+6, r25	; 0x06
    4c5c:	8d 83       	std	Y+5, r24	; 0x05
    4c5e:	3f c0       	rjmp	.+126    	; 0x4cde <CLCD_voidSendCommend+0x1fa>
	else if (__tmp > 65535)
    4c60:	6f 81       	ldd	r22, Y+7	; 0x07
    4c62:	78 85       	ldd	r23, Y+8	; 0x08
    4c64:	89 85       	ldd	r24, Y+9	; 0x09
    4c66:	9a 85       	ldd	r25, Y+10	; 0x0a
    4c68:	20 e0       	ldi	r18, 0x00	; 0
    4c6a:	3f ef       	ldi	r19, 0xFF	; 255
    4c6c:	4f e7       	ldi	r20, 0x7F	; 127
    4c6e:	57 e4       	ldi	r21, 0x47	; 71
    4c70:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4c74:	18 16       	cp	r1, r24
    4c76:	4c f5       	brge	.+82     	; 0x4cca <CLCD_voidSendCommend+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c78:	6b 85       	ldd	r22, Y+11	; 0x0b
    4c7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    4c7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4c7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4c80:	20 e0       	ldi	r18, 0x00	; 0
    4c82:	30 e0       	ldi	r19, 0x00	; 0
    4c84:	40 e2       	ldi	r20, 0x20	; 32
    4c86:	51 e4       	ldi	r21, 0x41	; 65
    4c88:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4c8c:	dc 01       	movw	r26, r24
    4c8e:	cb 01       	movw	r24, r22
    4c90:	bc 01       	movw	r22, r24
    4c92:	cd 01       	movw	r24, r26
    4c94:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4c98:	dc 01       	movw	r26, r24
    4c9a:	cb 01       	movw	r24, r22
    4c9c:	9e 83       	std	Y+6, r25	; 0x06
    4c9e:	8d 83       	std	Y+5, r24	; 0x05
    4ca0:	0f c0       	rjmp	.+30     	; 0x4cc0 <CLCD_voidSendCommend+0x1dc>
    4ca2:	88 ec       	ldi	r24, 0xC8	; 200
    4ca4:	90 e0       	ldi	r25, 0x00	; 0
    4ca6:	9c 83       	std	Y+4, r25	; 0x04
    4ca8:	8b 83       	std	Y+3, r24	; 0x03
    4caa:	8b 81       	ldd	r24, Y+3	; 0x03
    4cac:	9c 81       	ldd	r25, Y+4	; 0x04
    4cae:	01 97       	sbiw	r24, 0x01	; 1
    4cb0:	f1 f7       	brne	.-4      	; 0x4cae <CLCD_voidSendCommend+0x1ca>
    4cb2:	9c 83       	std	Y+4, r25	; 0x04
    4cb4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4cb6:	8d 81       	ldd	r24, Y+5	; 0x05
    4cb8:	9e 81       	ldd	r25, Y+6	; 0x06
    4cba:	01 97       	sbiw	r24, 0x01	; 1
    4cbc:	9e 83       	std	Y+6, r25	; 0x06
    4cbe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cc0:	8d 81       	ldd	r24, Y+5	; 0x05
    4cc2:	9e 81       	ldd	r25, Y+6	; 0x06
    4cc4:	00 97       	sbiw	r24, 0x00	; 0
    4cc6:	69 f7       	brne	.-38     	; 0x4ca2 <CLCD_voidSendCommend+0x1be>
    4cc8:	14 c0       	rjmp	.+40     	; 0x4cf2 <CLCD_voidSendCommend+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4cca:	6f 81       	ldd	r22, Y+7	; 0x07
    4ccc:	78 85       	ldd	r23, Y+8	; 0x08
    4cce:	89 85       	ldd	r24, Y+9	; 0x09
    4cd0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4cd2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4cd6:	dc 01       	movw	r26, r24
    4cd8:	cb 01       	movw	r24, r22
    4cda:	9e 83       	std	Y+6, r25	; 0x06
    4cdc:	8d 83       	std	Y+5, r24	; 0x05
    4cde:	8d 81       	ldd	r24, Y+5	; 0x05
    4ce0:	9e 81       	ldd	r25, Y+6	; 0x06
    4ce2:	9a 83       	std	Y+2, r25	; 0x02
    4ce4:	89 83       	std	Y+1, r24	; 0x01
    4ce6:	89 81       	ldd	r24, Y+1	; 0x01
    4ce8:	9a 81       	ldd	r25, Y+2	; 0x02
    4cea:	01 97       	sbiw	r24, 0x01	; 1
    4cec:	f1 f7       	brne	.-4      	; 0x4cea <CLCD_voidSendCommend+0x206>
    4cee:	9a 83       	std	Y+2, r25	; 0x02
    4cf0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);


}
    4cf2:	6d 96       	adiw	r28, 0x1d	; 29
    4cf4:	0f b6       	in	r0, 0x3f	; 63
    4cf6:	f8 94       	cli
    4cf8:	de bf       	out	0x3e, r29	; 62
    4cfa:	0f be       	out	0x3f, r0	; 63
    4cfc:	cd bf       	out	0x3d, r28	; 61
    4cfe:	cf 91       	pop	r28
    4d00:	df 91       	pop	r29
    4d02:	08 95       	ret

00004d04 <CLCD_voidSendString>:
void CLCD_voidSendString  (u8 * Copy_u8ptrString ){
    4d04:	df 93       	push	r29
    4d06:	cf 93       	push	r28
    4d08:	00 d0       	rcall	.+0      	; 0x4d0a <CLCD_voidSendString+0x6>
    4d0a:	0f 92       	push	r0
    4d0c:	cd b7       	in	r28, 0x3d	; 61
    4d0e:	de b7       	in	r29, 0x3e	; 62
    4d10:	9b 83       	std	Y+3, r25	; 0x03
    4d12:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOC_u8Iterator = 0 ;
    4d14:	19 82       	std	Y+1, r1	; 0x01
    4d16:	0e c0       	rjmp	.+28     	; 0x4d34 <CLCD_voidSendString+0x30>
	while(Copy_u8ptrString[LOC_u8Iterator] != '\0') {
		CLCD_voidSendData(Copy_u8ptrString[LOC_u8Iterator]);
    4d18:	89 81       	ldd	r24, Y+1	; 0x01
    4d1a:	28 2f       	mov	r18, r24
    4d1c:	30 e0       	ldi	r19, 0x00	; 0
    4d1e:	8a 81       	ldd	r24, Y+2	; 0x02
    4d20:	9b 81       	ldd	r25, Y+3	; 0x03
    4d22:	fc 01       	movw	r30, r24
    4d24:	e2 0f       	add	r30, r18
    4d26:	f3 1f       	adc	r31, r19
    4d28:	80 81       	ld	r24, Z
    4d2a:	0e 94 62 24 	call	0x48c4	; 0x48c4 <CLCD_voidSendData>
		LOC_u8Iterator++ ;
    4d2e:	89 81       	ldd	r24, Y+1	; 0x01
    4d30:	8f 5f       	subi	r24, 0xFF	; 255
    4d32:	89 83       	std	Y+1, r24	; 0x01


}
void CLCD_voidSendString  (u8 * Copy_u8ptrString ){
	u8 LOC_u8Iterator = 0 ;
	while(Copy_u8ptrString[LOC_u8Iterator] != '\0') {
    4d34:	89 81       	ldd	r24, Y+1	; 0x01
    4d36:	28 2f       	mov	r18, r24
    4d38:	30 e0       	ldi	r19, 0x00	; 0
    4d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    4d3c:	9b 81       	ldd	r25, Y+3	; 0x03
    4d3e:	fc 01       	movw	r30, r24
    4d40:	e2 0f       	add	r30, r18
    4d42:	f3 1f       	adc	r31, r19
    4d44:	80 81       	ld	r24, Z
    4d46:	88 23       	and	r24, r24
    4d48:	39 f7       	brne	.-50     	; 0x4d18 <CLCD_voidSendString+0x14>
		CLCD_voidSendData(Copy_u8ptrString[LOC_u8Iterator]);
		LOC_u8Iterator++ ;
	}}
    4d4a:	0f 90       	pop	r0
    4d4c:	0f 90       	pop	r0
    4d4e:	0f 90       	pop	r0
    4d50:	cf 91       	pop	r28
    4d52:	df 91       	pop	r29
    4d54:	08 95       	ret

00004d56 <CLCD_voidSendNumber>:
void CLCD_voidSendNumber   ( u64 Copy_u64Number    ){
    4d56:	af 92       	push	r10
    4d58:	bf 92       	push	r11
    4d5a:	cf 92       	push	r12
    4d5c:	df 92       	push	r13
    4d5e:	ef 92       	push	r14
    4d60:	ff 92       	push	r15
    4d62:	0f 93       	push	r16
    4d64:	1f 93       	push	r17
    4d66:	df 93       	push	r29
    4d68:	cf 93       	push	r28
    4d6a:	cd b7       	in	r28, 0x3d	; 61
    4d6c:	de b7       	in	r29, 0x3e	; 62
    4d6e:	c6 56       	subi	r28, 0x66	; 102
    4d70:	d0 40       	sbci	r29, 0x00	; 0
    4d72:	0f b6       	in	r0, 0x3f	; 63
    4d74:	f8 94       	cli
    4d76:	de bf       	out	0x3e, r29	; 62
    4d78:	0f be       	out	0x3f, r0	; 63
    4d7a:	cd bf       	out	0x3d, r28	; 61
    4d7c:	29 87       	std	Y+9, r18	; 0x09
    4d7e:	3a 87       	std	Y+10, r19	; 0x0a
    4d80:	4b 87       	std	Y+11, r20	; 0x0b
    4d82:	5c 87       	std	Y+12, r21	; 0x0c
    4d84:	6d 87       	std	Y+13, r22	; 0x0d
    4d86:	7e 87       	std	Y+14, r23	; 0x0e
    4d88:	8f 87       	std	Y+15, r24	; 0x0f
    4d8a:	98 8b       	std	Y+16, r25	; 0x10

		u64 LOC_u64Reversed = 1 ;
    4d8c:	81 e0       	ldi	r24, 0x01	; 1
    4d8e:	89 83       	std	Y+1, r24	; 0x01
    4d90:	1a 82       	std	Y+2, r1	; 0x02
    4d92:	1b 82       	std	Y+3, r1	; 0x03
    4d94:	1c 82       	std	Y+4, r1	; 0x04
    4d96:	1d 82       	std	Y+5, r1	; 0x05
    4d98:	1e 82       	std	Y+6, r1	; 0x06
    4d9a:	1f 82       	std	Y+7, r1	; 0x07
    4d9c:	18 86       	std	Y+8, r1	; 0x08

		if( Copy_u64Number == 0 ) { CLCD_voidSendData('0'); }
    4d9e:	89 85       	ldd	r24, Y+9	; 0x09
    4da0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4da2:	89 2b       	or	r24, r25
    4da4:	9b 85       	ldd	r25, Y+11	; 0x0b
    4da6:	89 2b       	or	r24, r25
    4da8:	9c 85       	ldd	r25, Y+12	; 0x0c
    4daa:	89 2b       	or	r24, r25
    4dac:	9d 85       	ldd	r25, Y+13	; 0x0d
    4dae:	89 2b       	or	r24, r25
    4db0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4db2:	89 2b       	or	r24, r25
    4db4:	9f 85       	ldd	r25, Y+15	; 0x0f
    4db6:	89 2b       	or	r24, r25
    4db8:	98 89       	ldd	r25, Y+16	; 0x10
    4dba:	89 2b       	or	r24, r25
    4dbc:	88 23       	and	r24, r24
    4dbe:	09 f0       	breq	.+2      	; 0x4dc2 <CLCD_voidSendNumber+0x6c>
    4dc0:	62 c3       	rjmp	.+1732   	; 0x5486 <CLCD_voidSendNumber+0x730>
    4dc2:	80 e3       	ldi	r24, 0x30	; 48
    4dc4:	0e 94 62 24 	call	0x48c4	; 0x48c4 <CLCD_voidSendData>
    4dc8:	ef c3       	rjmp	.+2014   	; 0x55a8 <CLCD_voidSendNumber+0x852>

		else{

			while( Copy_u64Number != 0 ){

				LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
    4dca:	29 81       	ldd	r18, Y+1	; 0x01
    4dcc:	3a 81       	ldd	r19, Y+2	; 0x02
    4dce:	4b 81       	ldd	r20, Y+3	; 0x03
    4dd0:	5c 81       	ldd	r21, Y+4	; 0x04
    4dd2:	6d 81       	ldd	r22, Y+5	; 0x05
    4dd4:	7e 81       	ldd	r23, Y+6	; 0x06
    4dd6:	8f 81       	ldd	r24, Y+7	; 0x07
    4dd8:	98 85       	ldd	r25, Y+8	; 0x08
    4dda:	a2 2e       	mov	r10, r18
    4ddc:	b3 2e       	mov	r11, r19
    4dde:	c4 2e       	mov	r12, r20
    4de0:	d5 2e       	mov	r13, r21
    4de2:	e6 2e       	mov	r14, r22
    4de4:	f7 2e       	mov	r15, r23
    4de6:	08 2f       	mov	r16, r24
    4de8:	19 2f       	mov	r17, r25
    4dea:	2a 2d       	mov	r18, r10
    4dec:	3b 2d       	mov	r19, r11
    4dee:	4c 2d       	mov	r20, r12
    4df0:	5d 2d       	mov	r21, r13
    4df2:	6e 2d       	mov	r22, r14
    4df4:	7f 2d       	mov	r23, r15
    4df6:	80 2f       	mov	r24, r16
    4df8:	91 2f       	mov	r25, r17
    4dfa:	01 e0       	ldi	r16, 0x01	; 1
    4dfc:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    4e00:	29 a3       	std	Y+33, r18	; 0x21
    4e02:	3a a3       	std	Y+34, r19	; 0x22
    4e04:	4b a3       	std	Y+35, r20	; 0x23
    4e06:	5c a3       	std	Y+36, r21	; 0x24
    4e08:	6d a3       	std	Y+37, r22	; 0x25
    4e0a:	7e a3       	std	Y+38, r23	; 0x26
    4e0c:	8f a3       	std	Y+39, r24	; 0x27
    4e0e:	98 a7       	std	Y+40, r25	; 0x28
    4e10:	29 a1       	ldd	r18, Y+33	; 0x21
    4e12:	3a a1       	ldd	r19, Y+34	; 0x22
    4e14:	4b a1       	ldd	r20, Y+35	; 0x23
    4e16:	5c a1       	ldd	r21, Y+36	; 0x24
    4e18:	6d a1       	ldd	r22, Y+37	; 0x25
    4e1a:	7e a1       	ldd	r23, Y+38	; 0x26
    4e1c:	8f a1       	ldd	r24, Y+39	; 0x27
    4e1e:	98 a5       	ldd	r25, Y+40	; 0x28
    4e20:	02 e0       	ldi	r16, 0x02	; 2
    4e22:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    4e26:	29 a7       	std	Y+41, r18	; 0x29
    4e28:	3a a7       	std	Y+42, r19	; 0x2a
    4e2a:	4b a7       	std	Y+43, r20	; 0x2b
    4e2c:	5c a7       	std	Y+44, r21	; 0x2c
    4e2e:	6d a7       	std	Y+45, r22	; 0x2d
    4e30:	7e a7       	std	Y+46, r23	; 0x2e
    4e32:	8f a7       	std	Y+47, r24	; 0x2f
    4e34:	98 ab       	std	Y+48, r25	; 0x30
    4e36:	89 a1       	ldd	r24, Y+33	; 0x21
    4e38:	99 a5       	ldd	r25, Y+41	; 0x29
    4e3a:	89 0f       	add	r24, r25
    4e3c:	89 ab       	std	Y+49, r24	; 0x31
    4e3e:	81 e0       	ldi	r24, 0x01	; 1
    4e40:	89 af       	std	Y+57, r24	; 0x39
    4e42:	99 a9       	ldd	r25, Y+49	; 0x31
    4e44:	89 a1       	ldd	r24, Y+33	; 0x21
    4e46:	98 17       	cp	r25, r24
    4e48:	08 f0       	brcs	.+2      	; 0x4e4c <CLCD_voidSendNumber+0xf6>
    4e4a:	19 ae       	std	Y+57, r1	; 0x39
    4e4c:	9a a1       	ldd	r25, Y+34	; 0x22
    4e4e:	8a a5       	ldd	r24, Y+42	; 0x2a
    4e50:	98 0f       	add	r25, r24
    4e52:	9a ab       	std	Y+50, r25	; 0x32
    4e54:	91 e0       	ldi	r25, 0x01	; 1
    4e56:	9a af       	std	Y+58, r25	; 0x3a
    4e58:	8a a9       	ldd	r24, Y+50	; 0x32
    4e5a:	9a a1       	ldd	r25, Y+34	; 0x22
    4e5c:	89 17       	cp	r24, r25
    4e5e:	08 f0       	brcs	.+2      	; 0x4e62 <CLCD_voidSendNumber+0x10c>
    4e60:	1a ae       	std	Y+58, r1	; 0x3a
    4e62:	89 ad       	ldd	r24, Y+57	; 0x39
    4e64:	9a a9       	ldd	r25, Y+50	; 0x32
    4e66:	89 0f       	add	r24, r25
    4e68:	8b af       	std	Y+59, r24	; 0x3b
    4e6a:	81 e0       	ldi	r24, 0x01	; 1
    4e6c:	8c af       	std	Y+60, r24	; 0x3c
    4e6e:	9b ad       	ldd	r25, Y+59	; 0x3b
    4e70:	8a a9       	ldd	r24, Y+50	; 0x32
    4e72:	98 17       	cp	r25, r24
    4e74:	08 f0       	brcs	.+2      	; 0x4e78 <CLCD_voidSendNumber+0x122>
    4e76:	1c ae       	std	Y+60, r1	; 0x3c
    4e78:	9a ad       	ldd	r25, Y+58	; 0x3a
    4e7a:	8c ad       	ldd	r24, Y+60	; 0x3c
    4e7c:	98 2b       	or	r25, r24
    4e7e:	9a af       	std	Y+58, r25	; 0x3a
    4e80:	9b ad       	ldd	r25, Y+59	; 0x3b
    4e82:	9a ab       	std	Y+50, r25	; 0x32
    4e84:	8b a1       	ldd	r24, Y+35	; 0x23
    4e86:	9b a5       	ldd	r25, Y+43	; 0x2b
    4e88:	89 0f       	add	r24, r25
    4e8a:	8b ab       	std	Y+51, r24	; 0x33
    4e8c:	81 e0       	ldi	r24, 0x01	; 1
    4e8e:	8d af       	std	Y+61, r24	; 0x3d
    4e90:	9b a9       	ldd	r25, Y+51	; 0x33
    4e92:	8b a1       	ldd	r24, Y+35	; 0x23
    4e94:	98 17       	cp	r25, r24
    4e96:	08 f0       	brcs	.+2      	; 0x4e9a <CLCD_voidSendNumber+0x144>
    4e98:	1d ae       	std	Y+61, r1	; 0x3d
    4e9a:	9a ad       	ldd	r25, Y+58	; 0x3a
    4e9c:	8b a9       	ldd	r24, Y+51	; 0x33
    4e9e:	98 0f       	add	r25, r24
    4ea0:	9e af       	std	Y+62, r25	; 0x3e
    4ea2:	91 e0       	ldi	r25, 0x01	; 1
    4ea4:	9f af       	std	Y+63, r25	; 0x3f
    4ea6:	8e ad       	ldd	r24, Y+62	; 0x3e
    4ea8:	9b a9       	ldd	r25, Y+51	; 0x33
    4eaa:	89 17       	cp	r24, r25
    4eac:	08 f0       	brcs	.+2      	; 0x4eb0 <CLCD_voidSendNumber+0x15a>
    4eae:	1f ae       	std	Y+63, r1	; 0x3f
    4eb0:	8d ad       	ldd	r24, Y+61	; 0x3d
    4eb2:	9f ad       	ldd	r25, Y+63	; 0x3f
    4eb4:	89 2b       	or	r24, r25
    4eb6:	8d af       	std	Y+61, r24	; 0x3d
    4eb8:	8e ad       	ldd	r24, Y+62	; 0x3e
    4eba:	8b ab       	std	Y+51, r24	; 0x33
    4ebc:	9c a1       	ldd	r25, Y+36	; 0x24
    4ebe:	8c a5       	ldd	r24, Y+44	; 0x2c
    4ec0:	98 0f       	add	r25, r24
    4ec2:	9c ab       	std	Y+52, r25	; 0x34
    4ec4:	91 e0       	ldi	r25, 0x01	; 1
    4ec6:	21 96       	adiw	r28, 0x01	; 1
    4ec8:	9f af       	std	Y+63, r25	; 0x3f
    4eca:	21 97       	sbiw	r28, 0x01	; 1
    4ecc:	8c a9       	ldd	r24, Y+52	; 0x34
    4ece:	9c a1       	ldd	r25, Y+36	; 0x24
    4ed0:	89 17       	cp	r24, r25
    4ed2:	18 f0       	brcs	.+6      	; 0x4eda <CLCD_voidSendNumber+0x184>
    4ed4:	21 96       	adiw	r28, 0x01	; 1
    4ed6:	1f ae       	std	Y+63, r1	; 0x3f
    4ed8:	21 97       	sbiw	r28, 0x01	; 1
    4eda:	8d ad       	ldd	r24, Y+61	; 0x3d
    4edc:	9c a9       	ldd	r25, Y+52	; 0x34
    4ede:	89 0f       	add	r24, r25
    4ee0:	22 96       	adiw	r28, 0x02	; 2
    4ee2:	8f af       	std	Y+63, r24	; 0x3f
    4ee4:	22 97       	sbiw	r28, 0x02	; 2
    4ee6:	81 e0       	ldi	r24, 0x01	; 1
    4ee8:	23 96       	adiw	r28, 0x03	; 3
    4eea:	8f af       	std	Y+63, r24	; 0x3f
    4eec:	23 97       	sbiw	r28, 0x03	; 3
    4eee:	22 96       	adiw	r28, 0x02	; 2
    4ef0:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ef2:	22 97       	sbiw	r28, 0x02	; 2
    4ef4:	8c a9       	ldd	r24, Y+52	; 0x34
    4ef6:	98 17       	cp	r25, r24
    4ef8:	18 f0       	brcs	.+6      	; 0x4f00 <CLCD_voidSendNumber+0x1aa>
    4efa:	23 96       	adiw	r28, 0x03	; 3
    4efc:	1f ae       	std	Y+63, r1	; 0x3f
    4efe:	23 97       	sbiw	r28, 0x03	; 3
    4f00:	21 96       	adiw	r28, 0x01	; 1
    4f02:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f04:	21 97       	sbiw	r28, 0x01	; 1
    4f06:	23 96       	adiw	r28, 0x03	; 3
    4f08:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f0a:	23 97       	sbiw	r28, 0x03	; 3
    4f0c:	98 2b       	or	r25, r24
    4f0e:	21 96       	adiw	r28, 0x01	; 1
    4f10:	9f af       	std	Y+63, r25	; 0x3f
    4f12:	21 97       	sbiw	r28, 0x01	; 1
    4f14:	22 96       	adiw	r28, 0x02	; 2
    4f16:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f18:	22 97       	sbiw	r28, 0x02	; 2
    4f1a:	9c ab       	std	Y+52, r25	; 0x34
    4f1c:	8d a1       	ldd	r24, Y+37	; 0x25
    4f1e:	9d a5       	ldd	r25, Y+45	; 0x2d
    4f20:	89 0f       	add	r24, r25
    4f22:	8d ab       	std	Y+53, r24	; 0x35
    4f24:	81 e0       	ldi	r24, 0x01	; 1
    4f26:	24 96       	adiw	r28, 0x04	; 4
    4f28:	8f af       	std	Y+63, r24	; 0x3f
    4f2a:	24 97       	sbiw	r28, 0x04	; 4
    4f2c:	9d a9       	ldd	r25, Y+53	; 0x35
    4f2e:	8d a1       	ldd	r24, Y+37	; 0x25
    4f30:	98 17       	cp	r25, r24
    4f32:	18 f0       	brcs	.+6      	; 0x4f3a <CLCD_voidSendNumber+0x1e4>
    4f34:	24 96       	adiw	r28, 0x04	; 4
    4f36:	1f ae       	std	Y+63, r1	; 0x3f
    4f38:	24 97       	sbiw	r28, 0x04	; 4
    4f3a:	21 96       	adiw	r28, 0x01	; 1
    4f3c:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f3e:	21 97       	sbiw	r28, 0x01	; 1
    4f40:	8d a9       	ldd	r24, Y+53	; 0x35
    4f42:	98 0f       	add	r25, r24
    4f44:	25 96       	adiw	r28, 0x05	; 5
    4f46:	9f af       	std	Y+63, r25	; 0x3f
    4f48:	25 97       	sbiw	r28, 0x05	; 5
    4f4a:	91 e0       	ldi	r25, 0x01	; 1
    4f4c:	26 96       	adiw	r28, 0x06	; 6
    4f4e:	9f af       	std	Y+63, r25	; 0x3f
    4f50:	26 97       	sbiw	r28, 0x06	; 6
    4f52:	25 96       	adiw	r28, 0x05	; 5
    4f54:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f56:	25 97       	sbiw	r28, 0x05	; 5
    4f58:	9d a9       	ldd	r25, Y+53	; 0x35
    4f5a:	89 17       	cp	r24, r25
    4f5c:	18 f0       	brcs	.+6      	; 0x4f64 <CLCD_voidSendNumber+0x20e>
    4f5e:	26 96       	adiw	r28, 0x06	; 6
    4f60:	1f ae       	std	Y+63, r1	; 0x3f
    4f62:	26 97       	sbiw	r28, 0x06	; 6
    4f64:	24 96       	adiw	r28, 0x04	; 4
    4f66:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f68:	24 97       	sbiw	r28, 0x04	; 4
    4f6a:	26 96       	adiw	r28, 0x06	; 6
    4f6c:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f6e:	26 97       	sbiw	r28, 0x06	; 6
    4f70:	89 2b       	or	r24, r25
    4f72:	24 96       	adiw	r28, 0x04	; 4
    4f74:	8f af       	std	Y+63, r24	; 0x3f
    4f76:	24 97       	sbiw	r28, 0x04	; 4
    4f78:	25 96       	adiw	r28, 0x05	; 5
    4f7a:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f7c:	25 97       	sbiw	r28, 0x05	; 5
    4f7e:	8d ab       	std	Y+53, r24	; 0x35
    4f80:	9e a1       	ldd	r25, Y+38	; 0x26
    4f82:	8e a5       	ldd	r24, Y+46	; 0x2e
    4f84:	98 0f       	add	r25, r24
    4f86:	9e ab       	std	Y+54, r25	; 0x36
    4f88:	91 e0       	ldi	r25, 0x01	; 1
    4f8a:	27 96       	adiw	r28, 0x07	; 7
    4f8c:	9f af       	std	Y+63, r25	; 0x3f
    4f8e:	27 97       	sbiw	r28, 0x07	; 7
    4f90:	8e a9       	ldd	r24, Y+54	; 0x36
    4f92:	9e a1       	ldd	r25, Y+38	; 0x26
    4f94:	89 17       	cp	r24, r25
    4f96:	18 f0       	brcs	.+6      	; 0x4f9e <CLCD_voidSendNumber+0x248>
    4f98:	27 96       	adiw	r28, 0x07	; 7
    4f9a:	1f ae       	std	Y+63, r1	; 0x3f
    4f9c:	27 97       	sbiw	r28, 0x07	; 7
    4f9e:	24 96       	adiw	r28, 0x04	; 4
    4fa0:	8f ad       	ldd	r24, Y+63	; 0x3f
    4fa2:	24 97       	sbiw	r28, 0x04	; 4
    4fa4:	9e a9       	ldd	r25, Y+54	; 0x36
    4fa6:	89 0f       	add	r24, r25
    4fa8:	28 96       	adiw	r28, 0x08	; 8
    4faa:	8f af       	std	Y+63, r24	; 0x3f
    4fac:	28 97       	sbiw	r28, 0x08	; 8
    4fae:	81 e0       	ldi	r24, 0x01	; 1
    4fb0:	29 96       	adiw	r28, 0x09	; 9
    4fb2:	8f af       	std	Y+63, r24	; 0x3f
    4fb4:	29 97       	sbiw	r28, 0x09	; 9
    4fb6:	28 96       	adiw	r28, 0x08	; 8
    4fb8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fba:	28 97       	sbiw	r28, 0x08	; 8
    4fbc:	8e a9       	ldd	r24, Y+54	; 0x36
    4fbe:	98 17       	cp	r25, r24
    4fc0:	18 f0       	brcs	.+6      	; 0x4fc8 <CLCD_voidSendNumber+0x272>
    4fc2:	29 96       	adiw	r28, 0x09	; 9
    4fc4:	1f ae       	std	Y+63, r1	; 0x3f
    4fc6:	29 97       	sbiw	r28, 0x09	; 9
    4fc8:	27 96       	adiw	r28, 0x07	; 7
    4fca:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fcc:	27 97       	sbiw	r28, 0x07	; 7
    4fce:	29 96       	adiw	r28, 0x09	; 9
    4fd0:	8f ad       	ldd	r24, Y+63	; 0x3f
    4fd2:	29 97       	sbiw	r28, 0x09	; 9
    4fd4:	98 2b       	or	r25, r24
    4fd6:	27 96       	adiw	r28, 0x07	; 7
    4fd8:	9f af       	std	Y+63, r25	; 0x3f
    4fda:	27 97       	sbiw	r28, 0x07	; 7
    4fdc:	28 96       	adiw	r28, 0x08	; 8
    4fde:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fe0:	28 97       	sbiw	r28, 0x08	; 8
    4fe2:	9e ab       	std	Y+54, r25	; 0x36
    4fe4:	8f a1       	ldd	r24, Y+39	; 0x27
    4fe6:	9f a5       	ldd	r25, Y+47	; 0x2f
    4fe8:	89 0f       	add	r24, r25
    4fea:	8f ab       	std	Y+55, r24	; 0x37
    4fec:	81 e0       	ldi	r24, 0x01	; 1
    4fee:	2a 96       	adiw	r28, 0x0a	; 10
    4ff0:	8f af       	std	Y+63, r24	; 0x3f
    4ff2:	2a 97       	sbiw	r28, 0x0a	; 10
    4ff4:	9f a9       	ldd	r25, Y+55	; 0x37
    4ff6:	8f a1       	ldd	r24, Y+39	; 0x27
    4ff8:	98 17       	cp	r25, r24
    4ffa:	18 f0       	brcs	.+6      	; 0x5002 <CLCD_voidSendNumber+0x2ac>
    4ffc:	2a 96       	adiw	r28, 0x0a	; 10
    4ffe:	1f ae       	std	Y+63, r1	; 0x3f
    5000:	2a 97       	sbiw	r28, 0x0a	; 10
    5002:	27 96       	adiw	r28, 0x07	; 7
    5004:	9f ad       	ldd	r25, Y+63	; 0x3f
    5006:	27 97       	sbiw	r28, 0x07	; 7
    5008:	8f a9       	ldd	r24, Y+55	; 0x37
    500a:	98 0f       	add	r25, r24
    500c:	2b 96       	adiw	r28, 0x0b	; 11
    500e:	9f af       	std	Y+63, r25	; 0x3f
    5010:	2b 97       	sbiw	r28, 0x0b	; 11
    5012:	91 e0       	ldi	r25, 0x01	; 1
    5014:	2c 96       	adiw	r28, 0x0c	; 12
    5016:	9f af       	std	Y+63, r25	; 0x3f
    5018:	2c 97       	sbiw	r28, 0x0c	; 12
    501a:	2b 96       	adiw	r28, 0x0b	; 11
    501c:	8f ad       	ldd	r24, Y+63	; 0x3f
    501e:	2b 97       	sbiw	r28, 0x0b	; 11
    5020:	9f a9       	ldd	r25, Y+55	; 0x37
    5022:	89 17       	cp	r24, r25
    5024:	18 f0       	brcs	.+6      	; 0x502c <CLCD_voidSendNumber+0x2d6>
    5026:	2c 96       	adiw	r28, 0x0c	; 12
    5028:	1f ae       	std	Y+63, r1	; 0x3f
    502a:	2c 97       	sbiw	r28, 0x0c	; 12
    502c:	2a 96       	adiw	r28, 0x0a	; 10
    502e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5030:	2a 97       	sbiw	r28, 0x0a	; 10
    5032:	2c 96       	adiw	r28, 0x0c	; 12
    5034:	9f ad       	ldd	r25, Y+63	; 0x3f
    5036:	2c 97       	sbiw	r28, 0x0c	; 12
    5038:	89 2b       	or	r24, r25
    503a:	2a 96       	adiw	r28, 0x0a	; 10
    503c:	8f af       	std	Y+63, r24	; 0x3f
    503e:	2a 97       	sbiw	r28, 0x0a	; 10
    5040:	2b 96       	adiw	r28, 0x0b	; 11
    5042:	8f ad       	ldd	r24, Y+63	; 0x3f
    5044:	2b 97       	sbiw	r28, 0x0b	; 11
    5046:	8f ab       	std	Y+55, r24	; 0x37
    5048:	98 a5       	ldd	r25, Y+40	; 0x28
    504a:	88 a9       	ldd	r24, Y+48	; 0x30
    504c:	98 0f       	add	r25, r24
    504e:	98 af       	std	Y+56, r25	; 0x38
    5050:	2a 96       	adiw	r28, 0x0a	; 10
    5052:	8f ad       	ldd	r24, Y+63	; 0x3f
    5054:	2a 97       	sbiw	r28, 0x0a	; 10
    5056:	98 ad       	ldd	r25, Y+56	; 0x38
    5058:	89 0f       	add	r24, r25
    505a:	88 af       	std	Y+56, r24	; 0x38
    505c:	89 a9       	ldd	r24, Y+49	; 0x31
    505e:	89 8f       	std	Y+25, r24	; 0x19
    5060:	9a a9       	ldd	r25, Y+50	; 0x32
    5062:	9a 8f       	std	Y+26, r25	; 0x1a
    5064:	8b a9       	ldd	r24, Y+51	; 0x33
    5066:	8b 8f       	std	Y+27, r24	; 0x1b
    5068:	9c a9       	ldd	r25, Y+52	; 0x34
    506a:	9c 8f       	std	Y+28, r25	; 0x1c
    506c:	8d a9       	ldd	r24, Y+53	; 0x35
    506e:	8d 8f       	std	Y+29, r24	; 0x1d
    5070:	9e a9       	ldd	r25, Y+54	; 0x36
    5072:	9e 8f       	std	Y+30, r25	; 0x1e
    5074:	8f a9       	ldd	r24, Y+55	; 0x37
    5076:	8f 8f       	std	Y+31, r24	; 0x1f
    5078:	98 ad       	ldd	r25, Y+56	; 0x38
    507a:	98 a3       	std	Y+32, r25	; 0x20
    507c:	a9 84       	ldd	r10, Y+9	; 0x09
    507e:	ba 84       	ldd	r11, Y+10	; 0x0a
    5080:	cb 84       	ldd	r12, Y+11	; 0x0b
    5082:	dc 84       	ldd	r13, Y+12	; 0x0c
    5084:	ed 84       	ldd	r14, Y+13	; 0x0d
    5086:	fe 84       	ldd	r15, Y+14	; 0x0e
    5088:	0f 85       	ldd	r16, Y+15	; 0x0f
    508a:	18 89       	ldd	r17, Y+16	; 0x10
    508c:	2a 2d       	mov	r18, r10
    508e:	3b 2d       	mov	r19, r11
    5090:	4c 2d       	mov	r20, r12
    5092:	5d 2d       	mov	r21, r13
    5094:	6e 2d       	mov	r22, r14
    5096:	7f 2d       	mov	r23, r15
    5098:	80 2f       	mov	r24, r16
    509a:	91 2f       	mov	r25, r17
    509c:	0f 2e       	mov	r0, r31
    509e:	fa e0       	ldi	r31, 0x0A	; 10
    50a0:	af 2e       	mov	r10, r31
    50a2:	f0 2d       	mov	r31, r0
    50a4:	bb 24       	eor	r11, r11
    50a6:	cc 24       	eor	r12, r12
    50a8:	dd 24       	eor	r13, r13
    50aa:	ee 24       	eor	r14, r14
    50ac:	ff 24       	eor	r15, r15
    50ae:	00 e0       	ldi	r16, 0x00	; 0
    50b0:	10 e0       	ldi	r17, 0x00	; 0
    50b2:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    50b6:	a2 2e       	mov	r10, r18
    50b8:	b3 2e       	mov	r11, r19
    50ba:	c4 2e       	mov	r12, r20
    50bc:	d5 2e       	mov	r13, r21
    50be:	e6 2e       	mov	r14, r22
    50c0:	f7 2e       	mov	r15, r23
    50c2:	08 2f       	mov	r16, r24
    50c4:	19 2f       	mov	r17, r25
    50c6:	a9 8a       	std	Y+17, r10	; 0x11
    50c8:	ba 8a       	std	Y+18, r11	; 0x12
    50ca:	cb 8a       	std	Y+19, r12	; 0x13
    50cc:	dc 8a       	std	Y+20, r13	; 0x14
    50ce:	ed 8a       	std	Y+21, r14	; 0x15
    50d0:	fe 8a       	std	Y+22, r15	; 0x16
    50d2:	0f 8b       	std	Y+23, r16	; 0x17
    50d4:	18 8f       	std	Y+24, r17	; 0x18
    50d6:	89 8d       	ldd	r24, Y+25	; 0x19
    50d8:	99 89       	ldd	r25, Y+17	; 0x11
    50da:	89 0f       	add	r24, r25
    50dc:	2d 96       	adiw	r28, 0x0d	; 13
    50de:	8f af       	std	Y+63, r24	; 0x3f
    50e0:	2d 97       	sbiw	r28, 0x0d	; 13
    50e2:	81 e0       	ldi	r24, 0x01	; 1
    50e4:	65 96       	adiw	r28, 0x15	; 21
    50e6:	8f af       	std	Y+63, r24	; 0x3f
    50e8:	65 97       	sbiw	r28, 0x15	; 21
    50ea:	2d 96       	adiw	r28, 0x0d	; 13
    50ec:	9f ad       	ldd	r25, Y+63	; 0x3f
    50ee:	2d 97       	sbiw	r28, 0x0d	; 13
    50f0:	89 8d       	ldd	r24, Y+25	; 0x19
    50f2:	98 17       	cp	r25, r24
    50f4:	18 f0       	brcs	.+6      	; 0x50fc <CLCD_voidSendNumber+0x3a6>
    50f6:	65 96       	adiw	r28, 0x15	; 21
    50f8:	1f ae       	std	Y+63, r1	; 0x3f
    50fa:	65 97       	sbiw	r28, 0x15	; 21
    50fc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    50fe:	8a 89       	ldd	r24, Y+18	; 0x12
    5100:	98 0f       	add	r25, r24
    5102:	2e 96       	adiw	r28, 0x0e	; 14
    5104:	9f af       	std	Y+63, r25	; 0x3f
    5106:	2e 97       	sbiw	r28, 0x0e	; 14
    5108:	91 e0       	ldi	r25, 0x01	; 1
    510a:	66 96       	adiw	r28, 0x16	; 22
    510c:	9f af       	std	Y+63, r25	; 0x3f
    510e:	66 97       	sbiw	r28, 0x16	; 22
    5110:	2e 96       	adiw	r28, 0x0e	; 14
    5112:	8f ad       	ldd	r24, Y+63	; 0x3f
    5114:	2e 97       	sbiw	r28, 0x0e	; 14
    5116:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5118:	89 17       	cp	r24, r25
    511a:	18 f0       	brcs	.+6      	; 0x5122 <CLCD_voidSendNumber+0x3cc>
    511c:	66 96       	adiw	r28, 0x16	; 22
    511e:	1f ae       	std	Y+63, r1	; 0x3f
    5120:	66 97       	sbiw	r28, 0x16	; 22
    5122:	65 96       	adiw	r28, 0x15	; 21
    5124:	8f ad       	ldd	r24, Y+63	; 0x3f
    5126:	65 97       	sbiw	r28, 0x15	; 21
    5128:	2e 96       	adiw	r28, 0x0e	; 14
    512a:	9f ad       	ldd	r25, Y+63	; 0x3f
    512c:	2e 97       	sbiw	r28, 0x0e	; 14
    512e:	89 0f       	add	r24, r25
    5130:	67 96       	adiw	r28, 0x17	; 23
    5132:	8f af       	std	Y+63, r24	; 0x3f
    5134:	67 97       	sbiw	r28, 0x17	; 23
    5136:	81 e0       	ldi	r24, 0x01	; 1
    5138:	68 96       	adiw	r28, 0x18	; 24
    513a:	8f af       	std	Y+63, r24	; 0x3f
    513c:	68 97       	sbiw	r28, 0x18	; 24
    513e:	67 96       	adiw	r28, 0x17	; 23
    5140:	9f ad       	ldd	r25, Y+63	; 0x3f
    5142:	67 97       	sbiw	r28, 0x17	; 23
    5144:	2e 96       	adiw	r28, 0x0e	; 14
    5146:	8f ad       	ldd	r24, Y+63	; 0x3f
    5148:	2e 97       	sbiw	r28, 0x0e	; 14
    514a:	98 17       	cp	r25, r24
    514c:	18 f0       	brcs	.+6      	; 0x5154 <CLCD_voidSendNumber+0x3fe>
    514e:	68 96       	adiw	r28, 0x18	; 24
    5150:	1f ae       	std	Y+63, r1	; 0x3f
    5152:	68 97       	sbiw	r28, 0x18	; 24
    5154:	66 96       	adiw	r28, 0x16	; 22
    5156:	9f ad       	ldd	r25, Y+63	; 0x3f
    5158:	66 97       	sbiw	r28, 0x16	; 22
    515a:	68 96       	adiw	r28, 0x18	; 24
    515c:	8f ad       	ldd	r24, Y+63	; 0x3f
    515e:	68 97       	sbiw	r28, 0x18	; 24
    5160:	98 2b       	or	r25, r24
    5162:	66 96       	adiw	r28, 0x16	; 22
    5164:	9f af       	std	Y+63, r25	; 0x3f
    5166:	66 97       	sbiw	r28, 0x16	; 22
    5168:	67 96       	adiw	r28, 0x17	; 23
    516a:	9f ad       	ldd	r25, Y+63	; 0x3f
    516c:	67 97       	sbiw	r28, 0x17	; 23
    516e:	2e 96       	adiw	r28, 0x0e	; 14
    5170:	9f af       	std	Y+63, r25	; 0x3f
    5172:	2e 97       	sbiw	r28, 0x0e	; 14
    5174:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5176:	9b 89       	ldd	r25, Y+19	; 0x13
    5178:	89 0f       	add	r24, r25
    517a:	2f 96       	adiw	r28, 0x0f	; 15
    517c:	8f af       	std	Y+63, r24	; 0x3f
    517e:	2f 97       	sbiw	r28, 0x0f	; 15
    5180:	81 e0       	ldi	r24, 0x01	; 1
    5182:	69 96       	adiw	r28, 0x19	; 25
    5184:	8f af       	std	Y+63, r24	; 0x3f
    5186:	69 97       	sbiw	r28, 0x19	; 25
    5188:	2f 96       	adiw	r28, 0x0f	; 15
    518a:	9f ad       	ldd	r25, Y+63	; 0x3f
    518c:	2f 97       	sbiw	r28, 0x0f	; 15
    518e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5190:	98 17       	cp	r25, r24
    5192:	18 f0       	brcs	.+6      	; 0x519a <CLCD_voidSendNumber+0x444>
    5194:	69 96       	adiw	r28, 0x19	; 25
    5196:	1f ae       	std	Y+63, r1	; 0x3f
    5198:	69 97       	sbiw	r28, 0x19	; 25
    519a:	66 96       	adiw	r28, 0x16	; 22
    519c:	9f ad       	ldd	r25, Y+63	; 0x3f
    519e:	66 97       	sbiw	r28, 0x16	; 22
    51a0:	2f 96       	adiw	r28, 0x0f	; 15
    51a2:	8f ad       	ldd	r24, Y+63	; 0x3f
    51a4:	2f 97       	sbiw	r28, 0x0f	; 15
    51a6:	98 0f       	add	r25, r24
    51a8:	6a 96       	adiw	r28, 0x1a	; 26
    51aa:	9f af       	std	Y+63, r25	; 0x3f
    51ac:	6a 97       	sbiw	r28, 0x1a	; 26
    51ae:	91 e0       	ldi	r25, 0x01	; 1
    51b0:	6b 96       	adiw	r28, 0x1b	; 27
    51b2:	9f af       	std	Y+63, r25	; 0x3f
    51b4:	6b 97       	sbiw	r28, 0x1b	; 27
    51b6:	6a 96       	adiw	r28, 0x1a	; 26
    51b8:	8f ad       	ldd	r24, Y+63	; 0x3f
    51ba:	6a 97       	sbiw	r28, 0x1a	; 26
    51bc:	2f 96       	adiw	r28, 0x0f	; 15
    51be:	9f ad       	ldd	r25, Y+63	; 0x3f
    51c0:	2f 97       	sbiw	r28, 0x0f	; 15
    51c2:	89 17       	cp	r24, r25
    51c4:	18 f0       	brcs	.+6      	; 0x51cc <CLCD_voidSendNumber+0x476>
    51c6:	6b 96       	adiw	r28, 0x1b	; 27
    51c8:	1f ae       	std	Y+63, r1	; 0x3f
    51ca:	6b 97       	sbiw	r28, 0x1b	; 27
    51cc:	69 96       	adiw	r28, 0x19	; 25
    51ce:	8f ad       	ldd	r24, Y+63	; 0x3f
    51d0:	69 97       	sbiw	r28, 0x19	; 25
    51d2:	6b 96       	adiw	r28, 0x1b	; 27
    51d4:	9f ad       	ldd	r25, Y+63	; 0x3f
    51d6:	6b 97       	sbiw	r28, 0x1b	; 27
    51d8:	89 2b       	or	r24, r25
    51da:	69 96       	adiw	r28, 0x19	; 25
    51dc:	8f af       	std	Y+63, r24	; 0x3f
    51de:	69 97       	sbiw	r28, 0x19	; 25
    51e0:	6a 96       	adiw	r28, 0x1a	; 26
    51e2:	8f ad       	ldd	r24, Y+63	; 0x3f
    51e4:	6a 97       	sbiw	r28, 0x1a	; 26
    51e6:	2f 96       	adiw	r28, 0x0f	; 15
    51e8:	8f af       	std	Y+63, r24	; 0x3f
    51ea:	2f 97       	sbiw	r28, 0x0f	; 15
    51ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    51ee:	8c 89       	ldd	r24, Y+20	; 0x14
    51f0:	98 0f       	add	r25, r24
    51f2:	60 96       	adiw	r28, 0x10	; 16
    51f4:	9f af       	std	Y+63, r25	; 0x3f
    51f6:	60 97       	sbiw	r28, 0x10	; 16
    51f8:	91 e0       	ldi	r25, 0x01	; 1
    51fa:	6c 96       	adiw	r28, 0x1c	; 28
    51fc:	9f af       	std	Y+63, r25	; 0x3f
    51fe:	6c 97       	sbiw	r28, 0x1c	; 28
    5200:	60 96       	adiw	r28, 0x10	; 16
    5202:	8f ad       	ldd	r24, Y+63	; 0x3f
    5204:	60 97       	sbiw	r28, 0x10	; 16
    5206:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5208:	89 17       	cp	r24, r25
    520a:	18 f0       	brcs	.+6      	; 0x5212 <CLCD_voidSendNumber+0x4bc>
    520c:	6c 96       	adiw	r28, 0x1c	; 28
    520e:	1f ae       	std	Y+63, r1	; 0x3f
    5210:	6c 97       	sbiw	r28, 0x1c	; 28
    5212:	69 96       	adiw	r28, 0x19	; 25
    5214:	8f ad       	ldd	r24, Y+63	; 0x3f
    5216:	69 97       	sbiw	r28, 0x19	; 25
    5218:	60 96       	adiw	r28, 0x10	; 16
    521a:	9f ad       	ldd	r25, Y+63	; 0x3f
    521c:	60 97       	sbiw	r28, 0x10	; 16
    521e:	89 0f       	add	r24, r25
    5220:	6d 96       	adiw	r28, 0x1d	; 29
    5222:	8f af       	std	Y+63, r24	; 0x3f
    5224:	6d 97       	sbiw	r28, 0x1d	; 29
    5226:	81 e0       	ldi	r24, 0x01	; 1
    5228:	6e 96       	adiw	r28, 0x1e	; 30
    522a:	8f af       	std	Y+63, r24	; 0x3f
    522c:	6e 97       	sbiw	r28, 0x1e	; 30
    522e:	6d 96       	adiw	r28, 0x1d	; 29
    5230:	9f ad       	ldd	r25, Y+63	; 0x3f
    5232:	6d 97       	sbiw	r28, 0x1d	; 29
    5234:	60 96       	adiw	r28, 0x10	; 16
    5236:	8f ad       	ldd	r24, Y+63	; 0x3f
    5238:	60 97       	sbiw	r28, 0x10	; 16
    523a:	98 17       	cp	r25, r24
    523c:	18 f0       	brcs	.+6      	; 0x5244 <CLCD_voidSendNumber+0x4ee>
    523e:	6e 96       	adiw	r28, 0x1e	; 30
    5240:	1f ae       	std	Y+63, r1	; 0x3f
    5242:	6e 97       	sbiw	r28, 0x1e	; 30
    5244:	6c 96       	adiw	r28, 0x1c	; 28
    5246:	9f ad       	ldd	r25, Y+63	; 0x3f
    5248:	6c 97       	sbiw	r28, 0x1c	; 28
    524a:	6e 96       	adiw	r28, 0x1e	; 30
    524c:	8f ad       	ldd	r24, Y+63	; 0x3f
    524e:	6e 97       	sbiw	r28, 0x1e	; 30
    5250:	98 2b       	or	r25, r24
    5252:	6c 96       	adiw	r28, 0x1c	; 28
    5254:	9f af       	std	Y+63, r25	; 0x3f
    5256:	6c 97       	sbiw	r28, 0x1c	; 28
    5258:	6d 96       	adiw	r28, 0x1d	; 29
    525a:	9f ad       	ldd	r25, Y+63	; 0x3f
    525c:	6d 97       	sbiw	r28, 0x1d	; 29
    525e:	60 96       	adiw	r28, 0x10	; 16
    5260:	9f af       	std	Y+63, r25	; 0x3f
    5262:	60 97       	sbiw	r28, 0x10	; 16
    5264:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5266:	9d 89       	ldd	r25, Y+21	; 0x15
    5268:	89 0f       	add	r24, r25
    526a:	61 96       	adiw	r28, 0x11	; 17
    526c:	8f af       	std	Y+63, r24	; 0x3f
    526e:	61 97       	sbiw	r28, 0x11	; 17
    5270:	81 e0       	ldi	r24, 0x01	; 1
    5272:	6f 96       	adiw	r28, 0x1f	; 31
    5274:	8f af       	std	Y+63, r24	; 0x3f
    5276:	6f 97       	sbiw	r28, 0x1f	; 31
    5278:	61 96       	adiw	r28, 0x11	; 17
    527a:	9f ad       	ldd	r25, Y+63	; 0x3f
    527c:	61 97       	sbiw	r28, 0x11	; 17
    527e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5280:	98 17       	cp	r25, r24
    5282:	18 f0       	brcs	.+6      	; 0x528a <CLCD_voidSendNumber+0x534>
    5284:	6f 96       	adiw	r28, 0x1f	; 31
    5286:	1f ae       	std	Y+63, r1	; 0x3f
    5288:	6f 97       	sbiw	r28, 0x1f	; 31
    528a:	6c 96       	adiw	r28, 0x1c	; 28
    528c:	9f ad       	ldd	r25, Y+63	; 0x3f
    528e:	6c 97       	sbiw	r28, 0x1c	; 28
    5290:	61 96       	adiw	r28, 0x11	; 17
    5292:	8f ad       	ldd	r24, Y+63	; 0x3f
    5294:	61 97       	sbiw	r28, 0x11	; 17
    5296:	98 0f       	add	r25, r24
    5298:	a0 96       	adiw	r28, 0x20	; 32
    529a:	9f af       	std	Y+63, r25	; 0x3f
    529c:	a0 97       	sbiw	r28, 0x20	; 32
    529e:	91 e0       	ldi	r25, 0x01	; 1
    52a0:	a1 96       	adiw	r28, 0x21	; 33
    52a2:	9f af       	std	Y+63, r25	; 0x3f
    52a4:	a1 97       	sbiw	r28, 0x21	; 33
    52a6:	a0 96       	adiw	r28, 0x20	; 32
    52a8:	8f ad       	ldd	r24, Y+63	; 0x3f
    52aa:	a0 97       	sbiw	r28, 0x20	; 32
    52ac:	61 96       	adiw	r28, 0x11	; 17
    52ae:	9f ad       	ldd	r25, Y+63	; 0x3f
    52b0:	61 97       	sbiw	r28, 0x11	; 17
    52b2:	89 17       	cp	r24, r25
    52b4:	18 f0       	brcs	.+6      	; 0x52bc <CLCD_voidSendNumber+0x566>
    52b6:	a1 96       	adiw	r28, 0x21	; 33
    52b8:	1f ae       	std	Y+63, r1	; 0x3f
    52ba:	a1 97       	sbiw	r28, 0x21	; 33
    52bc:	6f 96       	adiw	r28, 0x1f	; 31
    52be:	8f ad       	ldd	r24, Y+63	; 0x3f
    52c0:	6f 97       	sbiw	r28, 0x1f	; 31
    52c2:	a1 96       	adiw	r28, 0x21	; 33
    52c4:	9f ad       	ldd	r25, Y+63	; 0x3f
    52c6:	a1 97       	sbiw	r28, 0x21	; 33
    52c8:	89 2b       	or	r24, r25
    52ca:	6f 96       	adiw	r28, 0x1f	; 31
    52cc:	8f af       	std	Y+63, r24	; 0x3f
    52ce:	6f 97       	sbiw	r28, 0x1f	; 31
    52d0:	a0 96       	adiw	r28, 0x20	; 32
    52d2:	8f ad       	ldd	r24, Y+63	; 0x3f
    52d4:	a0 97       	sbiw	r28, 0x20	; 32
    52d6:	61 96       	adiw	r28, 0x11	; 17
    52d8:	8f af       	std	Y+63, r24	; 0x3f
    52da:	61 97       	sbiw	r28, 0x11	; 17
    52dc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    52de:	8e 89       	ldd	r24, Y+22	; 0x16
    52e0:	98 0f       	add	r25, r24
    52e2:	62 96       	adiw	r28, 0x12	; 18
    52e4:	9f af       	std	Y+63, r25	; 0x3f
    52e6:	62 97       	sbiw	r28, 0x12	; 18
    52e8:	91 e0       	ldi	r25, 0x01	; 1
    52ea:	a2 96       	adiw	r28, 0x22	; 34
    52ec:	9f af       	std	Y+63, r25	; 0x3f
    52ee:	a2 97       	sbiw	r28, 0x22	; 34
    52f0:	62 96       	adiw	r28, 0x12	; 18
    52f2:	8f ad       	ldd	r24, Y+63	; 0x3f
    52f4:	62 97       	sbiw	r28, 0x12	; 18
    52f6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    52f8:	89 17       	cp	r24, r25
    52fa:	18 f0       	brcs	.+6      	; 0x5302 <CLCD_voidSendNumber+0x5ac>
    52fc:	a2 96       	adiw	r28, 0x22	; 34
    52fe:	1f ae       	std	Y+63, r1	; 0x3f
    5300:	a2 97       	sbiw	r28, 0x22	; 34
    5302:	6f 96       	adiw	r28, 0x1f	; 31
    5304:	8f ad       	ldd	r24, Y+63	; 0x3f
    5306:	6f 97       	sbiw	r28, 0x1f	; 31
    5308:	62 96       	adiw	r28, 0x12	; 18
    530a:	9f ad       	ldd	r25, Y+63	; 0x3f
    530c:	62 97       	sbiw	r28, 0x12	; 18
    530e:	89 0f       	add	r24, r25
    5310:	a3 96       	adiw	r28, 0x23	; 35
    5312:	8f af       	std	Y+63, r24	; 0x3f
    5314:	a3 97       	sbiw	r28, 0x23	; 35
    5316:	81 e0       	ldi	r24, 0x01	; 1
    5318:	a4 96       	adiw	r28, 0x24	; 36
    531a:	8f af       	std	Y+63, r24	; 0x3f
    531c:	a4 97       	sbiw	r28, 0x24	; 36
    531e:	a3 96       	adiw	r28, 0x23	; 35
    5320:	9f ad       	ldd	r25, Y+63	; 0x3f
    5322:	a3 97       	sbiw	r28, 0x23	; 35
    5324:	62 96       	adiw	r28, 0x12	; 18
    5326:	8f ad       	ldd	r24, Y+63	; 0x3f
    5328:	62 97       	sbiw	r28, 0x12	; 18
    532a:	98 17       	cp	r25, r24
    532c:	18 f0       	brcs	.+6      	; 0x5334 <CLCD_voidSendNumber+0x5de>
    532e:	a4 96       	adiw	r28, 0x24	; 36
    5330:	1f ae       	std	Y+63, r1	; 0x3f
    5332:	a4 97       	sbiw	r28, 0x24	; 36
    5334:	a2 96       	adiw	r28, 0x22	; 34
    5336:	9f ad       	ldd	r25, Y+63	; 0x3f
    5338:	a2 97       	sbiw	r28, 0x22	; 34
    533a:	a4 96       	adiw	r28, 0x24	; 36
    533c:	8f ad       	ldd	r24, Y+63	; 0x3f
    533e:	a4 97       	sbiw	r28, 0x24	; 36
    5340:	98 2b       	or	r25, r24
    5342:	a2 96       	adiw	r28, 0x22	; 34
    5344:	9f af       	std	Y+63, r25	; 0x3f
    5346:	a2 97       	sbiw	r28, 0x22	; 34
    5348:	a3 96       	adiw	r28, 0x23	; 35
    534a:	9f ad       	ldd	r25, Y+63	; 0x3f
    534c:	a3 97       	sbiw	r28, 0x23	; 35
    534e:	62 96       	adiw	r28, 0x12	; 18
    5350:	9f af       	std	Y+63, r25	; 0x3f
    5352:	62 97       	sbiw	r28, 0x12	; 18
    5354:	8f 8d       	ldd	r24, Y+31	; 0x1f
    5356:	9f 89       	ldd	r25, Y+23	; 0x17
    5358:	89 0f       	add	r24, r25
    535a:	63 96       	adiw	r28, 0x13	; 19
    535c:	8f af       	std	Y+63, r24	; 0x3f
    535e:	63 97       	sbiw	r28, 0x13	; 19
    5360:	81 e0       	ldi	r24, 0x01	; 1
    5362:	a5 96       	adiw	r28, 0x25	; 37
    5364:	8f af       	std	Y+63, r24	; 0x3f
    5366:	a5 97       	sbiw	r28, 0x25	; 37
    5368:	63 96       	adiw	r28, 0x13	; 19
    536a:	9f ad       	ldd	r25, Y+63	; 0x3f
    536c:	63 97       	sbiw	r28, 0x13	; 19
    536e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    5370:	98 17       	cp	r25, r24
    5372:	18 f0       	brcs	.+6      	; 0x537a <CLCD_voidSendNumber+0x624>
    5374:	a5 96       	adiw	r28, 0x25	; 37
    5376:	1f ae       	std	Y+63, r1	; 0x3f
    5378:	a5 97       	sbiw	r28, 0x25	; 37
    537a:	a2 96       	adiw	r28, 0x22	; 34
    537c:	9f ad       	ldd	r25, Y+63	; 0x3f
    537e:	a2 97       	sbiw	r28, 0x22	; 34
    5380:	63 96       	adiw	r28, 0x13	; 19
    5382:	8f ad       	ldd	r24, Y+63	; 0x3f
    5384:	63 97       	sbiw	r28, 0x13	; 19
    5386:	98 0f       	add	r25, r24
    5388:	a6 96       	adiw	r28, 0x26	; 38
    538a:	9f af       	std	Y+63, r25	; 0x3f
    538c:	a6 97       	sbiw	r28, 0x26	; 38
    538e:	91 e0       	ldi	r25, 0x01	; 1
    5390:	a7 96       	adiw	r28, 0x27	; 39
    5392:	9f af       	std	Y+63, r25	; 0x3f
    5394:	a7 97       	sbiw	r28, 0x27	; 39
    5396:	a6 96       	adiw	r28, 0x26	; 38
    5398:	8f ad       	ldd	r24, Y+63	; 0x3f
    539a:	a6 97       	sbiw	r28, 0x26	; 38
    539c:	63 96       	adiw	r28, 0x13	; 19
    539e:	9f ad       	ldd	r25, Y+63	; 0x3f
    53a0:	63 97       	sbiw	r28, 0x13	; 19
    53a2:	89 17       	cp	r24, r25
    53a4:	18 f0       	brcs	.+6      	; 0x53ac <CLCD_voidSendNumber+0x656>
    53a6:	a7 96       	adiw	r28, 0x27	; 39
    53a8:	1f ae       	std	Y+63, r1	; 0x3f
    53aa:	a7 97       	sbiw	r28, 0x27	; 39
    53ac:	a5 96       	adiw	r28, 0x25	; 37
    53ae:	8f ad       	ldd	r24, Y+63	; 0x3f
    53b0:	a5 97       	sbiw	r28, 0x25	; 37
    53b2:	a7 96       	adiw	r28, 0x27	; 39
    53b4:	9f ad       	ldd	r25, Y+63	; 0x3f
    53b6:	a7 97       	sbiw	r28, 0x27	; 39
    53b8:	89 2b       	or	r24, r25
    53ba:	a5 96       	adiw	r28, 0x25	; 37
    53bc:	8f af       	std	Y+63, r24	; 0x3f
    53be:	a5 97       	sbiw	r28, 0x25	; 37
    53c0:	a6 96       	adiw	r28, 0x26	; 38
    53c2:	8f ad       	ldd	r24, Y+63	; 0x3f
    53c4:	a6 97       	sbiw	r28, 0x26	; 38
    53c6:	63 96       	adiw	r28, 0x13	; 19
    53c8:	8f af       	std	Y+63, r24	; 0x3f
    53ca:	63 97       	sbiw	r28, 0x13	; 19
    53cc:	98 a1       	ldd	r25, Y+32	; 0x20
    53ce:	88 8d       	ldd	r24, Y+24	; 0x18
    53d0:	98 0f       	add	r25, r24
    53d2:	64 96       	adiw	r28, 0x14	; 20
    53d4:	9f af       	std	Y+63, r25	; 0x3f
    53d6:	64 97       	sbiw	r28, 0x14	; 20
    53d8:	a5 96       	adiw	r28, 0x25	; 37
    53da:	8f ad       	ldd	r24, Y+63	; 0x3f
    53dc:	a5 97       	sbiw	r28, 0x25	; 37
    53de:	64 96       	adiw	r28, 0x14	; 20
    53e0:	9f ad       	ldd	r25, Y+63	; 0x3f
    53e2:	64 97       	sbiw	r28, 0x14	; 20
    53e4:	89 0f       	add	r24, r25
    53e6:	64 96       	adiw	r28, 0x14	; 20
    53e8:	8f af       	std	Y+63, r24	; 0x3f
    53ea:	64 97       	sbiw	r28, 0x14	; 20
    53ec:	2d 96       	adiw	r28, 0x0d	; 13
    53ee:	8f ad       	ldd	r24, Y+63	; 0x3f
    53f0:	2d 97       	sbiw	r28, 0x0d	; 13
    53f2:	89 83       	std	Y+1, r24	; 0x01
    53f4:	2e 96       	adiw	r28, 0x0e	; 14
    53f6:	9f ad       	ldd	r25, Y+63	; 0x3f
    53f8:	2e 97       	sbiw	r28, 0x0e	; 14
    53fa:	9a 83       	std	Y+2, r25	; 0x02
    53fc:	2f 96       	adiw	r28, 0x0f	; 15
    53fe:	8f ad       	ldd	r24, Y+63	; 0x3f
    5400:	2f 97       	sbiw	r28, 0x0f	; 15
    5402:	8b 83       	std	Y+3, r24	; 0x03
    5404:	60 96       	adiw	r28, 0x10	; 16
    5406:	9f ad       	ldd	r25, Y+63	; 0x3f
    5408:	60 97       	sbiw	r28, 0x10	; 16
    540a:	9c 83       	std	Y+4, r25	; 0x04
    540c:	61 96       	adiw	r28, 0x11	; 17
    540e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5410:	61 97       	sbiw	r28, 0x11	; 17
    5412:	8d 83       	std	Y+5, r24	; 0x05
    5414:	62 96       	adiw	r28, 0x12	; 18
    5416:	9f ad       	ldd	r25, Y+63	; 0x3f
    5418:	62 97       	sbiw	r28, 0x12	; 18
    541a:	9e 83       	std	Y+6, r25	; 0x06
    541c:	63 96       	adiw	r28, 0x13	; 19
    541e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5420:	63 97       	sbiw	r28, 0x13	; 19
    5422:	8f 83       	std	Y+7, r24	; 0x07
    5424:	64 96       	adiw	r28, 0x14	; 20
    5426:	9f ad       	ldd	r25, Y+63	; 0x3f
    5428:	64 97       	sbiw	r28, 0x14	; 20
    542a:	98 87       	std	Y+8, r25	; 0x08
				Copy_u64Number /= 10 ;
    542c:	a9 84       	ldd	r10, Y+9	; 0x09
    542e:	ba 84       	ldd	r11, Y+10	; 0x0a
    5430:	cb 84       	ldd	r12, Y+11	; 0x0b
    5432:	dc 84       	ldd	r13, Y+12	; 0x0c
    5434:	ed 84       	ldd	r14, Y+13	; 0x0d
    5436:	fe 84       	ldd	r15, Y+14	; 0x0e
    5438:	0f 85       	ldd	r16, Y+15	; 0x0f
    543a:	18 89       	ldd	r17, Y+16	; 0x10
    543c:	2a 2d       	mov	r18, r10
    543e:	3b 2d       	mov	r19, r11
    5440:	4c 2d       	mov	r20, r12
    5442:	5d 2d       	mov	r21, r13
    5444:	6e 2d       	mov	r22, r14
    5446:	7f 2d       	mov	r23, r15
    5448:	80 2f       	mov	r24, r16
    544a:	91 2f       	mov	r25, r17
    544c:	0f 2e       	mov	r0, r31
    544e:	fa e0       	ldi	r31, 0x0A	; 10
    5450:	af 2e       	mov	r10, r31
    5452:	f0 2d       	mov	r31, r0
    5454:	bb 24       	eor	r11, r11
    5456:	cc 24       	eor	r12, r12
    5458:	dd 24       	eor	r13, r13
    545a:	ee 24       	eor	r14, r14
    545c:	ff 24       	eor	r15, r15
    545e:	00 e0       	ldi	r16, 0x00	; 0
    5460:	10 e0       	ldi	r17, 0x00	; 0
    5462:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    5466:	a2 2e       	mov	r10, r18
    5468:	b3 2e       	mov	r11, r19
    546a:	c4 2e       	mov	r12, r20
    546c:	d5 2e       	mov	r13, r21
    546e:	e6 2e       	mov	r14, r22
    5470:	f7 2e       	mov	r15, r23
    5472:	08 2f       	mov	r16, r24
    5474:	19 2f       	mov	r17, r25
    5476:	a9 86       	std	Y+9, r10	; 0x09
    5478:	ba 86       	std	Y+10, r11	; 0x0a
    547a:	cb 86       	std	Y+11, r12	; 0x0b
    547c:	dc 86       	std	Y+12, r13	; 0x0c
    547e:	ed 86       	std	Y+13, r14	; 0x0d
    5480:	fe 86       	std	Y+14, r15	; 0x0e
    5482:	0f 87       	std	Y+15, r16	; 0x0f
    5484:	18 8b       	std	Y+16, r17	; 0x10

		if( Copy_u64Number == 0 ) { CLCD_voidSendData('0'); }

		else{

			while( Copy_u64Number != 0 ){
    5486:	89 85       	ldd	r24, Y+9	; 0x09
    5488:	9a 85       	ldd	r25, Y+10	; 0x0a
    548a:	89 2b       	or	r24, r25
    548c:	9b 85       	ldd	r25, Y+11	; 0x0b
    548e:	89 2b       	or	r24, r25
    5490:	9c 85       	ldd	r25, Y+12	; 0x0c
    5492:	89 2b       	or	r24, r25
    5494:	9d 85       	ldd	r25, Y+13	; 0x0d
    5496:	89 2b       	or	r24, r25
    5498:	9e 85       	ldd	r25, Y+14	; 0x0e
    549a:	89 2b       	or	r24, r25
    549c:	9f 85       	ldd	r25, Y+15	; 0x0f
    549e:	89 2b       	or	r24, r25
    54a0:	98 89       	ldd	r25, Y+16	; 0x10
    54a2:	89 2b       	or	r24, r25
    54a4:	88 23       	and	r24, r24
    54a6:	09 f0       	breq	.+2      	; 0x54aa <CLCD_voidSendNumber+0x754>
    54a8:	90 cc       	rjmp	.-1760   	; 0x4dca <CLCD_voidSendNumber+0x74>
    54aa:	5e c0       	rjmp	.+188    	; 0x5568 <CLCD_voidSendNumber+0x812>
				Copy_u64Number /= 10 ;

			}
			while( LOC_u64Reversed != 1 ){

				CLCD_voidSendData( ( LOC_u64Reversed % 10 ) + 48 );
    54ac:	a9 80       	ldd	r10, Y+1	; 0x01
    54ae:	ba 80       	ldd	r11, Y+2	; 0x02
    54b0:	cb 80       	ldd	r12, Y+3	; 0x03
    54b2:	dc 80       	ldd	r13, Y+4	; 0x04
    54b4:	ed 80       	ldd	r14, Y+5	; 0x05
    54b6:	fe 80       	ldd	r15, Y+6	; 0x06
    54b8:	0f 81       	ldd	r16, Y+7	; 0x07
    54ba:	18 85       	ldd	r17, Y+8	; 0x08
    54bc:	2a 2d       	mov	r18, r10
    54be:	3b 2d       	mov	r19, r11
    54c0:	4c 2d       	mov	r20, r12
    54c2:	5d 2d       	mov	r21, r13
    54c4:	6e 2d       	mov	r22, r14
    54c6:	7f 2d       	mov	r23, r15
    54c8:	80 2f       	mov	r24, r16
    54ca:	91 2f       	mov	r25, r17
    54cc:	0f 2e       	mov	r0, r31
    54ce:	fa e0       	ldi	r31, 0x0A	; 10
    54d0:	af 2e       	mov	r10, r31
    54d2:	f0 2d       	mov	r31, r0
    54d4:	bb 24       	eor	r11, r11
    54d6:	cc 24       	eor	r12, r12
    54d8:	dd 24       	eor	r13, r13
    54da:	ee 24       	eor	r14, r14
    54dc:	ff 24       	eor	r15, r15
    54de:	00 e0       	ldi	r16, 0x00	; 0
    54e0:	10 e0       	ldi	r17, 0x00	; 0
    54e2:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    54e6:	a2 2e       	mov	r10, r18
    54e8:	b3 2e       	mov	r11, r19
    54ea:	c4 2e       	mov	r12, r20
    54ec:	d5 2e       	mov	r13, r21
    54ee:	e6 2e       	mov	r14, r22
    54f0:	f7 2e       	mov	r15, r23
    54f2:	08 2f       	mov	r16, r24
    54f4:	19 2f       	mov	r17, r25
    54f6:	2a 2d       	mov	r18, r10
    54f8:	3b 2d       	mov	r19, r11
    54fa:	4c 2d       	mov	r20, r12
    54fc:	5d 2d       	mov	r21, r13
    54fe:	6e 2d       	mov	r22, r14
    5500:	7f 2d       	mov	r23, r15
    5502:	80 2f       	mov	r24, r16
    5504:	91 2f       	mov	r25, r17
    5506:	82 2f       	mov	r24, r18
    5508:	80 5d       	subi	r24, 0xD0	; 208
    550a:	0e 94 62 24 	call	0x48c4	; 0x48c4 <CLCD_voidSendData>
				LOC_u64Reversed /= 10 ;
    550e:	a9 80       	ldd	r10, Y+1	; 0x01
    5510:	ba 80       	ldd	r11, Y+2	; 0x02
    5512:	cb 80       	ldd	r12, Y+3	; 0x03
    5514:	dc 80       	ldd	r13, Y+4	; 0x04
    5516:	ed 80       	ldd	r14, Y+5	; 0x05
    5518:	fe 80       	ldd	r15, Y+6	; 0x06
    551a:	0f 81       	ldd	r16, Y+7	; 0x07
    551c:	18 85       	ldd	r17, Y+8	; 0x08
    551e:	2a 2d       	mov	r18, r10
    5520:	3b 2d       	mov	r19, r11
    5522:	4c 2d       	mov	r20, r12
    5524:	5d 2d       	mov	r21, r13
    5526:	6e 2d       	mov	r22, r14
    5528:	7f 2d       	mov	r23, r15
    552a:	80 2f       	mov	r24, r16
    552c:	91 2f       	mov	r25, r17
    552e:	0f 2e       	mov	r0, r31
    5530:	fa e0       	ldi	r31, 0x0A	; 10
    5532:	af 2e       	mov	r10, r31
    5534:	f0 2d       	mov	r31, r0
    5536:	bb 24       	eor	r11, r11
    5538:	cc 24       	eor	r12, r12
    553a:	dd 24       	eor	r13, r13
    553c:	ee 24       	eor	r14, r14
    553e:	ff 24       	eor	r15, r15
    5540:	00 e0       	ldi	r16, 0x00	; 0
    5542:	10 e0       	ldi	r17, 0x00	; 0
    5544:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    5548:	a2 2e       	mov	r10, r18
    554a:	b3 2e       	mov	r11, r19
    554c:	c4 2e       	mov	r12, r20
    554e:	d5 2e       	mov	r13, r21
    5550:	e6 2e       	mov	r14, r22
    5552:	f7 2e       	mov	r15, r23
    5554:	08 2f       	mov	r16, r24
    5556:	19 2f       	mov	r17, r25
    5558:	a9 82       	std	Y+1, r10	; 0x01
    555a:	ba 82       	std	Y+2, r11	; 0x02
    555c:	cb 82       	std	Y+3, r12	; 0x03
    555e:	dc 82       	std	Y+4, r13	; 0x04
    5560:	ed 82       	std	Y+5, r14	; 0x05
    5562:	fe 82       	std	Y+6, r15	; 0x06
    5564:	0f 83       	std	Y+7, r16	; 0x07
    5566:	18 87       	std	Y+8, r17	; 0x08

				LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
				Copy_u64Number /= 10 ;

			}
			while( LOC_u64Reversed != 1 ){
    5568:	89 81       	ldd	r24, Y+1	; 0x01
    556a:	81 30       	cpi	r24, 0x01	; 1
    556c:	09 f0       	breq	.+2      	; 0x5570 <CLCD_voidSendNumber+0x81a>
    556e:	9e cf       	rjmp	.-196    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5570:	8a 81       	ldd	r24, Y+2	; 0x02
    5572:	88 23       	and	r24, r24
    5574:	09 f0       	breq	.+2      	; 0x5578 <CLCD_voidSendNumber+0x822>
    5576:	9a cf       	rjmp	.-204    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5578:	8b 81       	ldd	r24, Y+3	; 0x03
    557a:	88 23       	and	r24, r24
    557c:	09 f0       	breq	.+2      	; 0x5580 <CLCD_voidSendNumber+0x82a>
    557e:	96 cf       	rjmp	.-212    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5580:	8c 81       	ldd	r24, Y+4	; 0x04
    5582:	88 23       	and	r24, r24
    5584:	09 f0       	breq	.+2      	; 0x5588 <CLCD_voidSendNumber+0x832>
    5586:	92 cf       	rjmp	.-220    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5588:	8d 81       	ldd	r24, Y+5	; 0x05
    558a:	88 23       	and	r24, r24
    558c:	09 f0       	breq	.+2      	; 0x5590 <CLCD_voidSendNumber+0x83a>
    558e:	8e cf       	rjmp	.-228    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5590:	8e 81       	ldd	r24, Y+6	; 0x06
    5592:	88 23       	and	r24, r24
    5594:	09 f0       	breq	.+2      	; 0x5598 <CLCD_voidSendNumber+0x842>
    5596:	8a cf       	rjmp	.-236    	; 0x54ac <CLCD_voidSendNumber+0x756>
    5598:	8f 81       	ldd	r24, Y+7	; 0x07
    559a:	88 23       	and	r24, r24
    559c:	09 f0       	breq	.+2      	; 0x55a0 <CLCD_voidSendNumber+0x84a>
    559e:	86 cf       	rjmp	.-244    	; 0x54ac <CLCD_voidSendNumber+0x756>
    55a0:	88 85       	ldd	r24, Y+8	; 0x08
    55a2:	88 23       	and	r24, r24
    55a4:	09 f0       	breq	.+2      	; 0x55a8 <CLCD_voidSendNumber+0x852>
    55a6:	82 cf       	rjmp	.-252    	; 0x54ac <CLCD_voidSendNumber+0x756>
				LOC_u64Reversed /= 10 ;

			}

		}
}
    55a8:	ca 59       	subi	r28, 0x9A	; 154
    55aa:	df 4f       	sbci	r29, 0xFF	; 255
    55ac:	0f b6       	in	r0, 0x3f	; 63
    55ae:	f8 94       	cli
    55b0:	de bf       	out	0x3e, r29	; 62
    55b2:	0f be       	out	0x3f, r0	; 63
    55b4:	cd bf       	out	0x3d, r28	; 61
    55b6:	cf 91       	pop	r28
    55b8:	df 91       	pop	r29
    55ba:	1f 91       	pop	r17
    55bc:	0f 91       	pop	r16
    55be:	ff 90       	pop	r15
    55c0:	ef 90       	pop	r14
    55c2:	df 90       	pop	r13
    55c4:	cf 90       	pop	r12
    55c6:	bf 90       	pop	r11
    55c8:	af 90       	pop	r10
    55ca:	08 95       	ret

000055cc <CLCD_voidSetPosition>:
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){
    55cc:	df 93       	push	r29
    55ce:	cf 93       	push	r28
    55d0:	00 d0       	rcall	.+0      	; 0x55d2 <CLCD_voidSetPosition+0x6>
    55d2:	cd b7       	in	r28, 0x3d	; 61
    55d4:	de b7       	in	r29, 0x3e	; 62
    55d6:	89 83       	std	Y+1, r24	; 0x01
    55d8:	6a 83       	std	Y+2, r22	; 0x02

	if( Copy_u8Row == CLCD_ROW_1 ){
    55da:	89 81       	ldd	r24, Y+1	; 0x01
    55dc:	81 30       	cpi	r24, 0x01	; 1
    55de:	29 f4       	brne	.+10     	; 0x55ea <CLCD_voidSetPosition+0x1e>

		CLCD_voidSendCommend( ( 0x80 ) + ( Copy_u8Col - 1 ) );
    55e0:	8a 81       	ldd	r24, Y+2	; 0x02
    55e2:	81 58       	subi	r24, 0x81	; 129
    55e4:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
    55e8:	07 c0       	rjmp	.+14     	; 0x55f8 <CLCD_voidSetPosition+0x2c>

	}else if( Copy_u8Row == CLCD_ROW_2 ){
    55ea:	89 81       	ldd	r24, Y+1	; 0x01
    55ec:	82 30       	cpi	r24, 0x02	; 2
    55ee:	21 f4       	brne	.+8      	; 0x55f8 <CLCD_voidSetPosition+0x2c>

		CLCD_voidSendCommend( ( 0x80 ) + (64) + ( Copy_u8Col - 1 ) );
    55f0:	8a 81       	ldd	r24, Y+2	; 0x02
    55f2:	81 54       	subi	r24, 0x41	; 65
    55f4:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>

	}

}
    55f8:	0f 90       	pop	r0
    55fa:	0f 90       	pop	r0
    55fc:	cf 91       	pop	r28
    55fe:	df 91       	pop	r29
    5600:	08 95       	ret

00005602 <CLCD_voidSendExtraChar>:
void CLCD_voidSendExtraChar( u8* Copy_u8Pattern , u8 Copy_u8PatternNumber ,u8 Copy_u8Row , u8 Copy_u8Col )
{
    5602:	df 93       	push	r29
    5604:	cf 93       	push	r28
    5606:	cd b7       	in	r28, 0x3d	; 61
    5608:	de b7       	in	r29, 0x3e	; 62
    560a:	27 97       	sbiw	r28, 0x07	; 7
    560c:	0f b6       	in	r0, 0x3f	; 63
    560e:	f8 94       	cli
    5610:	de bf       	out	0x3e, r29	; 62
    5612:	0f be       	out	0x3f, r0	; 63
    5614:	cd bf       	out	0x3d, r28	; 61
    5616:	9c 83       	std	Y+4, r25	; 0x04
    5618:	8b 83       	std	Y+3, r24	; 0x03
    561a:	6d 83       	std	Y+5, r22	; 0x05
    561c:	4e 83       	std	Y+6, r20	; 0x06
    561e:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8CGRAMAddress  ;
	/* Calculate the address to go*/
	if(Copy_u8PatternNumber == 0 )
    5620:	8d 81       	ldd	r24, Y+5	; 0x05
    5622:	88 23       	and	r24, r24
    5624:	11 f4       	brne	.+4      	; 0x562a <CLCD_voidSendExtraChar+0x28>
	{
		Local_u8CGRAMAddress = 0 ;
    5626:	1a 82       	std	Y+2, r1	; 0x02
    5628:	0a c0       	rjmp	.+20     	; 0x563e <CLCD_voidSendExtraChar+0x3c>
	}
	else
	{
		Local_u8CGRAMAddress = Copy_u8PatternNumber * 8 ;
    562a:	8d 81       	ldd	r24, Y+5	; 0x05
    562c:	88 2f       	mov	r24, r24
    562e:	90 e0       	ldi	r25, 0x00	; 0
    5630:	88 0f       	add	r24, r24
    5632:	99 1f       	adc	r25, r25
    5634:	88 0f       	add	r24, r24
    5636:	99 1f       	adc	r25, r25
    5638:	88 0f       	add	r24, r24
    563a:	99 1f       	adc	r25, r25
    563c:	8a 83       	std	Y+2, r24	; 0x02
	}
	/* 1. Go to CGRAM */
	CLCD_voidSendCommend(Local_u8CGRAMAddress + 64);
    563e:	8a 81       	ldd	r24, Y+2	; 0x02
    5640:	80 5c       	subi	r24, 0xC0	; 192
    5642:	0e 94 72 25 	call	0x4ae4	; 0x4ae4 <CLCD_voidSendCommend>
	/*2. Draw the pattern in the CGRAM*/
	for(u8 Local_u8Iterator = 0 ; Local_u8Iterator < 8 ; Local_u8Iterator++)
    5646:	19 82       	std	Y+1, r1	; 0x01
    5648:	0e c0       	rjmp	.+28     	; 0x5666 <CLCD_voidSendExtraChar+0x64>
	{
		CLCD_voidSendData(Copy_u8Pattern[Local_u8Iterator]);
    564a:	89 81       	ldd	r24, Y+1	; 0x01
    564c:	28 2f       	mov	r18, r24
    564e:	30 e0       	ldi	r19, 0x00	; 0
    5650:	8b 81       	ldd	r24, Y+3	; 0x03
    5652:	9c 81       	ldd	r25, Y+4	; 0x04
    5654:	fc 01       	movw	r30, r24
    5656:	e2 0f       	add	r30, r18
    5658:	f3 1f       	adc	r31, r19
    565a:	80 81       	ld	r24, Z
    565c:	0e 94 62 24 	call	0x48c4	; 0x48c4 <CLCD_voidSendData>
		Local_u8CGRAMAddress = Copy_u8PatternNumber * 8 ;
	}
	/* 1. Go to CGRAM */
	CLCD_voidSendCommend(Local_u8CGRAMAddress + 64);
	/*2. Draw the pattern in the CGRAM*/
	for(u8 Local_u8Iterator = 0 ; Local_u8Iterator < 8 ; Local_u8Iterator++)
    5660:	89 81       	ldd	r24, Y+1	; 0x01
    5662:	8f 5f       	subi	r24, 0xFF	; 255
    5664:	89 83       	std	Y+1, r24	; 0x01
    5666:	89 81       	ldd	r24, Y+1	; 0x01
    5668:	88 30       	cpi	r24, 0x08	; 8
    566a:	78 f3       	brcs	.-34     	; 0x564a <CLCD_voidSendExtraChar+0x48>
	{
		CLCD_voidSendData(Copy_u8Pattern[Local_u8Iterator]);
	}
	/*3. Back to DDRAM */
	CLCD_voidSetPosition(Copy_u8Row , Copy_u8Col );
    566c:	8e 81       	ldd	r24, Y+6	; 0x06
    566e:	6f 81       	ldd	r22, Y+7	; 0x07
    5670:	0e 94 e6 2a 	call	0x55cc	; 0x55cc <CLCD_voidSetPosition>
	/*4. Display the pattern written in CGRAM */
	CLCD_voidSendData(Copy_u8PatternNumber);
    5674:	8d 81       	ldd	r24, Y+5	; 0x05
    5676:	0e 94 62 24 	call	0x48c4	; 0x48c4 <CLCD_voidSendData>

}
    567a:	27 96       	adiw	r28, 0x07	; 7
    567c:	0f b6       	in	r0, 0x3f	; 63
    567e:	f8 94       	cli
    5680:	de bf       	out	0x3e, r29	; 62
    5682:	0f be       	out	0x3f, r0	; 63
    5684:	cd bf       	out	0x3d, r28	; 61
    5686:	cf 91       	pop	r28
    5688:	df 91       	pop	r29
    568a:	08 95       	ret

0000568c <main>:
#include "../MCAL/SPI/SPI_interface.h"
#include "../MCAL/GIE/GIE_interface.h"
#include "../HAL/CLCD/CLCD_interface.h"

int main(void)
{
    568c:	df 93       	push	r29
    568e:	cf 93       	push	r28
    5690:	cd b7       	in	r28, 0x3d	; 61
    5692:	de b7       	in	r29, 0x3e	; 62
    5694:	63 97       	sbiw	r28, 0x13	; 19
    5696:	0f b6       	in	r0, 0x3f	; 63
    5698:	f8 94       	cli
    569a:	de bf       	out	0x3e, r29	; 62
    569c:	0f be       	out	0x3f, r0	; 63
    569e:	cd bf       	out	0x3d, r28	; 61
	DIO_voidSetPinDirection(PORTA, PIN0 , INPUT);
    56a0:	80 e0       	ldi	r24, 0x00	; 0
    56a2:	60 e0       	ldi	r22, 0x00	; 0
    56a4:	40 e0       	ldi	r20, 0x00	; 0
    56a6:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	/*Initilize leds */
	DIO_voidSetPortDirection(PORTC , OUTPUT);
    56aa:	82 e0       	ldi	r24, 0x02	; 2
    56ac:	61 e0       	ldi	r22, 0x01	; 1
    56ae:	0e 94 98 1f 	call	0x3f30	; 0x3f30 <DIO_voidSetPortDirection>
	DIO_voidSetPortValue(PORTC , 0 );
    56b2:	82 e0       	ldi	r24, 0x02	; 2
    56b4:	60 e0       	ldi	r22, 0x00	; 0
    56b6:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
	/* SPI pin configuration */
	DIO_voidSetPinDirection( PORTB , PIN5 , INPUT );
    56ba:	81 e0       	ldi	r24, 0x01	; 1
    56bc:	65 e0       	ldi	r22, 0x05	; 5
    56be:	40 e0       	ldi	r20, 0x00	; 0
    56c0:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTB , PIN6 , OUTPUT  );
    56c4:	81 e0       	ldi	r24, 0x01	; 1
    56c6:	66 e0       	ldi	r22, 0x06	; 6
    56c8:	41 e0       	ldi	r20, 0x01	; 1
    56ca:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTB , PIN7 , INPUT  );
    56ce:	81 e0       	ldi	r24, 0x01	; 1
    56d0:	67 e0       	ldi	r22, 0x07	; 7
    56d2:	40 e0       	ldi	r20, 0x00	; 0
    56d4:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTB , PIN4 , INPUT  );
    56d8:	81 e0       	ldi	r24, 0x01	; 1
    56da:	64 e0       	ldi	r22, 0x04	; 4
    56dc:	40 e0       	ldi	r20, 0x00	; 0
    56de:	0e 94 ce 1d 	call	0x3b9c	; 0x3b9c <DIO_voidSetPinDirection>
	SPI_voidSlaveInit();
    56e2:	0e 94 a4 19 	call	0x3348	; 0x3348 <SPI_voidSlaveInit>

	CLCD_voidInit();
    56e6:	0e 94 dd 21 	call	0x43ba	; 0x43ba <CLCD_voidInit>
	GIE_voidEnable();
    56ea:	0e 94 5f 1a 	call	0x34be	; 0x34be <GIE_voidEnable>
	ADC_voidInit();
    56ee:	0e 94 5e 20 	call	0x40bc	; 0x40bc <ADC_voidInit>
	u16 Loc_u16GetRead = 0 ;
    56f2:	1a 8a       	std	Y+18, r1	; 0x12
    56f4:	19 8a       	std	Y+17, r1	; 0x11
	u16 Loc_u16AnalogVal ;
	u8 Local_u8SPIReading = '0'  ;
    56f6:	80 e3       	ldi	r24, 0x30	; 48
    56f8:	8b 8b       	std	Y+19, r24	; 0x13
	//CLCD_voidSendData('H');
	CLCD_voidSendString((u8*)"SMART HOME");
    56fa:	80 e6       	ldi	r24, 0x60	; 96
    56fc:	90 e0       	ldi	r25, 0x00	; 0
    56fe:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
    5702:	80 e0       	ldi	r24, 0x00	; 0
    5704:	90 e0       	ldi	r25, 0x00	; 0
    5706:	aa e7       	ldi	r26, 0x7A	; 122
    5708:	b4 e4       	ldi	r27, 0x44	; 68
    570a:	8b 87       	std	Y+11, r24	; 0x0b
    570c:	9c 87       	std	Y+12, r25	; 0x0c
    570e:	ad 87       	std	Y+13, r26	; 0x0d
    5710:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5712:	6b 85       	ldd	r22, Y+11	; 0x0b
    5714:	7c 85       	ldd	r23, Y+12	; 0x0c
    5716:	8d 85       	ldd	r24, Y+13	; 0x0d
    5718:	9e 85       	ldd	r25, Y+14	; 0x0e
    571a:	20 e0       	ldi	r18, 0x00	; 0
    571c:	30 e0       	ldi	r19, 0x00	; 0
    571e:	4a ef       	ldi	r20, 0xFA	; 250
    5720:	54 e4       	ldi	r21, 0x44	; 68
    5722:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    5726:	dc 01       	movw	r26, r24
    5728:	cb 01       	movw	r24, r22
    572a:	8f 83       	std	Y+7, r24	; 0x07
    572c:	98 87       	std	Y+8, r25	; 0x08
    572e:	a9 87       	std	Y+9, r26	; 0x09
    5730:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5732:	6f 81       	ldd	r22, Y+7	; 0x07
    5734:	78 85       	ldd	r23, Y+8	; 0x08
    5736:	89 85       	ldd	r24, Y+9	; 0x09
    5738:	9a 85       	ldd	r25, Y+10	; 0x0a
    573a:	20 e0       	ldi	r18, 0x00	; 0
    573c:	30 e0       	ldi	r19, 0x00	; 0
    573e:	40 e8       	ldi	r20, 0x80	; 128
    5740:	5f e3       	ldi	r21, 0x3F	; 63
    5742:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    5746:	88 23       	and	r24, r24
    5748:	2c f4       	brge	.+10     	; 0x5754 <main+0xc8>
		__ticks = 1;
    574a:	81 e0       	ldi	r24, 0x01	; 1
    574c:	90 e0       	ldi	r25, 0x00	; 0
    574e:	9e 83       	std	Y+6, r25	; 0x06
    5750:	8d 83       	std	Y+5, r24	; 0x05
    5752:	3f c0       	rjmp	.+126    	; 0x57d2 <main+0x146>
	else if (__tmp > 65535)
    5754:	6f 81       	ldd	r22, Y+7	; 0x07
    5756:	78 85       	ldd	r23, Y+8	; 0x08
    5758:	89 85       	ldd	r24, Y+9	; 0x09
    575a:	9a 85       	ldd	r25, Y+10	; 0x0a
    575c:	20 e0       	ldi	r18, 0x00	; 0
    575e:	3f ef       	ldi	r19, 0xFF	; 255
    5760:	4f e7       	ldi	r20, 0x7F	; 127
    5762:	57 e4       	ldi	r21, 0x47	; 71
    5764:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    5768:	18 16       	cp	r1, r24
    576a:	4c f5       	brge	.+82     	; 0x57be <main+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    576c:	6b 85       	ldd	r22, Y+11	; 0x0b
    576e:	7c 85       	ldd	r23, Y+12	; 0x0c
    5770:	8d 85       	ldd	r24, Y+13	; 0x0d
    5772:	9e 85       	ldd	r25, Y+14	; 0x0e
    5774:	20 e0       	ldi	r18, 0x00	; 0
    5776:	30 e0       	ldi	r19, 0x00	; 0
    5778:	40 e2       	ldi	r20, 0x20	; 32
    577a:	51 e4       	ldi	r21, 0x41	; 65
    577c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    5780:	dc 01       	movw	r26, r24
    5782:	cb 01       	movw	r24, r22
    5784:	bc 01       	movw	r22, r24
    5786:	cd 01       	movw	r24, r26
    5788:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    578c:	dc 01       	movw	r26, r24
    578e:	cb 01       	movw	r24, r22
    5790:	9e 83       	std	Y+6, r25	; 0x06
    5792:	8d 83       	std	Y+5, r24	; 0x05
    5794:	0f c0       	rjmp	.+30     	; 0x57b4 <main+0x128>
    5796:	88 ec       	ldi	r24, 0xC8	; 200
    5798:	90 e0       	ldi	r25, 0x00	; 0
    579a:	9c 83       	std	Y+4, r25	; 0x04
    579c:	8b 83       	std	Y+3, r24	; 0x03
    579e:	8b 81       	ldd	r24, Y+3	; 0x03
    57a0:	9c 81       	ldd	r25, Y+4	; 0x04
    57a2:	01 97       	sbiw	r24, 0x01	; 1
    57a4:	f1 f7       	brne	.-4      	; 0x57a2 <main+0x116>
    57a6:	9c 83       	std	Y+4, r25	; 0x04
    57a8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    57aa:	8d 81       	ldd	r24, Y+5	; 0x05
    57ac:	9e 81       	ldd	r25, Y+6	; 0x06
    57ae:	01 97       	sbiw	r24, 0x01	; 1
    57b0:	9e 83       	std	Y+6, r25	; 0x06
    57b2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    57b4:	8d 81       	ldd	r24, Y+5	; 0x05
    57b6:	9e 81       	ldd	r25, Y+6	; 0x06
    57b8:	00 97       	sbiw	r24, 0x00	; 0
    57ba:	69 f7       	brne	.-38     	; 0x5796 <main+0x10a>
    57bc:	14 c0       	rjmp	.+40     	; 0x57e6 <main+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    57be:	6f 81       	ldd	r22, Y+7	; 0x07
    57c0:	78 85       	ldd	r23, Y+8	; 0x08
    57c2:	89 85       	ldd	r24, Y+9	; 0x09
    57c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    57c6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    57ca:	dc 01       	movw	r26, r24
    57cc:	cb 01       	movw	r24, r22
    57ce:	9e 83       	std	Y+6, r25	; 0x06
    57d0:	8d 83       	std	Y+5, r24	; 0x05
    57d2:	8d 81       	ldd	r24, Y+5	; 0x05
    57d4:	9e 81       	ldd	r25, Y+6	; 0x06
    57d6:	9a 83       	std	Y+2, r25	; 0x02
    57d8:	89 83       	std	Y+1, r24	; 0x01
    57da:	89 81       	ldd	r24, Y+1	; 0x01
    57dc:	9a 81       	ldd	r25, Y+2	; 0x02
    57de:	01 97       	sbiw	r24, 0x01	; 1
    57e0:	f1 f7       	brne	.-4      	; 0x57de <main+0x152>
    57e2:	9a 83       	std	Y+2, r25	; 0x02
    57e4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);
	Local_u8SPIReading = 'n' ;
    57e6:	8e e6       	ldi	r24, 0x6E	; 110
    57e8:	8b 8b       	std	Y+19, r24	; 0x13
	SPI_voidAsyncSendData(0,&Local_u8SPIReading);
    57ea:	9e 01       	movw	r18, r28
    57ec:	2d 5e       	subi	r18, 0xED	; 237
    57ee:	3f 4f       	sbci	r19, 0xFF	; 255
    57f0:	80 e0       	ldi	r24, 0x00	; 0
    57f2:	b9 01       	movw	r22, r18
    57f4:	0e 94 fe 19 	call	0x33fc	; 0x33fc <SPI_voidAsyncSendData>
	while(1)
	{
		//SPI_voidMasterSendData((u8)Loc_u16AnalogVal,&Local_u8SPIReading);
		CLCD_voidSetPosition(CLCD_ROW_1 , CLCD_COL_1);
    57f8:	81 e0       	ldi	r24, 0x01	; 1
    57fa:	61 e0       	ldi	r22, 0x01	; 1
    57fc:	0e 94 e6 2a 	call	0x55cc	; 0x55cc <CLCD_voidSetPosition>
		//CLCD_voidSendData(Local_u8SPIReading);

		/*Automatic Mode*/
		if(Local_u8SPIReading == 'n' )
    5800:	8b 89       	ldd	r24, Y+19	; 0x13
    5802:	8e 36       	cpi	r24, 0x6E	; 110
    5804:	09 f0       	breq	.+2      	; 0x5808 <main+0x17c>
    5806:	a4 c1       	rjmp	.+840    	; 0x5b50 <main+0x4c4>
		{
			Loc_u16GetRead = ADC_u16GetReading(ADC_SING_END_ADC0);
    5808:	80 e0       	ldi	r24, 0x00	; 0
    580a:	0e 94 c0 20 	call	0x4180	; 0x4180 <ADC_u16GetReading>
    580e:	9a 8b       	std	Y+18, r25	; 0x12
    5810:	89 8b       	std	Y+17, r24	; 0x11
			Loc_u16AnalogVal = ((u32)Loc_u16GetRead*5000) / 1024 ;
    5812:	89 89       	ldd	r24, Y+17	; 0x11
    5814:	9a 89       	ldd	r25, Y+18	; 0x12
    5816:	cc 01       	movw	r24, r24
    5818:	a0 e0       	ldi	r26, 0x00	; 0
    581a:	b0 e0       	ldi	r27, 0x00	; 0
    581c:	28 e8       	ldi	r18, 0x88	; 136
    581e:	33 e1       	ldi	r19, 0x13	; 19
    5820:	40 e0       	ldi	r20, 0x00	; 0
    5822:	50 e0       	ldi	r21, 0x00	; 0
    5824:	bc 01       	movw	r22, r24
    5826:	cd 01       	movw	r24, r26
    5828:	0e 94 d1 2d 	call	0x5ba2	; 0x5ba2 <__mulsi3>
    582c:	dc 01       	movw	r26, r24
    582e:	cb 01       	movw	r24, r22
    5830:	07 2e       	mov	r0, r23
    5832:	7a e0       	ldi	r23, 0x0A	; 10
    5834:	b6 95       	lsr	r27
    5836:	a7 95       	ror	r26
    5838:	97 95       	ror	r25
    583a:	87 95       	ror	r24
    583c:	7a 95       	dec	r23
    583e:	d1 f7       	brne	.-12     	; 0x5834 <main+0x1a8>
    5840:	70 2d       	mov	r23, r0
    5842:	98 8b       	std	Y+16, r25	; 0x10
    5844:	8f 87       	std	Y+15, r24	; 0x0f
			//	DIO_voidSetPortValue(PORTC , ((u32)(Loc_u16AnalogVal *255)/5000));
			CLCD_voidSendString((u8*)"Light System ");
    5846:	8b e6       	ldi	r24, 0x6B	; 107
    5848:	90 e0       	ldi	r25, 0x00	; 0
    584a:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
			CLCD_voidSetPosition(CLCD_ROW_2 , CLCD_COL_1);
    584e:	82 e0       	ldi	r24, 0x02	; 2
    5850:	61 e0       	ldi	r22, 0x01	; 1
    5852:	0e 94 e6 2a 	call	0x55cc	; 0x55cc <CLCD_voidSetPosition>
			CLCD_voidSendString((u8*)"Automatic");
    5856:	89 e7       	ldi	r24, 0x79	; 121
    5858:	90 e0       	ldi	r25, 0x00	; 0
    585a:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>

			if(Loc_u16AnalogVal < 500)
    585e:	8f 85       	ldd	r24, Y+15	; 0x0f
    5860:	98 89       	ldd	r25, Y+16	; 0x10
    5862:	21 e0       	ldi	r18, 0x01	; 1
    5864:	84 3f       	cpi	r24, 0xF4	; 244
    5866:	92 07       	cpc	r25, r18
    5868:	48 f5       	brcc	.+82     	; 0x58bc <main+0x230>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    586a:	82 e0       	ldi	r24, 0x02	; 2
    586c:	60 e0       	ldi	r22, 0x00	; 0
    586e:	41 e0       	ldi	r20, 0x01	; 1
    5870:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , LOW);
    5874:	82 e0       	ldi	r24, 0x02	; 2
    5876:	61 e0       	ldi	r22, 0x01	; 1
    5878:	40 e0       	ldi	r20, 0x00	; 0
    587a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , LOW);
    587e:	82 e0       	ldi	r24, 0x02	; 2
    5880:	62 e0       	ldi	r22, 0x02	; 2
    5882:	40 e0       	ldi	r20, 0x00	; 0
    5884:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , LOW);
    5888:	82 e0       	ldi	r24, 0x02	; 2
    588a:	63 e0       	ldi	r22, 0x03	; 3
    588c:	40 e0       	ldi	r20, 0x00	; 0
    588e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , LOW);
    5892:	82 e0       	ldi	r24, 0x02	; 2
    5894:	64 e0       	ldi	r22, 0x04	; 4
    5896:	40 e0       	ldi	r20, 0x00	; 0
    5898:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , LOW);
    589c:	82 e0       	ldi	r24, 0x02	; 2
    589e:	65 e0       	ldi	r22, 0x05	; 5
    58a0:	40 e0       	ldi	r20, 0x00	; 0
    58a2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    58a6:	82 e0       	ldi	r24, 0x02	; 2
    58a8:	66 e0       	ldi	r22, 0x06	; 6
    58aa:	40 e0       	ldi	r20, 0x00	; 0
    58ac:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    58b0:	82 e0       	ldi	r24, 0x02	; 2
    58b2:	67 e0       	ldi	r22, 0x07	; 7
    58b4:	40 e0       	ldi	r20, 0x00	; 0
    58b6:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    58ba:	9e cf       	rjmp	.-196    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 1000)
    58bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    58be:	98 89       	ldd	r25, Y+16	; 0x10
    58c0:	23 e0       	ldi	r18, 0x03	; 3
    58c2:	88 3e       	cpi	r24, 0xE8	; 232
    58c4:	92 07       	cpc	r25, r18
    58c6:	48 f5       	brcc	.+82     	; 0x591a <main+0x28e>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    58c8:	82 e0       	ldi	r24, 0x02	; 2
    58ca:	60 e0       	ldi	r22, 0x00	; 0
    58cc:	41 e0       	ldi	r20, 0x01	; 1
    58ce:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    58d2:	82 e0       	ldi	r24, 0x02	; 2
    58d4:	61 e0       	ldi	r22, 0x01	; 1
    58d6:	41 e0       	ldi	r20, 0x01	; 1
    58d8:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , LOW);
    58dc:	82 e0       	ldi	r24, 0x02	; 2
    58de:	62 e0       	ldi	r22, 0x02	; 2
    58e0:	40 e0       	ldi	r20, 0x00	; 0
    58e2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , LOW);
    58e6:	82 e0       	ldi	r24, 0x02	; 2
    58e8:	63 e0       	ldi	r22, 0x03	; 3
    58ea:	40 e0       	ldi	r20, 0x00	; 0
    58ec:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , LOW);
    58f0:	82 e0       	ldi	r24, 0x02	; 2
    58f2:	64 e0       	ldi	r22, 0x04	; 4
    58f4:	40 e0       	ldi	r20, 0x00	; 0
    58f6:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , LOW);
    58fa:	82 e0       	ldi	r24, 0x02	; 2
    58fc:	65 e0       	ldi	r22, 0x05	; 5
    58fe:	40 e0       	ldi	r20, 0x00	; 0
    5900:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    5904:	82 e0       	ldi	r24, 0x02	; 2
    5906:	66 e0       	ldi	r22, 0x06	; 6
    5908:	40 e0       	ldi	r20, 0x00	; 0
    590a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    590e:	82 e0       	ldi	r24, 0x02	; 2
    5910:	67 e0       	ldi	r22, 0x07	; 7
    5912:	40 e0       	ldi	r20, 0x00	; 0
    5914:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5918:	6f cf       	rjmp	.-290    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 1500)
    591a:	8f 85       	ldd	r24, Y+15	; 0x0f
    591c:	98 89       	ldd	r25, Y+16	; 0x10
    591e:	25 e0       	ldi	r18, 0x05	; 5
    5920:	8c 3d       	cpi	r24, 0xDC	; 220
    5922:	92 07       	cpc	r25, r18
    5924:	48 f5       	brcc	.+82     	; 0x5978 <main+0x2ec>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    5926:	82 e0       	ldi	r24, 0x02	; 2
    5928:	60 e0       	ldi	r22, 0x00	; 0
    592a:	41 e0       	ldi	r20, 0x01	; 1
    592c:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    5930:	82 e0       	ldi	r24, 0x02	; 2
    5932:	61 e0       	ldi	r22, 0x01	; 1
    5934:	41 e0       	ldi	r20, 0x01	; 1
    5936:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    593a:	82 e0       	ldi	r24, 0x02	; 2
    593c:	62 e0       	ldi	r22, 0x02	; 2
    593e:	41 e0       	ldi	r20, 0x01	; 1
    5940:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , LOW);
    5944:	82 e0       	ldi	r24, 0x02	; 2
    5946:	63 e0       	ldi	r22, 0x03	; 3
    5948:	40 e0       	ldi	r20, 0x00	; 0
    594a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , LOW);
    594e:	82 e0       	ldi	r24, 0x02	; 2
    5950:	64 e0       	ldi	r22, 0x04	; 4
    5952:	40 e0       	ldi	r20, 0x00	; 0
    5954:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , LOW);
    5958:	82 e0       	ldi	r24, 0x02	; 2
    595a:	65 e0       	ldi	r22, 0x05	; 5
    595c:	40 e0       	ldi	r20, 0x00	; 0
    595e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    5962:	82 e0       	ldi	r24, 0x02	; 2
    5964:	66 e0       	ldi	r22, 0x06	; 6
    5966:	40 e0       	ldi	r20, 0x00	; 0
    5968:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    596c:	82 e0       	ldi	r24, 0x02	; 2
    596e:	67 e0       	ldi	r22, 0x07	; 7
    5970:	40 e0       	ldi	r20, 0x00	; 0
    5972:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5976:	40 cf       	rjmp	.-384    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 2000)
    5978:	8f 85       	ldd	r24, Y+15	; 0x0f
    597a:	98 89       	ldd	r25, Y+16	; 0x10
    597c:	27 e0       	ldi	r18, 0x07	; 7
    597e:	80 3d       	cpi	r24, 0xD0	; 208
    5980:	92 07       	cpc	r25, r18
    5982:	48 f5       	brcc	.+82     	; 0x59d6 <main+0x34a>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    5984:	82 e0       	ldi	r24, 0x02	; 2
    5986:	60 e0       	ldi	r22, 0x00	; 0
    5988:	41 e0       	ldi	r20, 0x01	; 1
    598a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    598e:	82 e0       	ldi	r24, 0x02	; 2
    5990:	61 e0       	ldi	r22, 0x01	; 1
    5992:	41 e0       	ldi	r20, 0x01	; 1
    5994:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    5998:	82 e0       	ldi	r24, 0x02	; 2
    599a:	62 e0       	ldi	r22, 0x02	; 2
    599c:	41 e0       	ldi	r20, 0x01	; 1
    599e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , HIGH);
    59a2:	82 e0       	ldi	r24, 0x02	; 2
    59a4:	63 e0       	ldi	r22, 0x03	; 3
    59a6:	41 e0       	ldi	r20, 0x01	; 1
    59a8:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , LOW);
    59ac:	82 e0       	ldi	r24, 0x02	; 2
    59ae:	64 e0       	ldi	r22, 0x04	; 4
    59b0:	40 e0       	ldi	r20, 0x00	; 0
    59b2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , LOW);
    59b6:	82 e0       	ldi	r24, 0x02	; 2
    59b8:	65 e0       	ldi	r22, 0x05	; 5
    59ba:	40 e0       	ldi	r20, 0x00	; 0
    59bc:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    59c0:	82 e0       	ldi	r24, 0x02	; 2
    59c2:	66 e0       	ldi	r22, 0x06	; 6
    59c4:	40 e0       	ldi	r20, 0x00	; 0
    59c6:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    59ca:	82 e0       	ldi	r24, 0x02	; 2
    59cc:	67 e0       	ldi	r22, 0x07	; 7
    59ce:	40 e0       	ldi	r20, 0x00	; 0
    59d0:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    59d4:	11 cf       	rjmp	.-478    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 2500)
    59d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    59d8:	98 89       	ldd	r25, Y+16	; 0x10
    59da:	29 e0       	ldi	r18, 0x09	; 9
    59dc:	84 3c       	cpi	r24, 0xC4	; 196
    59de:	92 07       	cpc	r25, r18
    59e0:	48 f5       	brcc	.+82     	; 0x5a34 <main+0x3a8>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    59e2:	82 e0       	ldi	r24, 0x02	; 2
    59e4:	60 e0       	ldi	r22, 0x00	; 0
    59e6:	41 e0       	ldi	r20, 0x01	; 1
    59e8:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    59ec:	82 e0       	ldi	r24, 0x02	; 2
    59ee:	61 e0       	ldi	r22, 0x01	; 1
    59f0:	41 e0       	ldi	r20, 0x01	; 1
    59f2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    59f6:	82 e0       	ldi	r24, 0x02	; 2
    59f8:	62 e0       	ldi	r22, 0x02	; 2
    59fa:	41 e0       	ldi	r20, 0x01	; 1
    59fc:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , HIGH);
    5a00:	82 e0       	ldi	r24, 0x02	; 2
    5a02:	63 e0       	ldi	r22, 0x03	; 3
    5a04:	41 e0       	ldi	r20, 0x01	; 1
    5a06:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , HIGH);
    5a0a:	82 e0       	ldi	r24, 0x02	; 2
    5a0c:	64 e0       	ldi	r22, 0x04	; 4
    5a0e:	41 e0       	ldi	r20, 0x01	; 1
    5a10:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , LOW);
    5a14:	82 e0       	ldi	r24, 0x02	; 2
    5a16:	65 e0       	ldi	r22, 0x05	; 5
    5a18:	40 e0       	ldi	r20, 0x00	; 0
    5a1a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    5a1e:	82 e0       	ldi	r24, 0x02	; 2
    5a20:	66 e0       	ldi	r22, 0x06	; 6
    5a22:	40 e0       	ldi	r20, 0x00	; 0
    5a24:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    5a28:	82 e0       	ldi	r24, 0x02	; 2
    5a2a:	67 e0       	ldi	r22, 0x07	; 7
    5a2c:	40 e0       	ldi	r20, 0x00	; 0
    5a2e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5a32:	e2 ce       	rjmp	.-572    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 3400)
    5a34:	8f 85       	ldd	r24, Y+15	; 0x0f
    5a36:	98 89       	ldd	r25, Y+16	; 0x10
    5a38:	2d e0       	ldi	r18, 0x0D	; 13
    5a3a:	88 34       	cpi	r24, 0x48	; 72
    5a3c:	92 07       	cpc	r25, r18
    5a3e:	48 f5       	brcc	.+82     	; 0x5a92 <main+0x406>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    5a40:	82 e0       	ldi	r24, 0x02	; 2
    5a42:	60 e0       	ldi	r22, 0x00	; 0
    5a44:	41 e0       	ldi	r20, 0x01	; 1
    5a46:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    5a4a:	82 e0       	ldi	r24, 0x02	; 2
    5a4c:	61 e0       	ldi	r22, 0x01	; 1
    5a4e:	41 e0       	ldi	r20, 0x01	; 1
    5a50:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    5a54:	82 e0       	ldi	r24, 0x02	; 2
    5a56:	62 e0       	ldi	r22, 0x02	; 2
    5a58:	41 e0       	ldi	r20, 0x01	; 1
    5a5a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , HIGH);
    5a5e:	82 e0       	ldi	r24, 0x02	; 2
    5a60:	63 e0       	ldi	r22, 0x03	; 3
    5a62:	41 e0       	ldi	r20, 0x01	; 1
    5a64:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , HIGH);
    5a68:	82 e0       	ldi	r24, 0x02	; 2
    5a6a:	64 e0       	ldi	r22, 0x04	; 4
    5a6c:	41 e0       	ldi	r20, 0x01	; 1
    5a6e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , HIGH);
    5a72:	82 e0       	ldi	r24, 0x02	; 2
    5a74:	65 e0       	ldi	r22, 0x05	; 5
    5a76:	41 e0       	ldi	r20, 0x01	; 1
    5a78:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , LOW);
    5a7c:	82 e0       	ldi	r24, 0x02	; 2
    5a7e:	66 e0       	ldi	r22, 0x06	; 6
    5a80:	40 e0       	ldi	r20, 0x00	; 0
    5a82:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    5a86:	82 e0       	ldi	r24, 0x02	; 2
    5a88:	67 e0       	ldi	r22, 0x07	; 7
    5a8a:	40 e0       	ldi	r20, 0x00	; 0
    5a8c:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5a90:	b3 ce       	rjmp	.-666    	; 0x57f8 <main+0x16c>

			}
			else if(Loc_u16AnalogVal < 4000)
    5a92:	8f 85       	ldd	r24, Y+15	; 0x0f
    5a94:	98 89       	ldd	r25, Y+16	; 0x10
    5a96:	2f e0       	ldi	r18, 0x0F	; 15
    5a98:	80 3a       	cpi	r24, 0xA0	; 160
    5a9a:	92 07       	cpc	r25, r18
    5a9c:	48 f5       	brcc	.+82     	; 0x5af0 <main+0x464>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    5a9e:	82 e0       	ldi	r24, 0x02	; 2
    5aa0:	60 e0       	ldi	r22, 0x00	; 0
    5aa2:	41 e0       	ldi	r20, 0x01	; 1
    5aa4:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    5aa8:	82 e0       	ldi	r24, 0x02	; 2
    5aaa:	61 e0       	ldi	r22, 0x01	; 1
    5aac:	41 e0       	ldi	r20, 0x01	; 1
    5aae:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    5ab2:	82 e0       	ldi	r24, 0x02	; 2
    5ab4:	62 e0       	ldi	r22, 0x02	; 2
    5ab6:	41 e0       	ldi	r20, 0x01	; 1
    5ab8:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , HIGH);
    5abc:	82 e0       	ldi	r24, 0x02	; 2
    5abe:	63 e0       	ldi	r22, 0x03	; 3
    5ac0:	41 e0       	ldi	r20, 0x01	; 1
    5ac2:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , HIGH);
    5ac6:	82 e0       	ldi	r24, 0x02	; 2
    5ac8:	64 e0       	ldi	r22, 0x04	; 4
    5aca:	41 e0       	ldi	r20, 0x01	; 1
    5acc:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , HIGH);
    5ad0:	82 e0       	ldi	r24, 0x02	; 2
    5ad2:	65 e0       	ldi	r22, 0x05	; 5
    5ad4:	41 e0       	ldi	r20, 0x01	; 1
    5ad6:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , HIGH);
    5ada:	82 e0       	ldi	r24, 0x02	; 2
    5adc:	66 e0       	ldi	r22, 0x06	; 6
    5ade:	41 e0       	ldi	r20, 0x01	; 1
    5ae0:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , LOW);
    5ae4:	82 e0       	ldi	r24, 0x02	; 2
    5ae6:	67 e0       	ldi	r22, 0x07	; 7
    5ae8:	40 e0       	ldi	r20, 0x00	; 0
    5aea:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5aee:	84 ce       	rjmp	.-760    	; 0x57f8 <main+0x16c>

			}
			else if (Loc_u16AnalogVal < 4200)
    5af0:	8f 85       	ldd	r24, Y+15	; 0x0f
    5af2:	98 89       	ldd	r25, Y+16	; 0x10
    5af4:	20 e1       	ldi	r18, 0x10	; 16
    5af6:	88 36       	cpi	r24, 0x68	; 104
    5af8:	92 07       	cpc	r25, r18
    5afa:	08 f0       	brcs	.+2      	; 0x5afe <main+0x472>
    5afc:	7d ce       	rjmp	.-774    	; 0x57f8 <main+0x16c>
			{
				DIO_voidSetPinValue(PORTC , PIN0 , HIGH);
    5afe:	82 e0       	ldi	r24, 0x02	; 2
    5b00:	60 e0       	ldi	r22, 0x00	; 0
    5b02:	41 e0       	ldi	r20, 0x01	; 1
    5b04:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN1 , HIGH);
    5b08:	82 e0       	ldi	r24, 0x02	; 2
    5b0a:	61 e0       	ldi	r22, 0x01	; 1
    5b0c:	41 e0       	ldi	r20, 0x01	; 1
    5b0e:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN2 , HIGH);
    5b12:	82 e0       	ldi	r24, 0x02	; 2
    5b14:	62 e0       	ldi	r22, 0x02	; 2
    5b16:	41 e0       	ldi	r20, 0x01	; 1
    5b18:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN3 , HIGH);
    5b1c:	82 e0       	ldi	r24, 0x02	; 2
    5b1e:	63 e0       	ldi	r22, 0x03	; 3
    5b20:	41 e0       	ldi	r20, 0x01	; 1
    5b22:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN4 , HIGH);
    5b26:	82 e0       	ldi	r24, 0x02	; 2
    5b28:	64 e0       	ldi	r22, 0x04	; 4
    5b2a:	41 e0       	ldi	r20, 0x01	; 1
    5b2c:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN5 , HIGH);
    5b30:	82 e0       	ldi	r24, 0x02	; 2
    5b32:	65 e0       	ldi	r22, 0x05	; 5
    5b34:	41 e0       	ldi	r20, 0x01	; 1
    5b36:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN6 , HIGH);
    5b3a:	82 e0       	ldi	r24, 0x02	; 2
    5b3c:	66 e0       	ldi	r22, 0x06	; 6
    5b3e:	41 e0       	ldi	r20, 0x01	; 1
    5b40:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
				DIO_voidSetPinValue(PORTC , PIN7 , HIGH);
    5b44:	82 e0       	ldi	r24, 0x02	; 2
    5b46:	67 e0       	ldi	r22, 0x07	; 7
    5b48:	41 e0       	ldi	r20, 0x01	; 1
    5b4a:	0e 94 be 1c 	call	0x397c	; 0x397c <DIO_voidSetPinValue>
    5b4e:	54 ce       	rjmp	.-856    	; 0x57f8 <main+0x16c>
			}
		}
		/*LEDS ON */
		else if (Local_u8SPIReading == 'j' ) // HIGH
    5b50:	8b 89       	ldd	r24, Y+19	; 0x13
    5b52:	8a 36       	cpi	r24, 0x6A	; 106
    5b54:	89 f4       	brne	.+34     	; 0x5b78 <main+0x4ec>
		{
			DIO_voidSetPortValue(PORTC , 255 );
    5b56:	82 e0       	ldi	r24, 0x02	; 2
    5b58:	6f ef       	ldi	r22, 0xFF	; 255
    5b5a:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
			CLCD_voidSendString((u8*)"Light System ON ");
    5b5e:	83 e8       	ldi	r24, 0x83	; 131
    5b60:	90 e0       	ldi	r25, 0x00	; 0
    5b62:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
CLCD_voidSetPosition(CLCD_ROW_2 , CLCD_COL_1);
    5b66:	82 e0       	ldi	r24, 0x02	; 2
    5b68:	61 e0       	ldi	r22, 0x01	; 1
    5b6a:	0e 94 e6 2a 	call	0x55cc	; 0x55cc <CLCD_voidSetPosition>
CLCD_voidSendString((u8*)"                 ");
    5b6e:	84 e9       	ldi	r24, 0x94	; 148
    5b70:	90 e0       	ldi	r25, 0x00	; 0
    5b72:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
    5b76:	40 ce       	rjmp	.-896    	; 0x57f8 <main+0x16c>
		}
		/*LEDS OFF */
		else if (Local_u8SPIReading == 'l' ) // LOW
    5b78:	8b 89       	ldd	r24, Y+19	; 0x13
    5b7a:	8c 36       	cpi	r24, 0x6C	; 108
    5b7c:	09 f0       	breq	.+2      	; 0x5b80 <main+0x4f4>
    5b7e:	3c ce       	rjmp	.-904    	; 0x57f8 <main+0x16c>
		{
			DIO_voidSetPortValue(PORTC , 0 );
    5b80:	82 e0       	ldi	r24, 0x02	; 2
    5b82:	60 e0       	ldi	r22, 0x00	; 0
    5b84:	0e 94 57 1f 	call	0x3eae	; 0x3eae <DIO_voidSetPortValue>
			CLCD_voidSendString((u8*)"Light System OFF ");
    5b88:	86 ea       	ldi	r24, 0xA6	; 166
    5b8a:	90 e0       	ldi	r25, 0x00	; 0
    5b8c:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
			CLCD_voidSetPosition(CLCD_ROW_2 , CLCD_COL_1);
    5b90:	82 e0       	ldi	r24, 0x02	; 2
    5b92:	61 e0       	ldi	r22, 0x01	; 1
    5b94:	0e 94 e6 2a 	call	0x55cc	; 0x55cc <CLCD_voidSetPosition>
			CLCD_voidSendString((u8*)"                 ");
    5b98:	84 e9       	ldi	r24, 0x94	; 148
    5b9a:	90 e0       	ldi	r25, 0x00	; 0
    5b9c:	0e 94 82 26 	call	0x4d04	; 0x4d04 <CLCD_voidSendString>
    5ba0:	2b ce       	rjmp	.-938    	; 0x57f8 <main+0x16c>

00005ba2 <__mulsi3>:
    5ba2:	62 9f       	mul	r22, r18
    5ba4:	d0 01       	movw	r26, r0
    5ba6:	73 9f       	mul	r23, r19
    5ba8:	f0 01       	movw	r30, r0
    5baa:	82 9f       	mul	r24, r18
    5bac:	e0 0d       	add	r30, r0
    5bae:	f1 1d       	adc	r31, r1
    5bb0:	64 9f       	mul	r22, r20
    5bb2:	e0 0d       	add	r30, r0
    5bb4:	f1 1d       	adc	r31, r1
    5bb6:	92 9f       	mul	r25, r18
    5bb8:	f0 0d       	add	r31, r0
    5bba:	83 9f       	mul	r24, r19
    5bbc:	f0 0d       	add	r31, r0
    5bbe:	74 9f       	mul	r23, r20
    5bc0:	f0 0d       	add	r31, r0
    5bc2:	65 9f       	mul	r22, r21
    5bc4:	f0 0d       	add	r31, r0
    5bc6:	99 27       	eor	r25, r25
    5bc8:	72 9f       	mul	r23, r18
    5bca:	b0 0d       	add	r27, r0
    5bcc:	e1 1d       	adc	r30, r1
    5bce:	f9 1f       	adc	r31, r25
    5bd0:	63 9f       	mul	r22, r19
    5bd2:	b0 0d       	add	r27, r0
    5bd4:	e1 1d       	adc	r30, r1
    5bd6:	f9 1f       	adc	r31, r25
    5bd8:	bd 01       	movw	r22, r26
    5bda:	cf 01       	movw	r24, r30
    5bdc:	11 24       	eor	r1, r1
    5bde:	08 95       	ret

00005be0 <__udivmodsi4>:
    5be0:	a1 e2       	ldi	r26, 0x21	; 33
    5be2:	1a 2e       	mov	r1, r26
    5be4:	aa 1b       	sub	r26, r26
    5be6:	bb 1b       	sub	r27, r27
    5be8:	fd 01       	movw	r30, r26
    5bea:	0d c0       	rjmp	.+26     	; 0x5c06 <__udivmodsi4_ep>

00005bec <__udivmodsi4_loop>:
    5bec:	aa 1f       	adc	r26, r26
    5bee:	bb 1f       	adc	r27, r27
    5bf0:	ee 1f       	adc	r30, r30
    5bf2:	ff 1f       	adc	r31, r31
    5bf4:	a2 17       	cp	r26, r18
    5bf6:	b3 07       	cpc	r27, r19
    5bf8:	e4 07       	cpc	r30, r20
    5bfa:	f5 07       	cpc	r31, r21
    5bfc:	20 f0       	brcs	.+8      	; 0x5c06 <__udivmodsi4_ep>
    5bfe:	a2 1b       	sub	r26, r18
    5c00:	b3 0b       	sbc	r27, r19
    5c02:	e4 0b       	sbc	r30, r20
    5c04:	f5 0b       	sbc	r31, r21

00005c06 <__udivmodsi4_ep>:
    5c06:	66 1f       	adc	r22, r22
    5c08:	77 1f       	adc	r23, r23
    5c0a:	88 1f       	adc	r24, r24
    5c0c:	99 1f       	adc	r25, r25
    5c0e:	1a 94       	dec	r1
    5c10:	69 f7       	brne	.-38     	; 0x5bec <__udivmodsi4_loop>
    5c12:	60 95       	com	r22
    5c14:	70 95       	com	r23
    5c16:	80 95       	com	r24
    5c18:	90 95       	com	r25
    5c1a:	9b 01       	movw	r18, r22
    5c1c:	ac 01       	movw	r20, r24
    5c1e:	bd 01       	movw	r22, r26
    5c20:	cf 01       	movw	r24, r30
    5c22:	08 95       	ret

00005c24 <__prologue_saves__>:
    5c24:	2f 92       	push	r2
    5c26:	3f 92       	push	r3
    5c28:	4f 92       	push	r4
    5c2a:	5f 92       	push	r5
    5c2c:	6f 92       	push	r6
    5c2e:	7f 92       	push	r7
    5c30:	8f 92       	push	r8
    5c32:	9f 92       	push	r9
    5c34:	af 92       	push	r10
    5c36:	bf 92       	push	r11
    5c38:	cf 92       	push	r12
    5c3a:	df 92       	push	r13
    5c3c:	ef 92       	push	r14
    5c3e:	ff 92       	push	r15
    5c40:	0f 93       	push	r16
    5c42:	1f 93       	push	r17
    5c44:	cf 93       	push	r28
    5c46:	df 93       	push	r29
    5c48:	cd b7       	in	r28, 0x3d	; 61
    5c4a:	de b7       	in	r29, 0x3e	; 62
    5c4c:	ca 1b       	sub	r28, r26
    5c4e:	db 0b       	sbc	r29, r27
    5c50:	0f b6       	in	r0, 0x3f	; 63
    5c52:	f8 94       	cli
    5c54:	de bf       	out	0x3e, r29	; 62
    5c56:	0f be       	out	0x3f, r0	; 63
    5c58:	cd bf       	out	0x3d, r28	; 61
    5c5a:	09 94       	ijmp

00005c5c <__epilogue_restores__>:
    5c5c:	2a 88       	ldd	r2, Y+18	; 0x12
    5c5e:	39 88       	ldd	r3, Y+17	; 0x11
    5c60:	48 88       	ldd	r4, Y+16	; 0x10
    5c62:	5f 84       	ldd	r5, Y+15	; 0x0f
    5c64:	6e 84       	ldd	r6, Y+14	; 0x0e
    5c66:	7d 84       	ldd	r7, Y+13	; 0x0d
    5c68:	8c 84       	ldd	r8, Y+12	; 0x0c
    5c6a:	9b 84       	ldd	r9, Y+11	; 0x0b
    5c6c:	aa 84       	ldd	r10, Y+10	; 0x0a
    5c6e:	b9 84       	ldd	r11, Y+9	; 0x09
    5c70:	c8 84       	ldd	r12, Y+8	; 0x08
    5c72:	df 80       	ldd	r13, Y+7	; 0x07
    5c74:	ee 80       	ldd	r14, Y+6	; 0x06
    5c76:	fd 80       	ldd	r15, Y+5	; 0x05
    5c78:	0c 81       	ldd	r16, Y+4	; 0x04
    5c7a:	1b 81       	ldd	r17, Y+3	; 0x03
    5c7c:	aa 81       	ldd	r26, Y+2	; 0x02
    5c7e:	b9 81       	ldd	r27, Y+1	; 0x01
    5c80:	ce 0f       	add	r28, r30
    5c82:	d1 1d       	adc	r29, r1
    5c84:	0f b6       	in	r0, 0x3f	; 63
    5c86:	f8 94       	cli
    5c88:	de bf       	out	0x3e, r29	; 62
    5c8a:	0f be       	out	0x3f, r0	; 63
    5c8c:	cd bf       	out	0x3d, r28	; 61
    5c8e:	ed 01       	movw	r28, r26
    5c90:	08 95       	ret

00005c92 <_exit>:
    5c92:	f8 94       	cli

00005c94 <__stop_program>:
    5c94:	ff cf       	rjmp	.-2      	; 0x5c94 <__stop_program>
