
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /media/clr/XIlinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/clr/XIlinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
/media/clr/XIlinx/Vitis_HLS/2022.2/tps/tcl/tcl8.5/tzdata/Europe/Dublin can't be opened.
INFO: [HLS 200-10] For user 'root' on host 'finn_dev_root' (Linux_x86_64 version 5.15.0-124-generic) on Fri Nov 08 14:16:09 +0000 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp'
Sourcing Tcl script '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/hls_syn_StreamingMaxPool_hls_4.tcl'
INFO: [HLS 200-1510] Running: source /tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/hls_syn_StreamingMaxPool_hls_4.tcl
HLS project: project_StreamingMaxPool_hls_4
HW source dir: /tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp
finn-hlslib dir: /media/clr/XIlinx/finn/deps/finn-hlslib
custom HLS dir: /media/clr/XIlinx/finn/custom_hls
INFO: [HLS 200-1510] Running: open_project project_StreamingMaxPool_hls_4 
INFO: [HLS 200-10] Creating and opening project '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4'.
INFO: [HLS 200-1510] Running: add_files /tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/top_StreamingMaxPool_hls_4.cpp -cflags -std=c++14 -I/media/clr/XIlinx/finn/deps/finn-hlslib -I/media/clr/XIlinx/finn/custom_hls 
INFO: [HLS 200-10] Adding design file '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/top_StreamingMaxPool_hls_4.cpp' to the project
INFO: [HLS 200-1510] Running: set_top StreamingMaxPool_hls_4 
INFO: [HLS 200-1510] Running: open_solution sol1 
INFO: [HLS 200-10] Creating and opening solution '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/project_StreamingMaxPool_hls_4/sol1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: config_compile -disable_unroll_code_size_check -pipeline_style flp 
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [HLS 200-643] The 'config_compile -disable_unroll_code_size_check' hidden command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40591
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 754.012 MB.
INFO: [HLS 200-10] Analyzing design file '/tmp/finn_dev_root/code_gen_ipgen_StreamingMaxPool_hls_4_o30d23mp/top_StreamingMaxPool_hls_4.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.52 seconds. CPU system time: 0.8 seconds. Elapsed time: 10.37 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_7' is marked as complete unroll implied by the pipeline pragma (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:161:29)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_7' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:161:29) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_9' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:175:25) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_2' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:148:23) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' completely with a factor of 56 (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:142:0)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.9 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 767.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 775.426 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_147_1' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:147) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_8' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 806.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_5' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156:43) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_4' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155:41) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_154_3' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154:39) in function 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:150:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:168:27)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:181:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 840.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'StreamingMaxPool_hls_4' ...
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Precision<26u, 2u, 56u, ap_uint<3>, 0, 168>' to 'StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
WARNING: [HLS 200-1843] Loop 'VITIS_LOOP_147_1' will not be implemented as Flushable(/Unaligned) Pipeline as it has been scheduled as a sequential circuit (II == depth). Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 842.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 842.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_6'.
WARNING: [HLS 200-1843] Loop 'VITIS_LOOP_158_6' will not be implemented as Flushable(/Unaligned) Pipeline as it has been scheduled as a sequential circuit (II == depth). Changing pipeline style specification to 'style=stp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_158_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 848.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 848.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_174_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 848.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 848.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 850.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 850.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_hls_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 850.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 850.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 850.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 856.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 867.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s'.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_hls_4_StreamingMaxPool_Precision_26u_2u_56u_ap_uint_3_0_168_s_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 875.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_hls_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingMaxPool_hls_4/in0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'StreamingMaxPool_hls_4/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'StreamingMaxPool_hls_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_hls_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 880.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 883.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 888.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for StreamingMaxPool_hls_4.
INFO: [VLOG 209-307] Generating Verilog RTL for StreamingMaxPool_hls_4.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.98 seconds. CPU system time: 1.68 seconds. Elapsed time: 25.75 seconds; current allocated memory: 134.965 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1742.586 ; gain = 84.992 ; free physical = 1644 ; free virtual = 8764
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/clr/XIlinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:17:05 2024...
INFO: [HLS 200-802] Generated output file project_StreamingMaxPool_hls_4/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.89 seconds. CPU system time: 1.32 seconds. Elapsed time: 20.87 seconds; current allocated memory: 6.387 MB.
INFO: [HLS 200-112] Total CPU user time: 45.56 seconds. Total CPU system time: 3.51 seconds. Total elapsed time: 60.61 seconds; peak allocated memory: 895.363 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov  8 14:17:09 2024...
