[
  {"number": 2439, "title": "[ExportVerilog] Remove temporary for aggregate outputs", "keywords": ["aggregate"]},
  {"number": 6614, "title": "[LowerSeqToSV] FIRRTL enum with clock field leads to invalid IR", "keywords": []},
  {"number": 3853, "title": "[ExportVerilog] Try to make bind change the generated RTL as little as possible", "keywords": []},
  {"number": 5138, "title": "[ExportVerilog] `disallowPackedStructAssignments` also needs to consider `hw.aggregate_constant`", "keywords": ["packed struct", "aggregate"]},
  {"number": 9076, "title": "[FIRRTL] Preserve aggregate of memory data type to make LEC friendly", "keywords": ["aggregate"]},
  {"number": 2504, "title": "[ExportVerilog] Incorrect verilog output for bitcast + zero width aggregate types", "keywords": ["aggregate"]},
  {"number": 2567, "title": "[HW][FIRRTL] Endian difference between struct and array", "keywords": ["struct"]},
  {"number": 2329, "title": "[LowerToHW] Use type decl for Bundle type lowering", "keywords": []},
  {"number": 7535, "title": "[MooreToCore] VariableOp lowered failed", "keywords": []},
  {"number": 536, "title": "Lower bi-directional bundles to interfaces", "keywords": []},
  {"number": 9191, "title": "MLIR pattern checks failing", "keywords": []},
  {"number": 9467, "title": "[circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)", "keywords": ["arcilator", "circt-verilog"]},
  {"number": 9337, "title": "[arcilator] The position of the passthrough calling", "keywords": ["arcilator"]},
  {"number": 9260, "title": "Arcilator crashes in Upload Release Artifacts CI", "keywords": ["arcilator"]},
  {"number": 8484, "title": "[arcilator] Add functionality to the arcilator runtime library", "keywords": ["arcilator"]},
  {"number": 8212, "title": "[arcilator] Install configuration missing for arcilator-runtime.h", "keywords": ["arcilator"]},
  {"number": 8012, "title": "[Moore][Arc][LLHD] Moore to LLVM lowering issues", "keywords": ["arc"]},
  {"number": 8065, "title": "[LLHD][Arc] Indexing and slicing lowering from Verilog to LLVM IR", "keywords": ["arc"]},
  {"number": 8286, "title": "[circt-verilog][llhd][arcilator] Verilog-to-LLVM lowering issues", "keywords": ["circt-verilog", "arcilator", "arc"]},
  {"number": 7942, "title": "[Arc] Introduce a Python simulation script generator for arcilator", "keywords": ["arc", "arcilator"]},
  {"number": 8232, "title": "[Arc] Flatten public modules", "keywords": ["arc"]},
  {"number": 6373, "title": "[Arc] Support hw.wires of aggregate types", "keywords": ["arc", "aggregate"]},
  {"number": 8276, "title": "[MooreToCore] Support for UnpackedArrayType emission", "keywords": []},
  {"number": 6810, "title": "[Arc] Add basic assertion support", "keywords": ["arc"]},
  {"number": 8292, "title": "[MooreToCore] Support for Unsized Array Type", "keywords": []},
  {"number": 2122, "title": "[ESI] [Cosim] DPI cosim Capnp server polling", "keywords": []},
  {"number": 7546, "title": "[Scheduling] Allow cloning of problem instances", "keywords": ["scheduling"]},
  {"number": 7545, "title": "[Scheduling] Add interface to manage solutions", "keywords": ["scheduling"]},
  {"number": 3624, "title": "[Scheduling] Explore support for SMT solvers", "keywords": ["scheduling"]},
  {"number": 2204, "title": "[StaticLogic] Back PipelineWhileOp with a Scheduling problem.", "keywords": ["scheduling"]},
  {"number": 3623, "title": "[Scheduling] Import/Export support for external problem formats", "keywords": ["scheduling"]}
]
