/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [13:0] _06_;
  wire [2:0] _07_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((_01_ | celloutsig_0_0z[5]) & (_00_ | _02_));
  assign celloutsig_0_44z = ~((celloutsig_0_12z | celloutsig_0_29z) & (celloutsig_0_25z | in_data[85]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_4z | celloutsig_1_4z));
  assign celloutsig_0_31z = ~((_00_ | _01_) & (celloutsig_0_3z | celloutsig_0_30z));
  assign celloutsig_0_5z = ~((_02_ | in_data[48]) & (celloutsig_0_3z | celloutsig_0_30z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_0z[5]) & (celloutsig_0_30z | celloutsig_0_5z));
  assign celloutsig_0_29z = celloutsig_0_20z | ~(celloutsig_0_19z[7]);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_14z);
  assign celloutsig_1_13z = celloutsig_1_12z | ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_13z | ~(celloutsig_1_6z);
  assign celloutsig_0_6z = celloutsig_0_30z | ~(_01_);
  assign celloutsig_0_8z = in_data[1] | ~(_02_);
  assign celloutsig_0_10z = _00_ | ~(celloutsig_0_9z);
  assign celloutsig_0_17z = celloutsig_0_14z | ~(celloutsig_0_9z);
  assign celloutsig_0_21z = celloutsig_0_15z | ~(_03_);
  assign celloutsig_0_25z = celloutsig_0_21z | ~(celloutsig_0_12z);
  assign celloutsig_1_0z = in_data[111] | in_data[175];
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_2z;
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_6z;
  assign celloutsig_0_9z = celloutsig_0_31z | celloutsig_0_3z;
  assign celloutsig_0_12z = celloutsig_0_6z | celloutsig_0_11z;
  assign celloutsig_0_18z = celloutsig_0_6z | celloutsig_0_3z;
  assign celloutsig_0_20z = celloutsig_0_17z | celloutsig_0_6z;
  assign celloutsig_0_24z = _05_ | celloutsig_0_18z;
  reg [3:0] _32_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 4'h0;
    else _32_ <= celloutsig_0_0z[3:0];
  assign { _02_, _00_, celloutsig_0_30z, _01_ } = _32_;
  reg [2:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 3'h0;
    else _33_ <= { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z };
  assign { _03_, _07_[1:0] } = _33_;
  reg [13:0] _34_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 14'h0000;
    else _34_ <= { celloutsig_0_0z, celloutsig_0_0z };
  assign { _06_[13], _05_, _06_[11:8], _04_, _06_[6:0] } = _34_;
  assign celloutsig_0_0z = in_data[79:73] * in_data[20:14];
  assign celloutsig_0_43z = celloutsig_0_26z[4:1] * { celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z } * { _02_, _00_, celloutsig_0_30z, _01_ };
  assign celloutsig_0_19z = { _06_[11:8], celloutsig_0_3z, _03_, _07_[1:0] } * { _04_, _06_[6:2], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_14z = in_data[108:106] !== { in_data[153:152], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[108:99], celloutsig_1_0z } !== { in_data[124:115], celloutsig_1_14z };
  assign celloutsig_1_3z = { in_data[141], celloutsig_1_0z, celloutsig_1_0z } !== { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_1_4z = { in_data[180:163], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_2z } !== { in_data[164:147], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_1_5z = { in_data[171:170], celloutsig_1_0z, celloutsig_1_14z } !== { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[162:157], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z } !== in_data[126:115];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z } !== { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_1_12z = { in_data[177], celloutsig_1_0z, celloutsig_1_6z } !== { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_11z } !== { celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_11z = { in_data[86:64], celloutsig_0_9z, _02_, _00_, celloutsig_0_30z, _01_, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z } !== { in_data[88:83], celloutsig_0_5z, _06_[13], _05_, _06_[11:8], _04_, _06_[6:0], celloutsig_0_3z, celloutsig_0_7z, _02_, _00_, celloutsig_0_30z, _01_, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z } !== { celloutsig_0_3z, _02_, _00_, celloutsig_0_30z, _01_, celloutsig_0_8z };
  assign celloutsig_0_15z = { _06_[11:8], _04_, celloutsig_0_3z, _02_, _00_, celloutsig_0_30z, _01_, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z } !== { _06_[13], _05_, _06_[11:8], _04_, _06_[6:0] };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_23z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_23z = celloutsig_0_0z[3:1];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 5'h00;
    else if (!clkin_data[64]) celloutsig_0_26z = { celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_8z };
  assign { _06_[12], _06_[7] } = { _05_, _04_ };
  assign _07_[2] = _03_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
