// Seed: 3956387300
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3
    , id_12,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire void id_8,
    input supply0 id_9,
    input uwire id_10
);
endmodule
module module_1 (
    inout tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    output supply1 id_17,
    input supply0 id_18
);
  module_0(
      id_4, id_3, id_1, id_5, id_0, id_6, id_7, id_14, id_2, id_2, id_9
  );
  assign id_14 = 1;
endmodule
