module fa_ha(input a,b,cin, output sum,carry);
wire w1,w2,w3;
xor x1(w1,a,b);
xor x2(sum,w1,cin);
and a1(w2,w1,cin);
and a2(w3,a,b);
or o1(carry,w2,w3);
endmodule

