---
---

@string{aps = {American Physical Society,}}

@article{ghavami2021stealth,
  author={Ghavami, B. and Mousavi, S.H. and Fang, Z. and Shannon, L.},
  title={Stealth Attack on Protected DNNs: Compromising Robustness without Losing Accuracy via Smart Bit Flipping},
  journal={Design Automation Conference 2021 (DAC)},
  year={2021},
  month={Dec},
  note={WIP}
}

@article{ghavami2021leap,
  author={Ghavami, B. and Ebrahimipour, S.M. and Fang, Z. and Shannon, L.},
  title={LEAP: A Deep Learning based Aging-Aware Architecture Exploration Framework for FPGAs},
  journal={Proc. ACM/SIGDA Int. Symp. Field-Programmable Gate Arrays (FPGA)},
  year={2021},
  month={Feb},
  note={Poster}
}

@book{ghavami2021softerror,
  author={Ghavami, B. and Raji, M.},
  title={Soft Error Reliability of VLSI Circuits: Analysis and Mitigation Techniques},
  publisher={Springer Nature},
  year={2021}
}

@article{ebrahimipour2020aadam,
  author={Ebrahimipour, S.M. and Ghavami, B. and Mousavi, H. and Raji, M. and Fang, Z. and Shannon, L.},
  title={Aadam: A Fast, Accurate, and Versatile Aging-Aware Cell Library Delay Model using Feed-Forward Neural Network},
  journal={IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
  pages={1--9},
  year={2020},
  month={Nov},
  publisher={IEEE}
}

@article{jafari2020timing,
  author={Jafari, A. and Raji, M. and Ghavami, B.},
  title={Timing Reliability Improvement of Master-Slave Flip-Flops in the Presence of Aging Effects},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers (IEEE TCAS)},
  volume={67},
  number={12},
  pages={4761--4773},
  year={2020}
}

@article{ibrahimi2020statistical,
  author={Ibrahimi, S.M. and Ghavami, B. and Raji, M.},
  title={A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits},
  journal={IEEE Transactions on Emerging Topics (IEEE TETC) in Computing},
  year={2020}
}

@article{ebrahimipour2019adjacency,
  author={Ebrahimipour, S.M. and Ghavami, B. and Raji, M.},
  title={Adjacency criticality: a simple yet effective metric for statistical timing yield optimisation of digital integrated circuits},
  journal={IET Circuits, Devices \& Systems},
  volume={13},
  number={7},
  pages={979--987},
  year={2019}
}

@article{rohanipoor2019improving,
  author={Rohanipoor, M.R. and Ghavami, B. and Raji, M.},
  title={Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD)},
  volume={39},
  number={5},
  pages={1059--1072},
  year={2019}
}

@article{jafari2019impacts,
  author={Jafari, A. and Raji, M. and Ghavami, B.},
  title={Impacts of Process Variations and Aging on Lifetime Reliability of Flip-Flops: A Comparative Analysis},
  journal={IEEE Transactions on Device and Materials Reliability (IEEE TDMR)},
  volume={19},
  number={3},
  pages={551--562},
  year={2019}
}

@article{ghavami2018incremental,
  author={Ghavami, B. and Raji, M. and Saremi, K. and Pedram, H.},
  title={An incremental algorithm for soft error rate estimation of combinational circuits},
  journal={IEEE Transactions on Device and Materials Reliability (IEEE TDMR)},
  volume={18},
  number={3},
  pages={463--473},
  year={2018}
}

@article{sabet2017soft,
  author={Sabet, M.A. and Ghavami, B. and Raji, M.},
  title={A scalable solution to soft error tolerant circuit design using partitioning-based gate sizing},
  journal={IEEE Transactions on Reliability (IEEE TR)},
  volume={66},
  number={1},
  pages={245--256},
  year={2017}
}

@article{raji2016soft,
  author={Raji, M. and Ghavami, B.},
  title={Soft error rate reduction of combinational circuits using gate sizing in the presence of process variations},
  journal={IEEE Transactions on Very Large Scale Integration Systems (IEEE TVLSI)},
  volume={25},
  number={1},
  pages={247--260},
  year={2016}
}

@article{raji2015soft,
  author={Raji, M. and Pedram, H. and Ghavami, B.},
  title={Soft error rate estimation of combinational circuits based on vulnerability analysis},
  journal={IET Computers \& Digital Techniques},
  volume={9},
  number={6},
  pages={311--320},
  year={2015}
}

@article{ghavami2016failure,
  author={Ghavami, B. and Raji, M.},
  title={Failure characterization of carbon nanotube FETs under process variations: technology scaling issues},
  journal={IEEE Transactions on Device and Materials Reliability (IEEE TMR)},
  volume={16},
  number={2},
  pages={164--171},
  year={2016}
}

@article{ghavami2013robust,
  author={Ghavami, B. and Raji, M. and Pedram, H. and Tahoori, M.B.},
  title={Design and analysis of a robust carbon nanotube-based asynchronous primitive circuit},
  journal={ACM Journal on Emerging Technologies in Computing Systems (JETC)},
  volume={9},
  number={1},
  pages={1--27},
  year={2013}
}

@article{ghavami2012statistical,
  author={Ghavami, B. and Raji, M. and Pedram, H. and Pedram, M.},
  title={Statistical functional yield estimation and enhancement of CNFET-based VLSI circuits},
  journal={IEEE transactions on very large scale integration (VLSI) systems (IEEE TVLSI)},
  volume={21},
  number={5},
  pages={887--900},
  year={2012}
}

@article{ghavami2011statistical,
  author={Ghavami, B. and Raji, M. and Pedram, H.},
  title={A statistical-based material and process guidelines for design of carbon nanotube field-effect transistors in gigascale integrated circuits},
  journal={Nanotechnology},
  volume={22},
  number={34},
  pages={345706},
  year={2011}
}

