

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 20:03:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Chan_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  996477|  996477|  996477|  996477|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  996476|  996476|     38326|          -|          -|    26|    no    |
        | + Col_Loop          |   38324|   38324|      1474|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 10 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 17 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 18 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 19 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:8]   --->   Operation 21 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 24 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 25 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 26 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 27 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:11]   --->   Operation 30 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 34 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:14]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_6 to i16" [conv/conv_1.cpp:14]   --->   Operation 37 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 38 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv_1.cpp:41]   --->   Operation 39 'specregionend' 'empty_11' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 40 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 41 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv/conv_1.cpp:14]   --->   Operation 44 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv/conv_1.cpp:14]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 47 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 48 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0 to i10" [conv/conv_1.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i16" [conv/conv_1.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln14, %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 51 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 53 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:18]   --->   Operation 54 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv/conv_1.cpp:40]   --->   Operation 55 'specregionend' 'empty_10' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 56 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 57 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv/conv_1.cpp:26]   --->   Operation 58 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv/conv_1.cpp:18]   --->   Operation 59 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv_1.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv_1.cpp:18]   --->   Operation 62 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv/conv_1.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 65 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 66 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_8 to i5" [conv/conv_1.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln18" [conv/conv_1.cpp:26]   --->   Operation 68 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv/conv_1.cpp:26]   --->   Operation 69 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 70 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %tmp_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 71 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 72 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 73 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_2, %zext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 74 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.76ns)   --->   "br label %5" [conv/conv_1.cpp:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 76 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 77 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv_1.cpp:26]   --->   Operation 78 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 79 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 80 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv/conv_1.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv/conv_1.cpp:21]   --->   Operation 83 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %6" [conv/conv_1.cpp:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i5" [conv/conv_1.cpp:26]   --->   Operation 85 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln26_4, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 86 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i10 %zext_ln35_1, %tmp_12_cast" [conv/conv_1.cpp:26]   --->   Operation 88 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %add_ln26_3 to i64" [conv/conv_1.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 90 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, %zext_ln21" [conv/conv_1.cpp:26]   --->   Operation 91 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i11 %zext_ln26_6, %sub_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 93 'add' 'add_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 94 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 95 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 96 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 97 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 97 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 98 'specregionend' 'empty_8' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:18]   --->   Operation 99 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv/conv_1.cpp:26]   --->   Operation 100 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 101 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 102 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 102 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 103 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 103 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 104 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:22]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 106 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %5" [conv/conv_1.cpp:21]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 25.8>
ST_10 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 108 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 109 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 109 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 33.5>
ST_11 : Operation 110 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 110 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 111 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 112 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 113 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 114 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 115 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 116 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 117 'fcmp' 'tmp_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv_1.cpp:34]   --->   Operation 118 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 119 'select' 'w_sum_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 121 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
phi_mul              (phi              ) [ 001111111111]
add_ln8              (add              ) [ 011111111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp_1                (specregionbegin  ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln42             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101111100]
icmp_ln11            (icmp             ) [ 001111111111]
empty_4              (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_2                (specregionbegin  ) [ 000011111111]
zext_ln35            (zext             ) [ 000000000000]
add_ln35             (add              ) [ 000000000000]
tmp_6                (bitconcatenate   ) [ 000000000000]
zext_ln14            (zext             ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_11             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_5              (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_3                (specregionbegin  ) [ 000001111111]
zext_ln26            (zext             ) [ 000001111100]
zext_ln35_1          (zext             ) [ 000001111100]
zext_ln35_2          (zext             ) [ 000000000000]
add_ln35_1           (add              ) [ 000000000000]
zext_ln35_3          (zext             ) [ 000000000000]
conv_out_addr        (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_10             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
wr_0                 (phi              ) [ 000001000000]
w_sum_0              (phi              ) [ 000001111111]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_6              (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_4                (specregionbegin  ) [ 000000111100]
tmp_8                (bitconcatenate   ) [ 000000000000]
zext_ln26_1          (zext             ) [ 000000000000]
sub_ln26             (sub              ) [ 000000111100]
add_ln26             (add              ) [ 000000000000]
tmp_9                (bitconcatenate   ) [ 000000000000]
zext_ln26_2          (zext             ) [ 000000000000]
tmp_7                (bitconcatenate   ) [ 000000000000]
zext_ln26_3          (zext             ) [ 000000000000]
sub_ln26_1           (sub              ) [ 000000111100]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_addr     (getelementptr    ) [ 000000000010]
w_sum_1              (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_7              (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln26_4          (zext             ) [ 000000000000]
add_ln26_2           (add              ) [ 000000000000]
tmp_12_cast          (bitconcatenate   ) [ 000000000000]
add_ln26_3           (add              ) [ 000000000000]
zext_ln26_5          (zext             ) [ 000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000000010000]
add_ln26_1           (add              ) [ 000000000000]
zext_ln26_6          (zext             ) [ 000000000000]
add_ln26_4           (add              ) [ 000000000000]
sext_ln26            (sext             ) [ 000000000000]
conv_input_addr      (getelementptr    ) [ 000000010000]
empty_8              (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
conv_1_weights_0_loa (load             ) [ 000000001000]
conv_input_load      (load             ) [ 000000001000]
tmp_s                (fmul             ) [ 000000000100]
specloopname_ln22    (specloopname     ) [ 000000000000]
w_sum_3              (fadd             ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_load     (load             ) [ 000000000001]
w_sum                (fadd             ) [ 000000000000]
bitcast_ln34         (bitcast          ) [ 000000000000]
tmp                  (partselect       ) [ 000000000000]
trunc_ln34           (trunc            ) [ 000000000000]
icmp_ln34            (icmp             ) [ 000000000000]
icmp_ln34_1          (icmp             ) [ 000000000000]
or_ln34              (or               ) [ 000000000000]
tmp_5                (fcmp             ) [ 000000000000]
and_ln34             (and              ) [ 000000000000]
w_sum_2              (select           ) [ 000000000000]
store_ln35           (store            ) [ 000000000000]
empty_9              (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="conv_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_1_bias_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="1"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="conv_1_weights_0_add_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv_input_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln35_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="3"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/11 "/>
</bind>
</comp>

<comp id="133" class="1005" name="r_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="r_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="phi_mul_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="phi_mul_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="f_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="1"/>
<pin id="171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="f_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="wr_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="wr_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="2" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="w_sum_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="w_sum_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="w_sum_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="w_sum_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="wc_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="wc_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/8 w_sum/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="r_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln35_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln35_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln14_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln14_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="f_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln26_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln35_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln35_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln35_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="1"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln35_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln18_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln18_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="wr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln26_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sub_ln26_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln26_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="3"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln26_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln26_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln26_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln21_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln21_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="wc_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln26_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln26_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="1"/>
<pin id="425" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_12_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln26_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="2"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln26_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln26_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="3"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln26_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln26_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="11" slack="1"/>
<pin id="458" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln34_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln34_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln34_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln34_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="23" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln34_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln34_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="w_sum_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/11 "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln8_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="524" class="1005" name="r_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="532" class="1005" name="c_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln14_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="545" class="1005" name="f_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="550" class="1005" name="zext_ln26_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="555" class="1005" name="zext_ln35_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="2"/>
<pin id="557" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="conv_out_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="3"/>
<pin id="562" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="wr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="573" class="1005" name="sub_ln26_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="1"/>
<pin id="575" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sub_ln26_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="1"/>
<pin id="580" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="conv_1_bias_addr_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="wc_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="596" class="1005" name="conv_1_weights_0_add_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="1"/>
<pin id="598" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="601" class="1005" name="conv_input_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="1"/>
<pin id="603" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="conv_1_weights_0_loa_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="611" class="1005" name="conv_input_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_s_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="621" class="1005" name="w_sum_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="conv_1_bias_load_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="213"><net_src comp="191" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="203" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="191" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="96" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="233" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="116" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="122" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="226" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="149" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="137" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="137" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="161" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="161" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="161" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="145" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="173" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="173" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="173" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="173" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="173" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="335"><net_src comp="184" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="184" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="184" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="184" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="332" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="332" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="133" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="366" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="380" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="219" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="219" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="219" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="219" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="14" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="449"><net_src comp="157" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="402" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="468"><net_src comp="226" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="482"><net_src comp="465" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="469" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="479" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="240" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="226" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="507" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="519"><net_src comp="246" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="527"><net_src comp="258" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="535"><net_src comp="270" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="540"><net_src comp="294" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="548"><net_src comp="304" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="553"><net_src comp="310" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="558"><net_src comp="314" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="563"><net_src comp="82" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="571"><net_src comp="342" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="576"><net_src comp="360" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="581"><net_src comp="396" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="586"><net_src comp="89" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="594"><net_src comp="412" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="599"><net_src comp="102" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="604"><net_src comp="109" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="609"><net_src comp="116" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="614"><net_src comp="122" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="619"><net_src comp="233" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="624"><net_src comp="226" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="629"><net_src comp="96" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {11 }
 - Input state : 
	Port: conv_1 : conv_input | {6 7 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_bias | {5 10 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_6 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_8 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_9 : 3
		zext_ln26_2 : 4
		tmp_7 : 3
		zext_ln26_3 : 4
		sub_ln26_1 : 5
		conv_1_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_4 : 1
		add_ln26_2 : 2
		tmp_12_cast : 3
		add_ln26_3 : 4
		zext_ln26_5 : 5
		conv_1_weights_0_add : 6
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_4 : 4
		sext_ln26 : 5
		conv_input_addr : 6
		conv_1_weights_0_loa : 7
		conv_input_load : 7
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		w_sum : 1
	State 11
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_5 : 1
		and_ln34 : 4
		w_sum_2 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_226     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_233     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_5_fu_240    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_246   |    0    |    0    |    14   |
|          |      r_fu_258      |    0    |    0    |    15   |
|          |      c_fu_270      |    0    |    0    |    15   |
|          |   add_ln35_fu_280  |    0    |    0    |    14   |
|          |      f_fu_304      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_322 |    0    |    0    |    21   |
|    add   |      wr_fu_342     |    0    |    0    |    10   |
|          |   add_ln26_fu_366  |    0    |    0    |    15   |
|          |      wc_fu_412     |    0    |    0    |    10   |
|          |  add_ln26_2_fu_422 |    0    |    0    |    15   |
|          |  add_ln26_3_fu_435 |    0    |    0    |    14   |
|          |  add_ln26_1_fu_445 |    0    |    0    |    15   |
|          |  add_ln26_4_fu_455 |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_252  |    0    |    0    |    11   |
|          |  icmp_ln11_fu_264  |    0    |    0    |    11   |
|          |  icmp_ln14_fu_298  |    0    |    0    |    11   |
|   icmp   |  icmp_ln18_fu_336  |    0    |    0    |    8    |
|          |  icmp_ln21_fu_406  |    0    |    0    |    8    |
|          |  icmp_ln34_fu_483  |    0    |    0    |    11   |
|          | icmp_ln34_1_fu_489 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |   w_sum_2_fu_507   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln26_fu_360  |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_396 |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln34_fu_495   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln34_fu_501  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln35_fu_276  |    0    |    0    |    0    |
|          |  zext_ln14_fu_294  |    0    |    0    |    0    |
|          |  zext_ln26_fu_310  |    0    |    0    |    0    |
|          | zext_ln35_1_fu_314 |    0    |    0    |    0    |
|          | zext_ln35_2_fu_318 |    0    |    0    |    0    |
|          | zext_ln35_3_fu_327 |    0    |    0    |    0    |
|   zext   |  zext_ln18_fu_332  |    0    |    0    |    0    |
|          | zext_ln26_1_fu_356 |    0    |    0    |    0    |
|          | zext_ln26_2_fu_380 |    0    |    0    |    0    |
|          | zext_ln26_3_fu_392 |    0    |    0    |    0    |
|          |  zext_ln21_fu_402  |    0    |    0    |    0    |
|          | zext_ln26_4_fu_418 |    0    |    0    |    0    |
|          | zext_ln26_5_fu_440 |    0    |    0    |    0    |
|          | zext_ln26_6_fu_451 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_6_fu_286    |    0    |    0    |    0    |
|          |    tmp_8_fu_348    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_372    |    0    |    0    |    0    |
|          |    tmp_7_fu_384    |    0    |    0    |    0    |
|          | tmp_12_cast_fu_427 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln26_fu_460  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_469     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_479 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   371   |   1271  |
|----------|--------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln8_reg_516      |   10   |
|         c_0_reg_157        |    5   |
|          c_reg_532         |    5   |
|  conv_1_bias_addr_reg_583  |    5   |
|  conv_1_bias_load_reg_626  |   32   |
|conv_1_weights_0_add_reg_596|    9   |
|conv_1_weights_0_loa_reg_606|   32   |
|   conv_input_addr_reg_601  |   10   |
|   conv_input_load_reg_611  |   32   |
|    conv_out_addr_reg_560   |   15   |
|         f_0_reg_169        |    6   |
|          f_reg_545         |    6   |
|       phi_mul_reg_145      |   10   |
|         r_0_reg_133        |    5   |
|          r_reg_524         |    5   |
|     sub_ln26_1_reg_578     |   11   |
|      sub_ln26_reg_573      |    5   |
|        tmp_s_reg_616       |   32   |
|       w_sum_0_reg_191      |   32   |
|       w_sum_1_reg_203      |   32   |
|       w_sum_3_reg_621      |   32   |
|        wc_0_reg_215        |    2   |
|         wc_reg_591         |    2   |
|        wr_0_reg_180        |    2   |
|         wr_reg_568         |    2   |
|      zext_ln14_reg_537     |   16   |
|      zext_ln26_reg_550     |   64   |
|     zext_ln35_1_reg_555    |   10   |
+----------------------------+--------+
|            Total           |   429  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_133    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_145  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_157    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_191  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_233    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_233    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1271  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   111  |
|  Register |    -   |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   19   |   800  |  1382  |
+-----------+--------+--------+--------+--------+--------+
