{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 10:42:29 2023 " "Info: Processing started: Tue Oct 17 10:42:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparador_4_bits -c Comparador_4_bits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Comparador_4_bits -c Comparador_4_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4_bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparador_4_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador_4_bits " "Info: Found entity 1: Comparador_4_bits" {  } { { "Comparador_4_bits.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Comparador_4_bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Comparador_4_bits_tb.sv(60) " "Warning (10273): Verilog HDL warning at Comparador_4_bits_tb.sv(60): extended using \"x\" or \"z\"" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/comparador_4_bits_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbenches/comparador_4_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador_4_bits_tb " "Info: Found entity 1: Comparador_4_bits_tb" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "igual Comparador_4_bits_tb.sv(6) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(6): top module port \"igual\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "maior Comparador_4_bits_tb.sv(7) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(7): top module port \"maior\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "menor Comparador_4_bits_tb.sv(8) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(8): top module port \"menor\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "maior_esperado Comparador_4_bits_tb.sv(9) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(9): top module port \"maior_esperado\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 9 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "menor_esperado Comparador_4_bits_tb.sv(10) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(10): top module port \"menor_esperado\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "igual_esperado Comparador_4_bits_tb.sv(11) " "Error (10206): Verilog HDL Module Declaration error at Comparador_4_bits_tb.sv(11): top module port \"igual_esperado\" is not found in the port list" {  } { { "Testbenches/Comparador_4_bits_tb.sv" "" { Text "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv" 11 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Comparador_4_bits.map.smsg " "Info: Generated suppressed messages file C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Comparador_4_bits.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Error: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 10:42:31 2023 " "Error: Processing ended: Tue Oct 17 10:42:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
