

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4'
================================================================
* Date:           Thu May 15 15:31:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.875 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      258|  15.000 ns|  1.290 us|    3|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_43_4  |        1|      256|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       42|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       29|       78|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_127_p2   |         +|   0|  0|  20|          13|           1|
    |icmp_ln43_fu_121_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  42|          46|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_46                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_cast2_reg_159        |  13|   0|   64|         51|
    |i_fu_46                  |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   80|         51|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4|  return value|
|nnzB                          |   in|   32|     ap_none|                                                 nnzB|        scalar|
|local_values_B_V_address0     |  out|   12|   ap_memory|                                     local_values_B_V|         array|
|local_values_B_V_ce0          |  out|    1|   ap_memory|                                     local_values_B_V|         array|
|local_values_B_V_we0          |  out|    1|   ap_memory|                                     local_values_B_V|         array|
|local_values_B_V_d0           |  out|   16|   ap_memory|                                     local_values_B_V|         array|
|values_B_address0             |  out|   12|   ap_memory|                                             values_B|         array|
|values_B_ce0                  |  out|    1|   ap_memory|                                             values_B|         array|
|values_B_q0                   |   in|   16|   ap_memory|                                             values_B|         array|
|row_indices_B_address0        |  out|   12|   ap_memory|                                        row_indices_B|         array|
|row_indices_B_ce0             |  out|    1|   ap_memory|                                        row_indices_B|         array|
|row_indices_B_q0              |   in|   32|   ap_memory|                                        row_indices_B|         array|
|local_row_indices_B_address0  |  out|   12|   ap_memory|                                  local_row_indices_B|         array|
|local_row_indices_B_ce0       |  out|    1|   ap_memory|                                  local_row_indices_B|         array|
|local_row_indices_B_we0       |  out|    1|   ap_memory|                                  local_row_indices_B|         array|
|local_row_indices_B_d0        |  out|   12|   ap_memory|                                  local_row_indices_B|         array|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %row_indices_B, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_B, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nnzB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnzB"   --->   Operation 8 'read' 'nnzB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc68"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3_cast = zext i13 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 12 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln43 = icmp_slt  i32 %i_3_cast, i32 %nnzB_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 14 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%add_ln43 = add i13 %i_1, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 15 'add' 'add_ln43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body79.preheader.exitStub, void %for.inc68.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 16 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_3_cast2 = zext i13 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 17 'zext' 'i_3_cast2' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%values_B_addr = getelementptr i16 %values_B, i64 0, i64 %i_3_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 18 'getelementptr' 'values_B_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%values_B_load = load i12 %values_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 19 'load' 'values_B_load' <Predicate = (icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_indices_B_addr = getelementptr i32 %row_indices_B, i64 0, i64 %i_3_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 20 'getelementptr' 'row_indices_B_addr' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.64ns)   --->   "%row_indices_B_load = load i12 %row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 21 'load' 'row_indices_B_load' <Predicate = (icmp_ln43)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln43 = store i13 %add_ln43, i13 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 22 'store' 'store_ln43' <Predicate = (icmp_ln43)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:44]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 24 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_values_B_V_addr = getelementptr i16 %local_values_B_V, i64 0, i64 %i_3_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 25 'getelementptr' 'local_values_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%values_B_load = load i12 %values_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 26 'load' 'values_B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 27 [1/1] (1.23ns)   --->   "%store_ln45 = store i16 %values_B_load, i12 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:45]   --->   Operation 27 'store' 'store_ln45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/2] (1.64ns)   --->   "%row_indices_B_load = load i12 %row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 28 'load' 'row_indices_B_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %row_indices_B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 29 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%local_row_indices_B_addr = getelementptr i12 %local_row_indices_B, i64 0, i64 %i_3_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 30 'getelementptr' 'local_row_indices_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln46 = store i12 %trunc_ln46, i12 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:46]   --->   Operation 31 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4096> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:43]   --->   Operation 32 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nnzB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_values_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ values_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_indices_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_row_indices_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
specinterface_ln0        (specinterface    ) [ 000]
nnzB_read                (read             ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_1                      (load             ) [ 000]
i_3_cast                 (zext             ) [ 000]
specpipeline_ln0         (specpipeline     ) [ 000]
icmp_ln43                (icmp             ) [ 010]
add_ln43                 (add              ) [ 000]
br_ln43                  (br               ) [ 000]
i_3_cast2                (zext             ) [ 011]
values_B_addr            (getelementptr    ) [ 011]
row_indices_B_addr       (getelementptr    ) [ 011]
store_ln43               (store            ) [ 000]
speclooptripcount_ln44   (speclooptripcount) [ 000]
specloopname_ln43        (specloopname     ) [ 000]
local_values_B_V_addr    (getelementptr    ) [ 000]
values_B_load            (load             ) [ 000]
store_ln45               (store            ) [ 000]
row_indices_B_load       (load             ) [ 000]
trunc_ln46               (trunc            ) [ 000]
local_row_indices_B_addr (getelementptr    ) [ 000]
store_ln46               (store            ) [ 000]
br_ln43                  (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nnzB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnzB"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_values_B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_values_B_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="values_B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_indices_B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_indices_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_row_indices_B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_row_indices_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="nnzB_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnzB_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="values_B_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="13" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_B_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="12" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="values_B_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="row_indices_B_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="13" slack="0"/>
<pin id="73" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_indices_B_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_indices_B_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="local_values_B_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="1"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_values_B_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln45_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="local_row_indices_B_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="1"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_row_indices_B_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln46_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="12" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="13" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_3_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln43_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln43_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_3_cast2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln43_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln46_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_3_cast2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="values_B_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="1"/>
<pin id="167" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="values_B_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="row_indices_B_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="1"/>
<pin id="172" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="row_indices_B_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="63" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="50" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="114" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="114" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="143"><net_src comp="127" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="76" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="152"><net_src comp="46" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="162"><net_src comp="133" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="168"><net_src comp="56" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="173"><net_src comp="69" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_values_B_V | {2 }
	Port: values_B | {}
	Port: row_indices_B | {}
	Port: local_row_indices_B | {2 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 : nnzB | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 : values_B | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 : row_indices_B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		i_3_cast : 2
		icmp_ln43 : 3
		add_ln43 : 2
		br_ln43 : 4
		i_3_cast2 : 2
		values_B_addr : 3
		values_B_load : 4
		row_indices_B_addr : 3
		row_indices_B_load : 4
		store_ln43 : 3
	State 2
		store_ln45 : 1
		trunc_ln46 : 1
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln43_fu_121   |    0    |    20   |
|----------|----------------------|---------|---------|
|    add   |    add_ln43_fu_127   |    0    |    20   |
|----------|----------------------|---------|---------|
|   read   | nnzB_read_read_fu_50 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    i_3_cast_fu_117   |    0    |    0    |
|          |   i_3_cast2_fu_133   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln46_fu_144  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    40   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     i_3_cast2_reg_159    |   64   |
|         i_reg_149        |   13   |
|row_indices_B_addr_reg_170|   12   |
|   values_B_addr_reg_165  |   12   |
+--------------------------+--------+
|           Total          |   101  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_76 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   101  |   58   |
+-----------+--------+--------+--------+
