$date
	Sun Oct 23 07:31:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#740196
b1000 !
1"
#740198
b1000 &
b1000 %
1$
#740199
0"
#740202
b100 &
b100 %
#740206
b10 &
b10 %
#740210
b1 &
b1 %
1#
#740214
b0 &
0#
b0 %
0$
#1721257
b1101 !
1"
#1721258
b1101 &
b1101 %
1$
#1721259
0"
#1721262
b101000 &
b101000 %
#1721266
b10100 &
b10100 %
#1721270
b1010 &
b1010 %
#1721274
b101 &
b101 %
#1721278
b10000 &
b10000 %
#1721282
b1000 &
b1000 %
#1721286
b100 &
b100 %
#1721290
b10 &
b10 %
#1721294
b1 &
1#
b1 %
#1721298
b0 &
b0 %
0#
0$
#2712506
b1101 &
b1101 %
1$
1"
#2712507
0"
#2712510
b101000 &
b101000 %
#2712514
b10100 &
b10100 %
#2712518
b1010 &
b1010 %
#2712522
b101 &
b101 %
#2712526
b10000 &
b10000 %
#2712530
b1000 &
b1000 %
#2712534
b100 &
b100 %
#2712538
b10 &
b10 %
#2712542
b1 &
1#
b1 %
#2712546
b0 &
b0 %
0#
0$
#4500012
