# Sequence_Counter

This Verilog repository implements a counter module that generates the **sequence: 0, 3, 5, 6, 0, 3,** and so on. 
<br/> The counter is designed to follow the specified sequence and can be integrated into larger digital designs.
<br/> *Design Language: **Verilog***
<br/> *Design Tool: **Xilinx Vivado***
