# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name tmp_dist_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_0 \
    op interface \
    ports { tmp_dist_0_address0 { O 12 vector } tmp_dist_0_ce0 { O 1 bit } tmp_dist_0_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name tmp_dist_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_1 \
    op interface \
    ports { tmp_dist_1_address0 { O 12 vector } tmp_dist_1_ce0 { O 1 bit } tmp_dist_1_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name tmp_dist_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_2 \
    op interface \
    ports { tmp_dist_2_address0 { O 12 vector } tmp_dist_2_ce0 { O 1 bit } tmp_dist_2_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name tmp_dist_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_3 \
    op interface \
    ports { tmp_dist_3_address0 { O 12 vector } tmp_dist_3_ce0 { O 1 bit } tmp_dist_3_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name tmp_dist_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_4 \
    op interface \
    ports { tmp_dist_4_address0 { O 12 vector } tmp_dist_4_ce0 { O 1 bit } tmp_dist_4_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name tmp_dist_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_5 \
    op interface \
    ports { tmp_dist_5_address0 { O 12 vector } tmp_dist_5_ce0 { O 1 bit } tmp_dist_5_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name tmp_dist_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_6 \
    op interface \
    ports { tmp_dist_6_address0 { O 12 vector } tmp_dist_6_ce0 { O 1 bit } tmp_dist_6_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name tmp_dist_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_7 \
    op interface \
    ports { tmp_dist_7_address0 { O 12 vector } tmp_dist_7_ce0 { O 1 bit } tmp_dist_7_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name tmp_dist_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_8 \
    op interface \
    ports { tmp_dist_8_address0 { O 12 vector } tmp_dist_8_ce0 { O 1 bit } tmp_dist_8_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name tmp_dist_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_9 \
    op interface \
    ports { tmp_dist_9_address0 { O 12 vector } tmp_dist_9_ce0 { O 1 bit } tmp_dist_9_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name tmp_dist_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_10 \
    op interface \
    ports { tmp_dist_10_address0 { O 12 vector } tmp_dist_10_ce0 { O 1 bit } tmp_dist_10_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name tmp_dist_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_11 \
    op interface \
    ports { tmp_dist_11_address0 { O 12 vector } tmp_dist_11_ce0 { O 1 bit } tmp_dist_11_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name tmp_dist_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_12 \
    op interface \
    ports { tmp_dist_12_address0 { O 12 vector } tmp_dist_12_ce0 { O 1 bit } tmp_dist_12_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name tmp_dist_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_13 \
    op interface \
    ports { tmp_dist_13_address0 { O 12 vector } tmp_dist_13_ce0 { O 1 bit } tmp_dist_13_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name tmp_dist_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_14 \
    op interface \
    ports { tmp_dist_14_address0 { O 12 vector } tmp_dist_14_ce0 { O 1 bit } tmp_dist_14_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name tmp_dist_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_15 \
    op interface \
    ports { tmp_dist_15_address0 { O 12 vector } tmp_dist_15_ce0 { O 1 bit } tmp_dist_15_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name tmp_dist_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_16 \
    op interface \
    ports { tmp_dist_16_address0 { O 12 vector } tmp_dist_16_ce0 { O 1 bit } tmp_dist_16_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name tmp_dist_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_17 \
    op interface \
    ports { tmp_dist_17_address0 { O 12 vector } tmp_dist_17_ce0 { O 1 bit } tmp_dist_17_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name tmp_dist_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_18 \
    op interface \
    ports { tmp_dist_18_address0 { O 12 vector } tmp_dist_18_ce0 { O 1 bit } tmp_dist_18_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name tmp_dist_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_19 \
    op interface \
    ports { tmp_dist_19_address0 { O 12 vector } tmp_dist_19_ce0 { O 1 bit } tmp_dist_19_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name tmp_dist_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_20 \
    op interface \
    ports { tmp_dist_20_address0 { O 12 vector } tmp_dist_20_ce0 { O 1 bit } tmp_dist_20_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name tmp_dist_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_21 \
    op interface \
    ports { tmp_dist_21_address0 { O 12 vector } tmp_dist_21_ce0 { O 1 bit } tmp_dist_21_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name tmp_dist_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_22 \
    op interface \
    ports { tmp_dist_22_address0 { O 12 vector } tmp_dist_22_ce0 { O 1 bit } tmp_dist_22_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name tmp_dist_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_23 \
    op interface \
    ports { tmp_dist_23_address0 { O 12 vector } tmp_dist_23_ce0 { O 1 bit } tmp_dist_23_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name tmp_dist_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_24 \
    op interface \
    ports { tmp_dist_24_address0 { O 12 vector } tmp_dist_24_ce0 { O 1 bit } tmp_dist_24_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name tmp_dist_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_25 \
    op interface \
    ports { tmp_dist_25_address0 { O 12 vector } tmp_dist_25_ce0 { O 1 bit } tmp_dist_25_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name tmp_dist_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_26 \
    op interface \
    ports { tmp_dist_26_address0 { O 12 vector } tmp_dist_26_ce0 { O 1 bit } tmp_dist_26_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name tmp_dist_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_27 \
    op interface \
    ports { tmp_dist_27_address0 { O 12 vector } tmp_dist_27_ce0 { O 1 bit } tmp_dist_27_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name tmp_dist_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_28 \
    op interface \
    ports { tmp_dist_28_address0 { O 12 vector } tmp_dist_28_ce0 { O 1 bit } tmp_dist_28_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name tmp_dist_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_29 \
    op interface \
    ports { tmp_dist_29_address0 { O 12 vector } tmp_dist_29_ce0 { O 1 bit } tmp_dist_29_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name tmp_dist_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_30 \
    op interface \
    ports { tmp_dist_30_address0 { O 12 vector } tmp_dist_30_ce0 { O 1 bit } tmp_dist_30_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name tmp_dist_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_dist_31 \
    op interface \
    ports { tmp_dist_31_address0 { O 12 vector } tmp_dist_31_ce0 { O 1 bit } tmp_dist_31_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_dist_31'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 47 \
    name rd_port_V_data_V \
    reset_level 1 \
    sync_rst true \
    corename {rd_port} \
    metadata {  } \
    op interface \
    ports { rd_port_TDATA { I 128 vector } rd_port_TVALID { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rd_port_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 48 \
    name rd_port_V_keep_V \
    reset_level 1 \
    sync_rst true \
    corename {rd_port} \
    metadata {  } \
    op interface \
    ports { rd_port_TKEEP { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rd_port_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 49 \
    name rd_port_V_strb_V \
    reset_level 1 \
    sync_rst true \
    corename {rd_port} \
    metadata {  } \
    op interface \
    ports { rd_port_TSTRB { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rd_port_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 50 \
    name rd_port_V_last_V \
    reset_level 1 \
    sync_rst true \
    corename {rd_port} \
    metadata {  } \
    op interface \
    ports { rd_port_TREADY { O 1 bit } rd_port_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rd_port_V_last_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name mem_req_buff \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename mem_req_buff \
    op interface \
    ports { mem_req_buff_address0 { O 11 vector } mem_req_buff_ce0 { O 1 bit } mem_req_buff_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mem_req_buff'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name rd_req_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_rd_req_V \
    op interface \
    ports { rd_req_V_din { O 32 vector } rd_req_V_full_n { I 1 bit } rd_req_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name rd_start \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_rd_start \
    op interface \
    ports { rd_start { O 1 bit } rd_start_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name sw_data_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sw_data_0_V \
    op interface \
    ports { sw_data_0_V_din { O 32 vector } sw_data_0_V_full_n { I 1 bit } sw_data_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name sw_data_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sw_data_1_V \
    op interface \
    ports { sw_data_1_V_din { O 32 vector } sw_data_1_V_full_n { I 1 bit } sw_data_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name sw_data_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sw_data_2_V \
    op interface \
    ports { sw_data_2_V_din { O 32 vector } sw_data_2_V_full_n { I 1 bit } sw_data_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name sw_data_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sw_data_3_V \
    op interface \
    ports { sw_data_3_V_din { O 32 vector } sw_data_3_V_full_n { I 1 bit } sw_data_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name n_mem_tuples \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_n_mem_tuples \
    op interface \
    ports { n_mem_tuples { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


