
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001399                       # Number of seconds simulated
sim_ticks                                  1398717000                       # Number of ticks simulated
final_tick                                 1398717000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62701                       # Simulator instruction rate (inst/s)
host_op_rate                                   102255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29302411                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    47.73                       # Real time elapsed on the host
sim_insts                                     2992979                       # Number of instructions simulated
sim_ops                                       4881007                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3333                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          38069173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         114436301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152505475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     38069173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38069173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         38069173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        114436301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152505475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1398638500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.066986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.406717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.895007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          115     18.34%     18.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          145     23.13%     41.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     33.49%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      5.42%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      3.03%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      3.03%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.28%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.64%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73     11.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          627                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 38069173.392473243177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114436301.267518728971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26772750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     86925250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32178.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34756.20                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     51204250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               113698000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15362.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34112.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       152.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     419633.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2620380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14515620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39908550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3701760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       409665840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        62492640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         62672760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              687921855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            491.823475                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1301428000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5539500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      38480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    240426500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    162737500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      53133500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    898400000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9282000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23005770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1517760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       192467910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        27493920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        206913900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              506635740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            362.214615                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1344296250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1841500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    850635500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     71595750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34337000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    422107250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1384094                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1384094                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117918                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               793690                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19333                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3379                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          793690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             412195                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381495                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        43932                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      563994                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397605                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           468                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            81                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      359466                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2797435                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             438693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7890547                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1384094                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             431528                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2181746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  236042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        163                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           383                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    359418                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19673                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2739068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.578581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.637171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   885660     32.33%     32.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113879      4.16%     36.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36473      1.33%     37.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78749      2.88%     40.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112528      4.11%     44.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    55610      2.03%     46.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97221      3.55%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65099      2.38%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1293849     47.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2739068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.494773                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.820636                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   428668                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                677633                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1355617                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159129                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 118021                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11350235                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 118021                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   528057                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  614350                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2882                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1371882                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                103876                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10656212                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2831                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8626                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    532                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  46555                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13510609                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25424066                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15585708                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59185                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7403412                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    420262                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               706111                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              576094                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             92766                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57161                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9238240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7749944                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            238468                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4357303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5351157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             44                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2739068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.829409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.881669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1204459     43.97%     43.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72788      2.66%     46.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              119768      4.37%     51.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              146435      5.35%     56.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249100      9.09%     65.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138095      5.04%     70.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              482677     17.62%     88.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              190590      6.96%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              135156      4.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2739068                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  473817     99.72%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     10      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    664      0.14%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   439      0.09%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               135      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               83      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48813      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6672629     86.10%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1159      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 206      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  393      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  830      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  972      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 602      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                225      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               544278      7.02%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392636      5.07%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45326      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41845      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7749944                       # Type of FU issued
system.cpu.iq.rate                           2.770375                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475162                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18771320                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13485937                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7385093                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181266                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109784                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87129                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8085579                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90714                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       286721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       267557                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           207                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 118021                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  552330                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6015                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9238311                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6666                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                706111                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               576094                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    664                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5141                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86444                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               133696                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7559389                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                563973                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            190555                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       961576                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   782193                       # Number of branches executed
system.cpu.iew.exec_stores                     397603                       # Number of stores executed
system.cpu.iew.exec_rate                     2.702257                       # Inst execution rate
system.cpu.iew.wb_sent                        7522745                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7472222                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5449487                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7985615                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.671098                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682413                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4357402                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            117938                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2121302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.300949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.928659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       968064     45.64%     45.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       258293     12.18%     57.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182989      8.63%     66.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148439      7.00%     73.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85275      4.02%     77.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56181      2.65%     80.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62262      2.94%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62550      2.95%     85.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297249     14.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2121302                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992979                       # Number of instructions committed
system.cpu.commit.committedOps                4881007                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727927                       # Number of memory references committed
system.cpu.commit.loads                        419390                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542904                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16511      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133516     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377768      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267241      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881007                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297249                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11062462                       # The number of ROB reads
system.cpu.rob.rob_writes                    19102693                       # The number of ROB writes
system.cpu.timesIdled                             514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992979                       # Number of Instructions Simulated
system.cpu.committedOps                       4881007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.934666                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.934666                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.069901                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.069901                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10290225                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6253008                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48311                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46117                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3583469                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3245071                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2664115                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           961.947023                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              836619                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            244.482466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   961.947023                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.939401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          972                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          498                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6745718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6745718                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       526154                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          526154                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307043                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       833197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           833197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       833197                       # number of overall hits
system.cpu.dcache.overall_hits::total          833197                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8096                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         9590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9590                       # number of overall misses
system.cpu.dcache.overall_misses::total          9590                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    446562000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    446562000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     85583000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85583000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    532145000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    532145000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    532145000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    532145000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015154                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004842                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011379                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011379                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011379                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55158.349802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55158.349802                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57284.471218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57284.471218                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55489.572471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55489.572471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55489.572471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55489.572471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.322430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1378                       # number of writebacks
system.cpu.dcache.writebacks::total              1378                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6163                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6168                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1933                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1933                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    132268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    132268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83825500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83825500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    216093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    216093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    216093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    216093500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68426.280393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68426.280393                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56296.507723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56296.507723                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63148.305085                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63148.305085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63148.305085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63148.305085                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1226                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           691.503715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              359103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            424.973964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   691.503715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            719681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           719681                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       358258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          358258                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       358258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           358258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       358258                       # number of overall hits
system.cpu.icache.overall_hits::total          358258                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1160                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1160                       # number of overall misses
system.cpu.icache.overall_misses::total          1160                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85048999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85048999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     85048999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85048999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     85048999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85048999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       359418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       359418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       359418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       359418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       359418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       359418                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003227                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003227                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003227                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003227                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003227                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73318.102586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73318.102586                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73318.102586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73318.102586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73318.102586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73318.102586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          315                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66226999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66226999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66226999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66226999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66226999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66226999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002351                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002351                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002351                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78375.146746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78375.146746                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78375.146746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78375.146746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78375.146746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78375.146746                       # average overall mshr miss latency
system.cpu.icache.replacements                    110                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2687.728753                       # Cycle average of tags in use
system.l2.tags.total_refs                        6820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.046205                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       758.527018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1929.201736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.058875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     57893                       # Number of tag accesses
system.l2.tags.data_accesses                    57893                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1378                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1378                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              109                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   562                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               359                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  921                       # number of demand (read+write) hits
system.l2.demand_hits::total                      934                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                 921                       # number of overall hits
system.l2.overall_hits::total                     934                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 927                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1574                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2501                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2501                       # number of overall misses
system.l2.overall_misses::total                  3333                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     75677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75677000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64810500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64810500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    125559500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    125559500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64810500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    201236500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        266047000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64810500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    201236500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       266047000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1378                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          109                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4267                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4267                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.622565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622565                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984615                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.814278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814278                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.730859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.781111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.730859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.781111                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81636.461704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81636.461704                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77897.235577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77897.235577                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79770.965693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79770.965693                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77897.235577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80462.415034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79822.082208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77897.235577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80462.415034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79822.082208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            927                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1574                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3333                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3333                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     66407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56490500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    176226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    232717000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    176226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    232717000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.622565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.622565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.814278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814278                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.730859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.781111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.730859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.781111                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71636.461704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71636.461704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67897.235577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67897.235577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69770.965693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69770.965693                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67897.235577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70462.415034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69822.082208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67897.235577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70462.415034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69822.082208                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               927                       # Transaction distribution
system.membus.trans_dist::ReadExResp              927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3333                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1666500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9030000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1398717000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       307200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 368320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4267                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4260     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4267                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4901500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1267500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5133000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
