INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/Shift_and_zero_pad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_and_zero_pad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/four_bit_CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/four_bit_comb_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_comb_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/D_reg_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/state_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/two_stage_pipeline_mult_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stage_pipeline_mult_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/Cmpe 125 Projects/4_bit_CLA_Adder/4_bit_CLA_Adder.srcs/sources_1/new/led_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/imports/new/bcd_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sources_1/new/eight_bit_binary_to_decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_binary_to_decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_combo_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_combo_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_eight_bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eight_bit_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_four_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_four_bit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/4-bit_comb_mult/4-bit_comb_mult.srcs/sim_1/new/tb_D_reg_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_reg_clock
