xlnx_axi_clock_converter:
  ip: axi_clock_converter
  vendor: xilinx.com
  config:
    width: 64
    data_width: 64
    id_width: 5

xlnx_clk_gen:
  ip: clk_wiz
  vendor: xilinx.com
  config:
    prim_in_freq: 200
    num_out_clks: 4
    clkout2_used: true
    clkout3_used: true
    clkout4_used: true
    clkout1_requested_out_freq: 50
    clkout2_requested_out_freq: 125
    clkout3_requested_out_freq: 125
    clkout3_requested_phase: 90
    clkout4_requested_out_freq: 50
    clkin1_jitter_ps: 50

xlnx_mig_7_ddr3:
  ip: mig_7series
  vendor: xilinx.com
  config:
    xml_input_file: mig_a.prj
    reset_board_interface: Custom
    mig_dont_touch_param: Custom
    board_mig_param: Custom
