
bin_hdr.elf:     file format elf32-littlearm
bin_hdr.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text1        00000b10  40000030  40000030  00010030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.mvBinHdrDispatcher 00000038  40000b40  40000b40  00010b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.mvUartInit 00000002  40000b78  40000b78  00010b78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text.mvUartPutc 00000002  40000b7a  40000b7a  00010b7a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.putstring 00000002  40000b7c  40000b7c  00010b7c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.putdata 00000002  40000b7e  40000b7e  00010b7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.mvRtcConfig 00000034  40000b80  40000b80  00010b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.mvGeneralInit 000000e8  40000bb4  40000bb4  00010bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.mvSerdesPexUsb3PipeDelayWA.part.0 0000002c  40000c9c  40000c9c  00010c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.mvHwsCtrlSerdesRevGet 0000000e  40000cc8  40000cc8  00010cc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.mvHwsSerdesTopologyVerify 00000108  40000cd8  40000cd8  00010cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.mvHwsSerdesXAUITopologyVerify 00000054  40000de0  40000de0  00010de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.mvHwsSerdesPCIX4TopologyVerify 00000030  40000e34  40000e34  00010e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.mvHwsSerdesSeqDbInit 0000038c  40000e64  40000e64  00010e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.serdesTypeAndSpeedToSpeedSeq 00000070  400011f0  400011f0  000111f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mvHwsBoardTopologyLoad 0000001c  40001260  40001260  00011260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.printTopologyDetails 0000009c  4000127c  4000127c  0001127c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.mvHwsPreSerdesInitConfig 0000002c  40001318  40001318  00011318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.mvSerdesPolarityConfig 00000022  40001344  40001344  00011344  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.mvHwsUpdateSerdesPhySelectorsOptions 000000f4  40001368  40001368  00011368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.updateUsb3DeviceConfig 0000003c  4000145c  4000145c  0001145c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.mvHwsSerdesPexRefClockSatRGet 00000048  40001498  40001498  00011498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.mvHwsSerdesGetRefClockVal 00000048  400014e0  400014e0  000114e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.mvHwsUpdateSerdesPhySelectors 00000148  40001528  40001528  00011528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.mvHwsRefClockSet 00000100  40001670  40001670  00011670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.mvSerdesPowerUpCtrl 00000414  40001770  40001770  00011770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.mvHwsPexTxConfigSeq 00000092  40001b84  40001b84  00011b84  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.mvHwsPowerUpSerdesLanes 000000d4  40001c18  40001c18  00011c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mvHwsCtrlHighSpeedSerdesPhyConfig 00000074  40001cec  40001cec  00011cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.mvCtrlHighSpeedSerdesPhyConfig 00000004  40001d60  40001d60  00011d60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.mvPexLocalBusNumSet 00000068  40001d64  40001d64  00011d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.mvPexLocalDevNumSet 00000044  40001dcc  40001dcc  00011dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.mvPexConfigRead 000000d0  40001e10  40001e10  00011e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.mvHwsPexConfig 00000320  40001ee0  40001ee0  00011ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.mvHwsSerdesSeqInit 00000018  40002200  40002200  00012200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.mvSerdesPowerUpCtrlExt 00000004  40002218  40002218  00012218  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.mvHwsSerdesSiliconRefClockGet 00000004  4000221c  4000221c  0001221c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.mvHwsSerdesGetMaxLane 00000040  40002220  40002220  00012220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.mvHwsIsSerdesActive 00000048  40002260  40002260  00012260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.mvHwsGetExtBaseAddr 0000000a  400022a8  400022a8  000122a8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.mvHwsSerdesGetPhySelectorVal 0000002c  400022b4  400022b4  000122b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.mvHwsGetPhysicalSerdesNum 00000014  400022e0  400022e0  000122e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.loadTopologyCustomer 0000006c  400022f4  400022f4  000122f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.ddr3GetTopologyMap 00000040  40002360  40002360  00012360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.ddr3LoadTopologyMap 00000034  400023a0  400023a0  000123a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.ddr3NewTipDlbConfig 0000002c  400023d4  400023d4  000123d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.ddr3GetBusWidth 00000014  40002400  40002400  00012400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.ddr3GetDeviceWidth 0000001c  40002414  40002414  00012414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.ddr3GetDeviceSize 00000078  40002430  40002430  00012430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.ddr3CalcMemCsSize 000000bc  400024a8  400024a8  000124a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.ddr3FastPathDynamicCsSizeConfig 00000088  40002564  40002564  00012564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.ddr3Init 000002b0  400025ec  400025ec  000125ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.ddr3HwsSetLogLevel 00000084  4000289c  4000289c  0001289c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.ddr3TipRegDump 00000130  40002920  40002920  00012920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.mvHwsDdr3TipInitConfigFunc 0000001c  40002a50  40002a50  00012a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.ddr3TipGetResultPtr 0000000c  40002a6c  40002a6c  00012a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.ddr3TipGetDeviceInfo 0000001c  40002a78  40002a78  00012a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.ddr3TipPrintStabilityLog 0000037c  40002a94  40002a94  00012a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.mvHwsDdr3TipReadAdllValue 00000078  40002e10  40002e10  00012e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.mvHwsDdr3TipWriteAdllValue 00000078  40002e88  40002e88  00012e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.readPhaseValue 00000078  40002f00  40002f00  00012f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.writeLevelingValue 00000084  40002f78  40002f78  00012f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.printAdll 00000048  40002ffc  40002ffc  00012ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.printPh 00000048  40003044  40003044  00013044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ddr3TipRunSweepTest 000002b0  4000308c  4000308c  0001308c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.ddr3TipRunLevelingSweepTest 0000046c  4000333c  4000333c  0001333c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.ddr3TipPrintLog 00000400  400037a8  400037a8  000137a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.printTopology 00000140  40003ba8  40003ba8  00013ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.printDeviceInfo 000000a0  40003ce8  40003ce8  00013ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.RunXsbTest 00000004  40003d88  40003d88  00013d88  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.ddr3TipBistOperation 0000006c  40003d8c  40003d8c  00013d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.ddr3TipBistActivate 00000254  40003df8  40003df8  00013df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.ddr3TipBistReadResult 000000a8  4000404c  4000404c  0001404c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.mvHwsDdr3RunBist 000000c0  400040f4  400040f4  000140f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.ddr3PrintVersion 0000000c  400041b4  400041b4  000141b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.ddr3TipTuneTrainingParams 00000128  400041c0  400041c0  000141c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.mvCalcCsNum 00000088  400042e8  400042e8  000142e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.mvHwsDdr3TipIFWrite 00000020  40004370  40004370  00014370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.ddr3TipSetTiming 00000400  40004390  40004390  00014390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.ddr3TipConfigureCs 00000134  40004790  40004790  00014790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.mvHwsDdr3TipIFRead 00000020  400048c4  400048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.ddr3TipBusAccess 0000014c  400048e4  400048e4  000148e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.ddr3TipIfPolling 000000ac  40004a30  40004a30  00014a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.mvHwsDdr3TipBUSRead 0000010c  40004adc  40004adc  00014adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.mvHwsDdr3TipBUSWrite 00000034  40004be8  40004be8  00014be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.ddr3TipBusReadModifyWrite 000000b4  40004c1c  40004c1c  00014c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.ddr3TipConfigurePhy 00000210  40004cd0  40004cd0  00014cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.AdllCalibration 00000274  40004ee0  40004ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.ddr3TipGetFirstActiveIf 0000001c  40005154  40005154  00015154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.mvHwsDdr3TipLoadTopologyMap 000000dc  40005170  40005170  00015170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .text.ddr3TipWriteMRSCmd 000000b0  4000524c  4000524c  0001524c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ddr3TipFreqSet 00000a24  400052fc  400052fc  000152fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ddr3TipResetFifoPtr 000000cc  40005d20  40005d20  00015d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.ddr3TipDDR3ResetPhyRegs 00000204  40005dec  40005dec  00015dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.ddr3TipRestoreDunitRegs 000000a0  40005ff0  40005ff0  00015ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.ddr3TipAdllRegsBypass 000000a8  40006090  40006090  00016090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.ddr3TipEnableInitSequence 000000d8  40006138  40006138  00016138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.mvHwsDdr3TipInitController 000009ec  40006210  40006210  00016210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.mvHwsDdr3TipRunAlg 00000ae8  40006bfc  40006bfc  00016bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.ddr3TipRegisterDqTable 0000000c  400076e4  400076e4  000176e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.ddr3TipIsPupLock 00000022  400076f0  400076f0  000176f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.ddr3TipGetBufMin 00000016  40007712  40007712  00017712  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.ddr3TipGetBufMax 00000016  40007728  40007728  00017728  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.mvHwsDdr3GetBusWidth 00000018  40007740  40007740  00017740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.mvHwsDdr3GetDeviceWidth 0000001c  40007758  40007758  00017758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.mvHwsDdr3GetDeviceSize 00000040  40007774  40007774  00017774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.mvHwsDdr3CalcMemCsSize 00000084  400077b4  400077b4  000177b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.mvHwsDdr3CsBaseAdrCalc 00000026  40007838  40007838  00017838  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.ddr3TipConfigureOdpg 00000048  40007860  40007860  00017860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.isOdpgAccessDone 00000090  400078a8  400078a8  000178a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ddr3TipGetPatternTable 00000024  40007938  40007938  00017938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ddr3TipLoadPatternToOdpg 000000d8  4000795c  4000795c  0001795c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.ddr3TipLoadPatternToMem 000001c8  40007a34  40007a34  00017a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.ddr3TipLoadAllPatternToMem 0000005c  40007bfc  40007bfc  00017bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.ddr3TipGetMaskResultsDqReg 00000024  40007c58  40007c58  00017c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .text.ddr3TipGetMaskResultsPupRegMap 00000024  40007c7c  40007c7c  00017c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
116 .text.ddr3TipReadTrainingResult 00000198  40007ca0  40007ca0  00017ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
117 .text.ddr3TipIpTraining 000005cc  40007e38  40007e38  00017e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
118 .text.ddr3TipIpTrainingWrapperInt 0000015c  40008404  40008404  00018404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
119 .text.ddr3TipIpTrainingWrapper 0000034c  40008560  40008560  00018560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
120 .text.ddr3TipXsbCompareTest 000001e4  400088ac  400088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
121 .text.ddr3TipWlSuppAlignPhaseShift 00000224  40008a90  40008a90  00018a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
122 .text.mvHwsDdr3TipMaxCSGet 00000088  40008cb4  40008cb4  00018cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
123 .text.ddr3TipDynamicReadLeveling 00000708  40008d3c  40008d3c  00018d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
124 .text.ddr3TipLegacyDynamicWriteLeveling 000000b4  40009444  40009444  00019444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
125 .text.ddr3TipLegacyDynamicReadLeveling 000000b4  400094f8  400094f8  000194f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
126 .text.ddr3TipCalcCsMask 00000070  400095ac  400095ac  000195ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
127 .text.ddr3TipDynamicWriteLeveling 00000944  4000961c  4000961c  0001961c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
128 .text.ddr3TipDynamicWriteLevelingSupp 00000240  40009f60  40009f60  00019f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
129 .text.ddr3TipPrintWLSuppResult 000000bc  4000a1a0  4000a1a0  0001a1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
130 .text.ddr3TipWriteAdditionalOdtSetting 00000260  4000a25c  4000a25c  0001a25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
131 .text.GetValidWinRx 00000058  4000a4bc  4000a4bc  0001a4bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
132 .text.ddr3TipVref 00000794  4000a514  4000a514  0001a514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
133 .text.ddr3TipCmdAddrInitDelay 000000a0  4000aca8  4000aca8  0001aca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
134 .text.speedBinTable 000000f4  4000ad48  4000ad48  0001ad48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.patternTableGetWord 00000320  4000ae3c  4000ae3c  0001ae3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.ddr3TipGetTopologyMap 0000000c  4000b15c  4000b15c  0001b15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.ddr3TipSetTopologyMap 0000000c  4000b168  4000b168  0001b168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.ddr3TipDevAttrInit 00000028  4000b174  4000b174  0001b174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.ddr3TipDevAttrGet 00000028  4000b19c  4000b19c  0001b19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.ddr3TipDevAttrSet 00000028  4000b1c4  4000b1c4  0001b1c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.ddr3TipA38xIFRead 00000012  4000b1ec  4000b1ec  0001b1ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.ddr3TipA38xSelectDdrController 0000001c  4000b200  4000b200  0001b200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.ddr3TipClockMode 00000020  4000b21c  4000b21c  0001b21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.ddr3TipA38xGetDeviceInfo 00000014  4000b23c  4000b23c  0001b23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.ddr3TipA38xIFWrite 0000002c  4000b250  4000b250  0001b250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.ddr3TipA38xGetFreqConfig 0000002c  4000b27c  4000b27c  0001b27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.ddr3TipA38xSetDivider 00000284  4000b2a8  4000b2a8  0001b2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .text.ddr3CtrlGetJuncTemp 00000078  4000b52c  4000b52c  0001b52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.ddr3TipA38xGetInitFreq 00000104  4000b5a4  4000b5a4  0001b5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.ddr3A38xUpdateTopologyMap 00000030  4000b6a8  4000b6a8  0001b6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.ddr3TipA38xGetMediumFreq 0000007c  4000b6d8  4000b6d8  0001b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.ddr3TipInitA38x 00000188  4000b754  4000b754  0001b754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.ddr3TipExtRead 0000001c  4000b8dc  4000b8dc  0001b8dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.ddr3SiliconPreInit 00000004  4000b8f8  4000b8f8  0001b8f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.ddr3PostRunAlg 00000004  4000b8fc  4000b8fc  0001b8fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.ddr3SiliconPostInit 0000003c  4000b900  4000b900  0001b900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.ddr3SiliconInit 00000034  4000b93c  4000b93c  0001b93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.ddr3IfEccEnabled 00000020  4000b970  4000b970  0001b970  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.ddr3PreAlgoConfig 0000009c  4000b990  4000b990  0001b990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.ddr3PostAlgoConfig 00000058  4000ba2c  4000ba2c  0001ba2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.ddr3HwsHwTraining 0000007c  4000ba84  4000ba84  0001ba84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.mvSysXorFinish 00000064  4000bb00  4000bb00  0001bb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.mvXorCtrlSet 00000022  4000bb64  4000bb64  0001bb64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.mvXorStateGet 00000030  4000bb88  4000bb88  0001bb88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .text.mvXorMemInit 0000007c  4000bbb8  4000bbb8  0001bbb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
166 .text.mvXorCommandSet 000000a4  4000bc34  4000bc34  0001bc34  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.mvXorHalInit 00000022  4000bcd8  4000bcd8  0001bcd8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.mvSysXorInit 00000140  4000bcfc  4000bcfc  0001bcfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.ddr3NewTipEccScrub 00000080  4000be3c  4000be3c  0001be3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.mvHwsDelay 00000010  4000bebc  4000bebc  0001bebc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.gtBreakOnFail 00000002  4000becc  4000becc  0001becc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.osMemCpy 00000014  4000bece  4000bece  0001bece  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.ddr3TipPrintPbsResult 00000130  4000bee4  4000bee4  0001bee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.ddr3TipPrintAllPbsResult 0000002c  4000c014  4000c014  0001c014  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.ddr3TipCleanPbsResult 00000084  4000c040  4000c040  0001c040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.ddr3TipPbs 00000f60  4000c0c4  4000c0c4  0001c0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.ddr3TipPbsTx 00000006  4000d024  4000d024  0001d024  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.ddr3TipPbsRx 00000006  4000d02a  4000d02a  0001d02a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .text.ddr3TipCentralization 000007b0  4000d030  4000d030  0001d030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
180 .text.ddr3TipCentralizationTx 0000001c  4000d7e0  4000d7e0  0001d7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.ddr3TipSpecialRx 000003c8  4000d7fc  4000d7fc  0001d7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.ddr3TipCentralizationRx 00000030  4000dbc4  4000dbc4  0001dbc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.suspendWakeup 00000058  4000dbf4  4000dbf4  0001dbf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.twsiMainIntGet 0000001c  4000dc4c  4000dc4c  0001dc4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.twsiStsGet 00000010  4000dc68  4000dc68  0001dc68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.mvTwsiDelay 00000050  4000dc78  4000dc78  0001dc78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.twsiIntFlgClr 00000028  4000dcc8  4000dcc8  0001dcc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.twsiDataTransmit 000000a6  4000dcf0  4000dcf0  0001dcf0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.mvTwsiStartBitSet 00000078  4000dd96  4000dd96  0001dd96  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.mvTwsiStopBitSet 00000064  4000de0e  4000de0e  0001de0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .text.mvTwsiInit 0000010c  4000de72  4000de72  0001de72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
192 .text.mvTwsiAddrSet 00000134  4000df7e  4000df7e  0001df7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
193 .text.mvTwsiRead 00000180  4000e0b2  4000e0b2  0001e0b2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
194 .text.__udelay 00000044  4000e234  4000e234  0001e234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
195 .text.memset  00000010  4000e278  4000e278  0001e278  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
196 .text.memcpy  00000012  4000e288  4000e288  0001e288  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
197 .text.uli2a   00000084  4000e29a  4000e29a  0001e29a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
198 .text.ui2a    00000084  4000e31e  4000e31e  0001e31e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
199 .text.putchw  0000004a  4000e3a2  4000e3a2  0001e3a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
200 .text.putcn   0000001a  4000e3ec  4000e3ec  0001e3ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
201 .text.tfp_format 00000166  4000e406  4000e406  0001e406  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
202 .text.mvPrintf 00000020  4000e56c  4000e56c  0001e56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
203 .text.writeOpExecute 00000042  4000e58c  4000e58c  0001e58c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.delayOpExecute 00000014  4000e5ce  4000e5ce  0001e5ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.pollOpExecute 00000078  4000e5e4  4000e5e4  0001e5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.getCfgSeqOp 00000016  4000e65c  4000e65c  0001e65c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.mvSeqExec 00000064  4000e674  4000e674  0001e674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.gppRegSet.isra.0.constprop.2 0000000a  4000e6d8  4000e6d8  0001e6d8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.mvSysEnvUsbVbusGppReset 00000058  4000e6e4  4000e6e4  0001e6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.mvBoardIdGet 00000014  4000e73c  4000e73c  0001e73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.mvBoardTclkGet 00000030  4000e750  4000e750  0001e750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.mvBoardForcePcieGen1Get 0000004e  4000e780  4000e780  0001e780  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.mvBoardIdIndexGet 00000006  4000e7ce  4000e7ce  0001e7ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.mvHwsTwsiInitWrapper 000000c0  4000e7d4  4000e7d4  0001e7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.mvSysEnvSuspendWakeupCheck 0000009c  4000e894  4000e894  0001e894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.mvSysEnvIdIndexGet 00000050  4000e930  4000e930  0001e930  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.mvSysEnvModelGet 00000068  4000e980  4000e980  0001e980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.mvSysEnvUnitMaxNumGet 00000038  4000e9e8  4000e9e8  0001e9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.mvSysEnvUsbVbusReset 00000060  4000ea20  4000ea20  0001ea20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.mvSysEnvDeviceIdGet 00000050  4000ea80  4000ea80  0001ea80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .text.mvSysEnvDeviceRevGet 00000010  4000ead0  4000ead0  0001ead0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
222 .text.mvSysEnvi2cAddrGet 00000010  4000eae0  4000eae0  0001eae0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
223 .text.mvSysEnvDlbConfigPtrGet 00000008  4000eaf0  4000eaf0  0001eaf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
224 .text.mvSysEnvGetCSEnaFromReg 00000010  4000eaf8  4000eaf8  0001eaf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
225 .text.mvSysEnvTimerIsRefClk25Mhz 00000004  4000eb08  4000eb08  0001eb08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
226 .text.mvSysEnvReadPcieGenSetting 00000060  4000eb0c  4000eb0c  0001eb0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
227 .rodata.str1.1 000031a6  4000eb6c  4000eb6c  0001eb6c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
228 .rodata       00000138  40011d14  40011d14  00021d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
229 .rodata.__func__.1520 00000011  40011e4c  40011e4c  00021e4c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
230 .rodata.__func__.1840 0000001e  40011e5d  40011e5d  00021e5d  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
231 .rodata.__func__.1994 0000001e  40011e7b  40011e7b  00021e7b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
232 .rodata.__func__.1844 0000001f  40011e99  40011e99  00021e99  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
233 .rodata.serdesTypeToUnitInfo 0000002a  40011eb8  40011eb8  00021eb8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
234 .rodata.__func__.2001 0000001a  40011ee2  40011ee2  00021ee2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
235 .rodata.__func__.2093 0000001e  40011efc  40011efc  00021efc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
236 .rodata.__func__.2107 00000011  40011f1a  40011f1a  00021f1a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
237 .rodata.__func__.1836 0000001a  40011f2b  40011f2b  00021f2b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
238 .rodata.serdesTypeToString 0000005c  40011f48  40011f48  00021f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
239 .rodata.__func__.1799 00000016  40011fa4  40011fa4  00021fa4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
240 .rodata.__func__.1804 00000014  40011fba  40011fba  00021fba  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
241 .rodata.CSWTCH.109 00000040  40011fd0  40011fd0  00021fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
242 .rodata.CSWTCH.111 00000014  40012010  40012010  00022010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
243 .rodata.CSWTCH.113 0000000c  40012024  40012024  00022024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
244 .rodata.pageParam 00000028  40012030  40012030  00022030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
245 .rodata.odpgDefaultValue 00000264  40012058  40012058  00022058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
246 .rodata.memSizeConfig 00000005  400122bc  400122bc  000222bc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
247 .rodata.pupMaskTable 00000010  400122c4  400122c4  000222c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
248 .rodata.rdSampleMask 00000010  400122d4  400122d4  000222d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
249 .rodata.__FUNCTION__.2767 00000021  400122e4  400122e4  000222e4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
250 .rodata.patternKillerPatternTableMap 00000080  40012305  40012305  00022305  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
251 .rodata.patternVrefPatternTableMap 00000008  40012385  40012385  00022385  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
252 .rodata.A38xVcoFreqPerSarRefClk25Mhz 0000003e  4001238e  4001238e  0002238e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
253 .rodata.__func__.3039 00000014  400123cc  400123cc  000223cc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
254 .rodata.A38xRatePerFreq 00000010  400123e0  400123e0  000223e0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
255 .rodata.A38xVcoFreqPerSarRefClk40Mhz 0000003e  400123f0  400123f0  000223f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
256 .rodata.A38xBwPerFreq 00000010  4001242e  4001242e  0002242e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
257 .rodata.CSWTCH.6 00000021  4001243e  4001243e  0002243e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
258 .rodata.__func__.1672 00000011  4001245f  4001245f  0002245f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
259 .rodata.__func__.1696 0000001b  40012470  40012470  00022470  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
260 .rodata.__func__.1656 00000016  4001248b  4001248b  0002248b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
261 .data.componentTable 00000028  400124a4  400124a4  000224a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
262 .data.commonPhysSelectorsPexBy4Lanes 00000004  400124cc  400124cc  000224cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
263 .data.sataAndSgmiiTxConfigSerdesRev1Params2 00000048  400124d0  400124d0  000224d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
264 .data.usb3DeviceConfigParams 00000024  40012518  40012518  00022518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
265 .data.sataPort1PowerUpParams 000000d8  4001253c  4001253c  0002253c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
266 .data.pexConfigRefClock40MHz 0000006c  40012614  40012614  00022614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
267 .data.sataPort0PowerUpParams 000000d8  40012680  40012680  00022680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
268 .data.usb3ElectricalConfigSerdesRev1Params 00000120  40012758  40012758  00022758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
269 .data.pexElectricalConfigSerdesRev2Params 0000018c  40012878  40012878  00022878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
270 .data.usb3ElectricalConfigSerdesRev2Params 00000240  40012a04  40012a04  00022a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
271 .data.serdesPowerDownParams 00000048  40012c44  40012c44  00022c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
272 .data.pexConfigRefClock100MHz 0000006c  40012c8c  40012c8c  00022c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
273 .data.qsgmiiPortTxConfigParams2 00000090  40012cf8  40012cf8  00022cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
274 .data.qsgmiiPortTxConfigParams1 000000d8  40012d88  40012d88  00022d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
275 .data.sataAndSgmiiTxConfigParams1 00000090  40012e60  40012e60  00022e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
276 .data.sataAndSgmiiPowerUpParams 00000090  40012ef0  40012ef0  00022ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
277 .data.SerdesLaneInUseCount 00000020  40012f80  40012f80  00022f80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
278 .data.pexElectricalConfigSerdesRev1Params 000000fc  40012fa0  40012fa0  00022fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
279 .data.pexBy4ConfigParams 00000090  4001309c  4001309c  0002309c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
280 .data.qsgmiiPortSpeedConfigParams 0000006c  4001312c  4001312c  0002312c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
281 .data.qsgmiiPortElectricalConfigParams 00000024  40013198  40013198  00023198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
282 .data.pexAndUsb3PowerUpSerdesRev1Params 000000d8  400131bc  400131bc  000231bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
283 .data.pexAndUsb3TxConfigParams1 00000048  40013294  40013294  00023294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
284 .data.pexAndUsb3TxConfigParams2 00000024  400132dc  400132dc  000232dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
285 .data.pexAndUsb3TxConfigParams3 000000b4  40013300  40013300  00023300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
286 .data.pexAndUsb3PowerUpSerdesRev2Params 000000fc  400133b4  400133b4  000233b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
287 .data.pexAndUsb3SpeedConfigParams 00000024  400134b0  400134b0  000234b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
288 .data.usb2PowerUpParams 000003a8  400134d4  400134d4  000234d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
289 .data.sataElectricalConfigSerdesRev2Params 00000264  4001387c  4001387c  0002387c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
290 .data.sataElectricalConfigSerdesRev1Params 0000018c  40013ae0  40013ae0  00023ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
291 .data.pexConfigRefClock25MHz 0000006c  40013c6c  40013c6c  00023c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
292 .data.sataAndSgmiiSpeedConfigParams 00000090  40013cd8  40013cd8  00023cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
293 .data.qsgmiiPortPowerUpParams 000000b4  40013d68  40013d68  00023d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
294 .data.sataAndSgmiiTxConfigSerdesRev2Params2 00000144  40013e1c  40013e1c  00023e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
295 .data.commonPhysSelectorsSerdesRev2Map 0000009a  40013f60  40013f60  00023f60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
296 .data.sgmiiElectricalConfigSerdesRev2Params 000000b4  40013ffc  40013ffc  00023ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
297 .data.sataPort0TxConfigParams 00000090  400140b0  400140b0  000240b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
298 .data.sgmiiElectricalConfigSerdesRev1Params 0000006c  40014140  40014140  00024140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
299 .data.sataPort1TxConfigParams 00000090  400141ac  400141ac  000241ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
300 .data.commonPhysSelectorsSerdesRev1Map 0000009a  4001423c  4001423c  0002423c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
301 .data.CustomerBoardTopologyConfig 000000fc  400142d8  400142d8  000242d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
302 .data.loadTopologyFuncArr 0000000c  400143d4  400143d4  000243d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
303 .data.ddr3DlbConfigTable 00000070  400143e0  400143e0  000243e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
304 .data.ddrType 00000004  40014450  40014450  00024450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
305 .data.genericInitController 00000001  40014454  40014454  00024454  2**0
                  CONTENTS, ALLOC, LOAD, DATA
306 .data.TopologyMap 00000120  40014458  40014458  00024458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
307 .data.debugTrainingAccess 00000001  40014578  40014578  00024578  2**0
                  CONTENTS, ALLOC, LOAD, DATA
308 .data.debugTraining 00000001  40014579  40014579  00024579  2**0
                  CONTENTS, ALLOC, LOAD, DATA
309 .data.isBistResetBit 00000001  4001457a  4001457a  0002457a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
310 .data.sweepPatternIndexStart 00000001  4001457b  4001457b  0002457b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
311 .data.sweepPatternIndexEnd 00000001  4001457c  4001457c  0002457c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
312 .data.debugCentralization 00000001  4001457d  4001457d  0002457d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
313 .data.debugTrainingStatic 00000001  4001457e  4001457e  0002457e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
314 .data.debugLeveling 00000001  4001457f  4001457f  0002457f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
315 .data.debugTrainingA38x 00000001  40014580  40014580  00024580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
316 .data.sweepCnt 00000001  40014581  40014581  00024581  2**0
                  CONTENTS, ALLOC, LOAD, DATA
317 .data.debugPbs 00000004  40014584  40014584  00024584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
318 .data.debugTrainingHwAlg 00000001  40014588  40014588  00024588  2**0
                  CONTENTS, ALLOC, LOAD, DATA
319 .data.sweepPattern 00000001  40014589  40014589  00024589  2**0
                  CONTENTS, ALLOC, LOAD, DATA
320 .data.bistOffset 00000004  4001458c  4001458c  0002458c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
321 .data.ckDelay 00000004  40014590  40014590  00024590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
322 .data.gZnodtData 00000004  40014594  40014594  00024594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
323 .data.odtConfig 00000004  40014598  40014598  00024598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
324 .data.gZpodtCtrl 00000004  4001459c  4001459c  0002459c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
325 .data.gRttNom 00000004  400145a0  400145a0  000245a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
326 .data.gDic    00000004  400145a4  400145a4  000245a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
327 .data.isAdllCalibBeforeInit 00000001  400145a8  400145a8  000245a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
328 .data.PhyReg1Val 00000004  400145ac  400145ac  000245ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
329 .data.vrefInitialValue 00000004  400145b0  400145b0  000245b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
330 .data.gZnriCtrl 00000004  400145b4  400145b4  000245b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
331 .data.gZnriData 00000004  400145b8  400145b8  000245b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
332 .data.gZnodtCtrl 00000004  400145bc  400145bc  000245bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
333 .data.gZpriData 00000004  400145c0  400145c0  000245c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
334 .data.clampTbl 00000030  400145c4  400145c4  000245c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
335 .data.xsbValidationBaseAddress 00000004  400145f4  400145f4  000245f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
336 .data.maskTuneFunc 00000004  400145f8  400145f8  000245f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
337 .data.uiODTConfig 00000004  400145fc  400145fc  000245fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
338 .data.gZpodtData 00000004  40014600  40014600  00024600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
339 .data.mode2T  00000004  40014604  40014604  00024604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
340 .data.PhyReg3Val 00000004  40014608  40014608  00024608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
341 .data.odtAdditional 00000004  4001460c  4001460c  0002460c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
342 .data.gZpriCtrl 00000004  40014610  40014610  00024610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
343 .data.initFreq 00000001  40014614  40014614  00024614  2**0
                  CONTENTS, ALLOC, LOAD, DATA
344 .data.gRttWR  00000004  40014618  40014618  00024618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
345 .data.maskResultsDqRegMap 00000050  4001461c  4001461c  0002461c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
346 .data.maskResultsDqRegMapPup3ECC 00000050  4001466c  4001466c  0002466c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
347 .data.patternTable_16 000001bc  400146bc  400146bc  000246bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
348 .data.maskResultsPupRegMap 0000000a  40014878  40014878  00024878  2**1
                  CONTENTS, ALLOC, LOAD, DATA
349 .data.maskResultsPupRegMapPup3ECC 0000000a  40014882  40014882  00024882  2**1
                  CONTENTS, ALLOC, LOAD, DATA
350 .data.maxPollingForDone 00000004  4001488c  4001488c  0002488c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
351 .data.patternTable_32 000001bc  40014890  40014890  00024890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
352 .data.vrefWindowSizeTh 00000001  40014a4c  40014a4c  00024a4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
353 .data.rfcTable 0000000a  40014a4e  40014a4e  00024a4e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
354 .data.freqVal 00000040  40014a58  40014a58  00024a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
355 .data.casWriteLatencyTable 00000180  40014a98  40014a98  00024a98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
356 .data.cwlMaskTable 00000010  40014c18  40014c18  00024c18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
357 .data.speedBinTableTRc 00000054  40014c28  40014c28  00024c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
358 .data.clMaskTable 00000010  40014c7c  40014c7c  00024c7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
359 .data.speedBinTableTRcdTRp 00000054  40014c8c  40014c8c  00024c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
360 .data.twrMaskTable 00000011  40014ce0  40014ce0  00024ce0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
361 .data.casLatencyTable 00000180  40014cf1  40014cf1  00024cf1  2**0
                  CONTENTS, ALLOC, LOAD, DATA
362 .data.DQbitMap2Phypin 000000a0  40014e74  40014e74  00024e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
363 .data.hwsOsExactDelayPtr 00000004  40014f14  40014f14  00024f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
364 .data.pbsPattern 00000001  40014f18  40014f18  00024f18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
365 .data.endPattern 00000004  40014f1c  40014f1c  00024f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
366 .data.startPattern 00000004  40014f20  40014f20  00024f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
367 .data.opExecuteFuncArr 0000000c  40014f24  40014f24  00024f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
368 .data.gDevId  00000004  40014f30  40014f30  00024f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
369 .data.flagTwsiInit 00000004  40014f34  40014f34  00024f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
370 .data.gBoardId 00000004  40014f38  40014f38  00024f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
371 .data.mvSysEnvSocUnitNums 00000030  40014f3c  40014f3c  00024f3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
372 .bss.serdesUnitCount 00000008  4002094a  4002094a  00030000  2**0
                  ALLOC
373 .bss.isValidateWindowPerPup 00000001  40020952  40020952  00030000  2**0
                  ALLOC
374 .bss.isValidateWindowPerIf 00000001  40020953  40020953  00030000  2**0
                  ALLOC
375 .bss.isRunLevelingSweepTests 00000001  40020954  40020954  00030000  2**0
                  ALLOC
376 .bss.startXsbOffset 00000004  40020958  40020958  00030000  2**2
                  ALLOC
377 .bss.isRegDump 00000001  4002095c  4002095c  00030000  2**0
                  ALLOC
378 .bss.dqMapTable 00000004  40020960  40020960  00030000  2**2
                  ALLOC
379 .bss.rlMidFreqWA 00000004  40020964  40020964  00030000  2**2
                  ALLOC
380 .bss.effective_cs 00000004  40020968  40020968  00030000  2**2
                  ALLOC
381 .bss.isPllBeforeInit 00000001  4002096c  4002096c  00030000  2**0
                  ALLOC
382 .bss.trainingStage 00000001  4002096d  4002096d  00030000  2**0
                  ALLOC
383 .bss.lowFreq  00000001  4002096e  4002096e  00030000  2**0
                  ALLOC
384 .bss.windowMemAddr 00000004  40020970  40020970  00030000  2**2
                  ALLOC
385 .bss.PhyReg0Val 00000004  40020974  40020974  00030000  2**2
                  ALLOC
386 .bss.delayEnable 00000004  40020978  40020978  00030000  2**2
                  ALLOC
387 .bss.xsbValidateType 00000004  4002097c  4002097c  00030000  2**2
                  ALLOC
388 .bss.firstActiveIf 00000004  40020980  40020980  00030000  2**2
                  ALLOC
389 .bss.debugMode 00000004  40020984  40020984  00030000  2**2
                  ALLOC
390 .bss.PhyReg2Val 00000004  40020988  40020988  00030000  2**2
                  ALLOC
391 .bss.max_cs.2772 00000004  4002098c  4002098c  00030000  2**2
                  ALLOC
392 .bss.ddr3TipCentralizationSkipMinWindowCheck 00000004  40020990  40020990  00030000  2**2
                  ALLOC
393 .bss.ddrDevAttrInitDone 00000004  40020994  40020994  00030000  2**2
                  ALLOC
394 .bss.topologyMapDb 00000004  40020998  40020998  00030000  2**2
                  ALLOC
395 .bss.ddr3AsyncModeAtTF 00000004  4002099c  4002099c  00030000  2**2
                  ALLOC
396 .bss.initDone.2672 00000004  400209a0  400209a0  00030000  2**2
                  ALLOC
397 .bss.uiXorRegsMaskBackup 00000014  400209a4  400209a4  00030000  2**2
                  ALLOC
398 .bss.uiXorRegsCtrlBackup 00000004  400209b8  400209b8  00030000  2**2
                  ALLOC
399 .bss.uiXorRegsBaseBackup 00000014  400209bc  400209bc  00030000  2**2
                  ALLOC
400 .bss.ddr3TipSpecialRxRunOnceFlag 00000001  400209d0  400209d0  00030000  2**0
                  ALLOC
401 .bss.endIf    00000004  400209d4  400209d4  00030000  2**2
                  ALLOC
402 .bss.startIf  00000004  400209d8  400209d8  00030000  2**2
                  ALLOC
403 .ARM.attributes 0000002f  00000000  00000000  00024f6c  2**0
                  CONTENTS, READONLY
404 .comment      00000049  00000000  00000000  00024f9b  2**0
                  CONTENTS, READONLY
405 .bss          0000094a  40020000  40020000  00030000  2**2
                  ALLOC
406 .debug_frame  00000040  00000000  00000000  00024fe4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text1:

40000030 <_start>:
_start():
40000030:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40000034:	fa0002c1 	blx	40000b40 <mvBinHdrDispatcher>
40000038:	e3a00000 	mov	r0, #0
4000003c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40000040 <cache_inv>:
cache_inv():
40000040:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000044:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40000048:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000004c:	e12fff1e 	bx	lr

40000050 <flush_l1_v6>:
flush_l1_v6():
40000050:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000054:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40000058:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000005c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40000060:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000064:	e12fff1e 	bx	lr

40000068 <flush_l1_v7>:
flush_l1_v7():
40000068:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000006c:	f57ff05f 	dmb	sy
40000070:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40000074:	f57ff04f 	dsb	sy
40000078:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000007c:	e12fff1e 	bx	lr

40000080 <changeResetVecBase>:
changeResetVecBase():
40000080:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40000084:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40000088:	e1811000 	orr	r1, r1, r0
4000008c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40000090:	f57ff04f 	dsb	sy
40000094:	e12fff1e 	bx	lr

40000098 <setCPSR>:
setCPSR():
40000098:	e10f1000 	mrs	r1, CPSR
4000009c:	e3c11c01 	bic	r1, r1, #256	; 0x100
400000a0:	e1811000 	orr	r1, r1, r0
400000a4:	e122f001 	msr	CPSR_x, r1
400000a8:	e12fff1e 	bx	lr

400000ac <__aeabi_uidiv>:
__aeabi_uidiv():
400000ac:	e2512001 	subs	r2, r1, #1
400000b0:	012fff1e 	bxeq	lr
400000b4:	3a000074 	bcc	4000028c <__aeabi_uidiv+0x1e0>
400000b8:	e1500001 	cmp	r0, r1
400000bc:	9a00006b 	bls	40000270 <__aeabi_uidiv+0x1c4>
400000c0:	e1110002 	tst	r1, r2
400000c4:	0a00006c 	beq	4000027c <__aeabi_uidiv+0x1d0>
400000c8:	e16f3f10 	clz	r3, r0
400000cc:	e16f2f11 	clz	r2, r1
400000d0:	e0423003 	sub	r3, r2, r3
400000d4:	e273301f 	rsbs	r3, r3, #31
400000d8:	10833083 	addne	r3, r3, r3, lsl #1
400000dc:	e3a02000 	mov	r2, #0
400000e0:	108ff103 	addne	pc, pc, r3, lsl #2
400000e4:	e1a00000 	nop			; (mov r0, r0)
400000e8:	e1500f81 	cmp	r0, r1, lsl #31
400000ec:	e0a22002 	adc	r2, r2, r2
400000f0:	20400f81 	subcs	r0, r0, r1, lsl #31
400000f4:	e1500f01 	cmp	r0, r1, lsl #30
400000f8:	e0a22002 	adc	r2, r2, r2
400000fc:	20400f01 	subcs	r0, r0, r1, lsl #30
40000100:	e1500e81 	cmp	r0, r1, lsl #29
40000104:	e0a22002 	adc	r2, r2, r2
40000108:	20400e81 	subcs	r0, r0, r1, lsl #29
4000010c:	e1500e01 	cmp	r0, r1, lsl #28
40000110:	e0a22002 	adc	r2, r2, r2
40000114:	20400e01 	subcs	r0, r0, r1, lsl #28
40000118:	e1500d81 	cmp	r0, r1, lsl #27
4000011c:	e0a22002 	adc	r2, r2, r2
40000120:	20400d81 	subcs	r0, r0, r1, lsl #27
40000124:	e1500d01 	cmp	r0, r1, lsl #26
40000128:	e0a22002 	adc	r2, r2, r2
4000012c:	20400d01 	subcs	r0, r0, r1, lsl #26
40000130:	e1500c81 	cmp	r0, r1, lsl #25
40000134:	e0a22002 	adc	r2, r2, r2
40000138:	20400c81 	subcs	r0, r0, r1, lsl #25
4000013c:	e1500c01 	cmp	r0, r1, lsl #24
40000140:	e0a22002 	adc	r2, r2, r2
40000144:	20400c01 	subcs	r0, r0, r1, lsl #24
40000148:	e1500b81 	cmp	r0, r1, lsl #23
4000014c:	e0a22002 	adc	r2, r2, r2
40000150:	20400b81 	subcs	r0, r0, r1, lsl #23
40000154:	e1500b01 	cmp	r0, r1, lsl #22
40000158:	e0a22002 	adc	r2, r2, r2
4000015c:	20400b01 	subcs	r0, r0, r1, lsl #22
40000160:	e1500a81 	cmp	r0, r1, lsl #21
40000164:	e0a22002 	adc	r2, r2, r2
40000168:	20400a81 	subcs	r0, r0, r1, lsl #21
4000016c:	e1500a01 	cmp	r0, r1, lsl #20
40000170:	e0a22002 	adc	r2, r2, r2
40000174:	20400a01 	subcs	r0, r0, r1, lsl #20
40000178:	e1500981 	cmp	r0, r1, lsl #19
4000017c:	e0a22002 	adc	r2, r2, r2
40000180:	20400981 	subcs	r0, r0, r1, lsl #19
40000184:	e1500901 	cmp	r0, r1, lsl #18
40000188:	e0a22002 	adc	r2, r2, r2
4000018c:	20400901 	subcs	r0, r0, r1, lsl #18
40000190:	e1500881 	cmp	r0, r1, lsl #17
40000194:	e0a22002 	adc	r2, r2, r2
40000198:	20400881 	subcs	r0, r0, r1, lsl #17
4000019c:	e1500801 	cmp	r0, r1, lsl #16
400001a0:	e0a22002 	adc	r2, r2, r2
400001a4:	20400801 	subcs	r0, r0, r1, lsl #16
400001a8:	e1500781 	cmp	r0, r1, lsl #15
400001ac:	e0a22002 	adc	r2, r2, r2
400001b0:	20400781 	subcs	r0, r0, r1, lsl #15
400001b4:	e1500701 	cmp	r0, r1, lsl #14
400001b8:	e0a22002 	adc	r2, r2, r2
400001bc:	20400701 	subcs	r0, r0, r1, lsl #14
400001c0:	e1500681 	cmp	r0, r1, lsl #13
400001c4:	e0a22002 	adc	r2, r2, r2
400001c8:	20400681 	subcs	r0, r0, r1, lsl #13
400001cc:	e1500601 	cmp	r0, r1, lsl #12
400001d0:	e0a22002 	adc	r2, r2, r2
400001d4:	20400601 	subcs	r0, r0, r1, lsl #12
400001d8:	e1500581 	cmp	r0, r1, lsl #11
400001dc:	e0a22002 	adc	r2, r2, r2
400001e0:	20400581 	subcs	r0, r0, r1, lsl #11
400001e4:	e1500501 	cmp	r0, r1, lsl #10
400001e8:	e0a22002 	adc	r2, r2, r2
400001ec:	20400501 	subcs	r0, r0, r1, lsl #10
400001f0:	e1500481 	cmp	r0, r1, lsl #9
400001f4:	e0a22002 	adc	r2, r2, r2
400001f8:	20400481 	subcs	r0, r0, r1, lsl #9
400001fc:	e1500401 	cmp	r0, r1, lsl #8
40000200:	e0a22002 	adc	r2, r2, r2
40000204:	20400401 	subcs	r0, r0, r1, lsl #8
40000208:	e1500381 	cmp	r0, r1, lsl #7
4000020c:	e0a22002 	adc	r2, r2, r2
40000210:	20400381 	subcs	r0, r0, r1, lsl #7
40000214:	e1500301 	cmp	r0, r1, lsl #6
40000218:	e0a22002 	adc	r2, r2, r2
4000021c:	20400301 	subcs	r0, r0, r1, lsl #6
40000220:	e1500281 	cmp	r0, r1, lsl #5
40000224:	e0a22002 	adc	r2, r2, r2
40000228:	20400281 	subcs	r0, r0, r1, lsl #5
4000022c:	e1500201 	cmp	r0, r1, lsl #4
40000230:	e0a22002 	adc	r2, r2, r2
40000234:	20400201 	subcs	r0, r0, r1, lsl #4
40000238:	e1500181 	cmp	r0, r1, lsl #3
4000023c:	e0a22002 	adc	r2, r2, r2
40000240:	20400181 	subcs	r0, r0, r1, lsl #3
40000244:	e1500101 	cmp	r0, r1, lsl #2
40000248:	e0a22002 	adc	r2, r2, r2
4000024c:	20400101 	subcs	r0, r0, r1, lsl #2
40000250:	e1500081 	cmp	r0, r1, lsl #1
40000254:	e0a22002 	adc	r2, r2, r2
40000258:	20400081 	subcs	r0, r0, r1, lsl #1
4000025c:	e1500001 	cmp	r0, r1
40000260:	e0a22002 	adc	r2, r2, r2
40000264:	20400001 	subcs	r0, r0, r1
40000268:	e1a00002 	mov	r0, r2
4000026c:	e12fff1e 	bx	lr
40000270:	03a00001 	moveq	r0, #1
40000274:	13a00000 	movne	r0, #0
40000278:	e12fff1e 	bx	lr
4000027c:	e16f2f11 	clz	r2, r1
40000280:	e262201f 	rsb	r2, r2, #31
40000284:	e1a00230 	lsr	r0, r0, r2
40000288:	e12fff1e 	bx	lr
4000028c:	e3500000 	cmp	r0, #0
40000290:	13e00000 	mvnne	r0, #0
40000294:	ea000097 	b	400004f8 <__aeabi_idiv0>

40000298 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40000298:	e3510000 	cmp	r1, #0
4000029c:	0afffffa 	beq	4000028c <__aeabi_uidiv+0x1e0>
400002a0:	e92d4003 	push	{r0, r1, lr}
400002a4:	ebffff80 	bl	400000ac <__aeabi_uidiv>
400002a8:	e8bd4006 	pop	{r1, r2, lr}
400002ac:	e0030092 	mul	r3, r2, r0
400002b0:	e0411003 	sub	r1, r1, r3
400002b4:	e12fff1e 	bx	lr

400002b8 <__aeabi_idiv>:
__divsi3():
400002b8:	e3510000 	cmp	r1, #0
400002bc:	0a000081 	beq	400004c8 <.divsi3_skip_div0_test+0x208>

400002c0 <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400002c0:	e020c001 	eor	ip, r0, r1
400002c4:	42611000 	rsbmi	r1, r1, #0
400002c8:	e2512001 	subs	r2, r1, #1
400002cc:	0a000070 	beq	40000494 <.divsi3_skip_div0_test+0x1d4>
400002d0:	e1b03000 	movs	r3, r0
400002d4:	42603000 	rsbmi	r3, r0, #0
400002d8:	e1530001 	cmp	r3, r1
400002dc:	9a00006f 	bls	400004a0 <.divsi3_skip_div0_test+0x1e0>
400002e0:	e1110002 	tst	r1, r2
400002e4:	0a000071 	beq	400004b0 <.divsi3_skip_div0_test+0x1f0>
400002e8:	e16f2f13 	clz	r2, r3
400002ec:	e16f0f11 	clz	r0, r1
400002f0:	e0402002 	sub	r2, r0, r2
400002f4:	e272201f 	rsbs	r2, r2, #31
400002f8:	10822082 	addne	r2, r2, r2, lsl #1
400002fc:	e3a00000 	mov	r0, #0
40000300:	108ff102 	addne	pc, pc, r2, lsl #2
40000304:	e1a00000 	nop			; (mov r0, r0)
40000308:	e1530f81 	cmp	r3, r1, lsl #31
4000030c:	e0a00000 	adc	r0, r0, r0
40000310:	20433f81 	subcs	r3, r3, r1, lsl #31
40000314:	e1530f01 	cmp	r3, r1, lsl #30
40000318:	e0a00000 	adc	r0, r0, r0
4000031c:	20433f01 	subcs	r3, r3, r1, lsl #30
40000320:	e1530e81 	cmp	r3, r1, lsl #29
40000324:	e0a00000 	adc	r0, r0, r0
40000328:	20433e81 	subcs	r3, r3, r1, lsl #29
4000032c:	e1530e01 	cmp	r3, r1, lsl #28
40000330:	e0a00000 	adc	r0, r0, r0
40000334:	20433e01 	subcs	r3, r3, r1, lsl #28
40000338:	e1530d81 	cmp	r3, r1, lsl #27
4000033c:	e0a00000 	adc	r0, r0, r0
40000340:	20433d81 	subcs	r3, r3, r1, lsl #27
40000344:	e1530d01 	cmp	r3, r1, lsl #26
40000348:	e0a00000 	adc	r0, r0, r0
4000034c:	20433d01 	subcs	r3, r3, r1, lsl #26
40000350:	e1530c81 	cmp	r3, r1, lsl #25
40000354:	e0a00000 	adc	r0, r0, r0
40000358:	20433c81 	subcs	r3, r3, r1, lsl #25
4000035c:	e1530c01 	cmp	r3, r1, lsl #24
40000360:	e0a00000 	adc	r0, r0, r0
40000364:	20433c01 	subcs	r3, r3, r1, lsl #24
40000368:	e1530b81 	cmp	r3, r1, lsl #23
4000036c:	e0a00000 	adc	r0, r0, r0
40000370:	20433b81 	subcs	r3, r3, r1, lsl #23
40000374:	e1530b01 	cmp	r3, r1, lsl #22
40000378:	e0a00000 	adc	r0, r0, r0
4000037c:	20433b01 	subcs	r3, r3, r1, lsl #22
40000380:	e1530a81 	cmp	r3, r1, lsl #21
40000384:	e0a00000 	adc	r0, r0, r0
40000388:	20433a81 	subcs	r3, r3, r1, lsl #21
4000038c:	e1530a01 	cmp	r3, r1, lsl #20
40000390:	e0a00000 	adc	r0, r0, r0
40000394:	20433a01 	subcs	r3, r3, r1, lsl #20
40000398:	e1530981 	cmp	r3, r1, lsl #19
4000039c:	e0a00000 	adc	r0, r0, r0
400003a0:	20433981 	subcs	r3, r3, r1, lsl #19
400003a4:	e1530901 	cmp	r3, r1, lsl #18
400003a8:	e0a00000 	adc	r0, r0, r0
400003ac:	20433901 	subcs	r3, r3, r1, lsl #18
400003b0:	e1530881 	cmp	r3, r1, lsl #17
400003b4:	e0a00000 	adc	r0, r0, r0
400003b8:	20433881 	subcs	r3, r3, r1, lsl #17
400003bc:	e1530801 	cmp	r3, r1, lsl #16
400003c0:	e0a00000 	adc	r0, r0, r0
400003c4:	20433801 	subcs	r3, r3, r1, lsl #16
400003c8:	e1530781 	cmp	r3, r1, lsl #15
400003cc:	e0a00000 	adc	r0, r0, r0
400003d0:	20433781 	subcs	r3, r3, r1, lsl #15
400003d4:	e1530701 	cmp	r3, r1, lsl #14
400003d8:	e0a00000 	adc	r0, r0, r0
400003dc:	20433701 	subcs	r3, r3, r1, lsl #14
400003e0:	e1530681 	cmp	r3, r1, lsl #13
400003e4:	e0a00000 	adc	r0, r0, r0
400003e8:	20433681 	subcs	r3, r3, r1, lsl #13
400003ec:	e1530601 	cmp	r3, r1, lsl #12
400003f0:	e0a00000 	adc	r0, r0, r0
400003f4:	20433601 	subcs	r3, r3, r1, lsl #12
400003f8:	e1530581 	cmp	r3, r1, lsl #11
400003fc:	e0a00000 	adc	r0, r0, r0
40000400:	20433581 	subcs	r3, r3, r1, lsl #11
40000404:	e1530501 	cmp	r3, r1, lsl #10
40000408:	e0a00000 	adc	r0, r0, r0
4000040c:	20433501 	subcs	r3, r3, r1, lsl #10
40000410:	e1530481 	cmp	r3, r1, lsl #9
40000414:	e0a00000 	adc	r0, r0, r0
40000418:	20433481 	subcs	r3, r3, r1, lsl #9
4000041c:	e1530401 	cmp	r3, r1, lsl #8
40000420:	e0a00000 	adc	r0, r0, r0
40000424:	20433401 	subcs	r3, r3, r1, lsl #8
40000428:	e1530381 	cmp	r3, r1, lsl #7
4000042c:	e0a00000 	adc	r0, r0, r0
40000430:	20433381 	subcs	r3, r3, r1, lsl #7
40000434:	e1530301 	cmp	r3, r1, lsl #6
40000438:	e0a00000 	adc	r0, r0, r0
4000043c:	20433301 	subcs	r3, r3, r1, lsl #6
40000440:	e1530281 	cmp	r3, r1, lsl #5
40000444:	e0a00000 	adc	r0, r0, r0
40000448:	20433281 	subcs	r3, r3, r1, lsl #5
4000044c:	e1530201 	cmp	r3, r1, lsl #4
40000450:	e0a00000 	adc	r0, r0, r0
40000454:	20433201 	subcs	r3, r3, r1, lsl #4
40000458:	e1530181 	cmp	r3, r1, lsl #3
4000045c:	e0a00000 	adc	r0, r0, r0
40000460:	20433181 	subcs	r3, r3, r1, lsl #3
40000464:	e1530101 	cmp	r3, r1, lsl #2
40000468:	e0a00000 	adc	r0, r0, r0
4000046c:	20433101 	subcs	r3, r3, r1, lsl #2
40000470:	e1530081 	cmp	r3, r1, lsl #1
40000474:	e0a00000 	adc	r0, r0, r0
40000478:	20433081 	subcs	r3, r3, r1, lsl #1
4000047c:	e1530001 	cmp	r3, r1
40000480:	e0a00000 	adc	r0, r0, r0
40000484:	20433001 	subcs	r3, r3, r1
40000488:	e35c0000 	cmp	ip, #0
4000048c:	42600000 	rsbmi	r0, r0, #0
40000490:	e12fff1e 	bx	lr
40000494:	e13c0000 	teq	ip, r0
40000498:	42600000 	rsbmi	r0, r0, #0
4000049c:	e12fff1e 	bx	lr
400004a0:	33a00000 	movcc	r0, #0
400004a4:	01a00fcc 	asreq	r0, ip, #31
400004a8:	03800001 	orreq	r0, r0, #1
400004ac:	e12fff1e 	bx	lr
400004b0:	e16f2f11 	clz	r2, r1
400004b4:	e262201f 	rsb	r2, r2, #31
400004b8:	e35c0000 	cmp	ip, #0
400004bc:	e1a00233 	lsr	r0, r3, r2
400004c0:	42600000 	rsbmi	r0, r0, #0
400004c4:	e12fff1e 	bx	lr
400004c8:	e3500000 	cmp	r0, #0
400004cc:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
400004d0:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
400004d4:	ea000007 	b	400004f8 <__aeabi_idiv0>

400004d8 <__aeabi_idivmod>:
__aeabi_idivmod():
400004d8:	e3510000 	cmp	r1, #0
400004dc:	0afffff9 	beq	400004c8 <.divsi3_skip_div0_test+0x208>
400004e0:	e92d4003 	push	{r0, r1, lr}
400004e4:	ebffff75 	bl	400002c0 <.divsi3_skip_div0_test>
400004e8:	e8bd4006 	pop	{r1, r2, lr}
400004ec:	e0030092 	mul	r3, r2, r0
400004f0:	e0411003 	sub	r1, r1, r3
400004f4:	e12fff1e 	bx	lr

400004f8 <__aeabi_idiv0>:
__aeabi_idiv0():
400004f8:	e12fff1e 	bx	lr

400004fc <__aeabi_frsub>:
__aeabi_frsub():
400004fc:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
40000500:	ea000000 	b	40000508 <__addsf3>

40000504 <__aeabi_fsub>:
__aeabi_fsub():
40000504:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

40000508 <__addsf3>:
__addsf3():
40000508:	e1b02080 	lsls	r2, r0, #1
4000050c:	11b03081 	lslsne	r3, r1, #1
40000510:	11320003 	teqne	r2, r3
40000514:	11f0cc42 	mvnsne	ip, r2, asr #24
40000518:	11f0cc43 	mvnsne	ip, r3, asr #24
4000051c:	0a00003c 	beq	40000614 <__addsf3+0x10c>
40000520:	e1a02c22 	lsr	r2, r2, #24
40000524:	e0723c23 	rsbs	r3, r2, r3, lsr #24
40000528:	c0822003 	addgt	r2, r2, r3
4000052c:	c0201001 	eorgt	r1, r0, r1
40000530:	c0210000 	eorgt	r0, r1, r0
40000534:	c0201001 	eorgt	r1, r0, r1
40000538:	b2633000 	rsblt	r3, r3, #0
4000053c:	e3530019 	cmp	r3, #25
40000540:	812fff1e 	bxhi	lr
40000544:	e3100102 	tst	r0, #-2147483648	; 0x80000000
40000548:	e3800502 	orr	r0, r0, #8388608	; 0x800000
4000054c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
40000550:	12600000 	rsbne	r0, r0, #0
40000554:	e3110102 	tst	r1, #-2147483648	; 0x80000000
40000558:	e3811502 	orr	r1, r1, #8388608	; 0x800000
4000055c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
40000560:	12611000 	rsbne	r1, r1, #0
40000564:	e1320003 	teq	r2, r3
40000568:	0a000023 	beq	400005fc <__addsf3+0xf4>
4000056c:	e2422001 	sub	r2, r2, #1
40000570:	e0900351 	adds	r0, r0, r1, asr r3
40000574:	e2633020 	rsb	r3, r3, #32
40000578:	e1a01311 	lsl	r1, r1, r3
4000057c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40000580:	5a000001 	bpl	4000058c <__addsf3+0x84>
40000584:	e2711000 	rsbs	r1, r1, #0
40000588:	e2e00000 	rsc	r0, r0, #0
4000058c:	e3500502 	cmp	r0, #8388608	; 0x800000
40000590:	3a00000b 	bcc	400005c4 <__addsf3+0xbc>
40000594:	e3500401 	cmp	r0, #16777216	; 0x1000000
40000598:	3a000004 	bcc	400005b0 <__addsf3+0xa8>
4000059c:	e1b000a0 	lsrs	r0, r0, #1
400005a0:	e1a01061 	rrx	r1, r1
400005a4:	e2822001 	add	r2, r2, #1
400005a8:	e35200fe 	cmp	r2, #254	; 0xfe
400005ac:	2a00002d 	bcs	40000668 <__addsf3+0x160>
400005b0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
400005b4:	e0a00b82 	adc	r0, r0, r2, lsl #23
400005b8:	03c00001 	biceq	r0, r0, #1
400005bc:	e1800003 	orr	r0, r0, r3
400005c0:	e12fff1e 	bx	lr
400005c4:	e1b01081 	lsls	r1, r1, #1
400005c8:	e0a00000 	adc	r0, r0, r0
400005cc:	e3100502 	tst	r0, #8388608	; 0x800000
400005d0:	e2422001 	sub	r2, r2, #1
400005d4:	1afffff5 	bne	400005b0 <__addsf3+0xa8>
400005d8:	e16fcf10 	clz	ip, r0
400005dc:	e24cc008 	sub	ip, ip, #8
400005e0:	e052200c 	subs	r2, r2, ip
400005e4:	e1a00c10 	lsl	r0, r0, ip
400005e8:	a0800b82 	addge	r0, r0, r2, lsl #23
400005ec:	b2622000 	rsblt	r2, r2, #0
400005f0:	a1800003 	orrge	r0, r0, r3
400005f4:	b1830230 	orrlt	r0, r3, r0, lsr r2
400005f8:	e12fff1e 	bx	lr
400005fc:	e3320000 	teq	r2, #0
40000600:	e2211502 	eor	r1, r1, #8388608	; 0x800000
40000604:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
40000608:	02822001 	addeq	r2, r2, #1
4000060c:	12433001 	subne	r3, r3, #1
40000610:	eaffffd5 	b	4000056c <__addsf3+0x64>
40000614:	e1a03081 	lsl	r3, r1, #1
40000618:	e1f0cc42 	mvns	ip, r2, asr #24
4000061c:	11f0cc43 	mvnsne	ip, r3, asr #24
40000620:	0a000013 	beq	40000674 <__addsf3+0x16c>
40000624:	e1320003 	teq	r2, r3
40000628:	0a000002 	beq	40000638 <__addsf3+0x130>
4000062c:	e3320000 	teq	r2, #0
40000630:	01a00001 	moveq	r0, r1
40000634:	e12fff1e 	bx	lr
40000638:	e1300001 	teq	r0, r1
4000063c:	13a00000 	movne	r0, #0
40000640:	112fff1e 	bxne	lr
40000644:	e31204ff 	tst	r2, #-16777216	; 0xff000000
40000648:	1a000002 	bne	40000658 <__addsf3+0x150>
4000064c:	e1b00080 	lsls	r0, r0, #1
40000650:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
40000654:	e12fff1e 	bx	lr
40000658:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
4000065c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
40000660:	312fff1e 	bxcc	lr
40000664:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40000668:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
4000066c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40000670:	e12fff1e 	bx	lr
40000674:	e1f02c42 	mvns	r2, r2, asr #24
40000678:	11a00001 	movne	r0, r1
4000067c:	01f03c43 	mvnseq	r3, r3, asr #24
40000680:	11a01000 	movne	r1, r0
40000684:	e1b02480 	lsls	r2, r0, #9
40000688:	01b03481 	lslseq	r3, r1, #9
4000068c:	01300001 	teqeq	r0, r1
40000690:	13800501 	orrne	r0, r0, #4194304	; 0x400000
40000694:	e12fff1e 	bx	lr

40000698 <__aeabi_ui2f>:
__floatunsisf():
40000698:	e3a03000 	mov	r3, #0
4000069c:	ea000001 	b	400006a8 <__aeabi_i2f+0x8>

400006a0 <__aeabi_i2f>:
__floatsisf():
400006a0:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
400006a4:	42600000 	rsbmi	r0, r0, #0
400006a8:	e1b0c000 	movs	ip, r0
400006ac:	012fff1e 	bxeq	lr
400006b0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
400006b4:	e1a01000 	mov	r1, r0
400006b8:	e3a00000 	mov	r0, #0
400006bc:	ea00000f 	b	40000700 <__aeabi_l2f+0x30>

400006c0 <__aeabi_ul2f>:
__aeabi_ul2f():
400006c0:	e1902001 	orrs	r2, r0, r1
400006c4:	012fff1e 	bxeq	lr
400006c8:	e3a03000 	mov	r3, #0
400006cc:	ea000005 	b	400006e8 <__aeabi_l2f+0x18>

400006d0 <__aeabi_l2f>:
__aeabi_l2f():
400006d0:	e1902001 	orrs	r2, r0, r1
400006d4:	012fff1e 	bxeq	lr
400006d8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
400006dc:	5a000001 	bpl	400006e8 <__aeabi_l2f+0x18>
400006e0:	e2700000 	rsbs	r0, r0, #0
400006e4:	e2e11000 	rsc	r1, r1, #0
400006e8:	e1b0c001 	movs	ip, r1
400006ec:	01a0c000 	moveq	ip, r0
400006f0:	01a01000 	moveq	r1, r0
400006f4:	03a00000 	moveq	r0, #0
400006f8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
400006fc:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
40000700:	e2433502 	sub	r3, r3, #8388608	; 0x800000
40000704:	e16f2f1c 	clz	r2, ip
40000708:	e2522008 	subs	r2, r2, #8
4000070c:	e0433b82 	sub	r3, r3, r2, lsl #23
40000710:	ba000006 	blt	40000730 <__aeabi_l2f+0x60>
40000714:	e0833211 	add	r3, r3, r1, lsl r2
40000718:	e1a0c210 	lsl	ip, r0, r2
4000071c:	e2622020 	rsb	r2, r2, #32
40000720:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
40000724:	e0a30230 	adc	r0, r3, r0, lsr r2
40000728:	03c00001 	biceq	r0, r0, #1
4000072c:	e12fff1e 	bx	lr
40000730:	e2822020 	add	r2, r2, #32
40000734:	e1a0c211 	lsl	ip, r1, r2
40000738:	e2622020 	rsb	r2, r2, #32
4000073c:	e190008c 	orrs	r0, r0, ip, lsl #1
40000740:	e0a30231 	adc	r0, r3, r1, lsr r2
40000744:	01c00fac 	biceq	r0, r0, ip, lsr #31
40000748:	e12fff1e 	bx	lr

4000074c <__aeabi_fmul>:
__aeabi_fmul():
4000074c:	e3a0c0ff 	mov	ip, #255	; 0xff
40000750:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40000754:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40000758:	1132000c 	teqne	r2, ip
4000075c:	1133000c 	teqne	r3, ip
40000760:	0a00003e 	beq	40000860 <__aeabi_fmul+0x114>
40000764:	e0822003 	add	r2, r2, r3
40000768:	e020c001 	eor	ip, r0, r1
4000076c:	e1b00480 	lsls	r0, r0, #9
40000770:	11b01481 	lslsne	r1, r1, #9
40000774:	0a000010 	beq	400007bc <__aeabi_fmul+0x70>
40000778:	e3a03302 	mov	r3, #134217728	; 0x8000000
4000077c:	e18302a0 	orr	r0, r3, r0, lsr #5
40000780:	e18312a1 	orr	r1, r3, r1, lsr #5
40000784:	e0813190 	umull	r3, r1, r0, r1
40000788:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
4000078c:	e3510502 	cmp	r1, #8388608	; 0x800000
40000790:	31a01081 	lslcc	r1, r1, #1
40000794:	31811fa3 	orrcc	r1, r1, r3, lsr #31
40000798:	31a03083 	lslcc	r3, r3, #1
4000079c:	e1800001 	orr	r0, r0, r1
400007a0:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
400007a4:	e35200fd 	cmp	r2, #253	; 0xfd
400007a8:	8a00000f 	bhi	400007ec <__aeabi_fmul+0xa0>
400007ac:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
400007b0:	e0a00b82 	adc	r0, r0, r2, lsl #23
400007b4:	03c00001 	biceq	r0, r0, #1
400007b8:	e12fff1e 	bx	lr
400007bc:	e3300000 	teq	r0, #0
400007c0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
400007c4:	01a01481 	lsleq	r1, r1, #9
400007c8:	e18c04a0 	orr	r0, ip, r0, lsr #9
400007cc:	e18004a1 	orr	r0, r0, r1, lsr #9
400007d0:	e252207f 	subs	r2, r2, #127	; 0x7f
400007d4:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
400007d8:	c1800b82 	orrgt	r0, r0, r2, lsl #23
400007dc:	c12fff1e 	bxgt	lr
400007e0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400007e4:	e3a03000 	mov	r3, #0
400007e8:	e2522001 	subs	r2, r2, #1
400007ec:	ca000035 	bgt	400008c8 <__aeabi_fmul+0x17c>
400007f0:	e3720019 	cmn	r2, #25
400007f4:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
400007f8:	d12fff1e 	bxle	lr
400007fc:	e2622000 	rsb	r2, r2, #0
40000800:	e1b01080 	lsls	r1, r0, #1
40000804:	e1a01231 	lsr	r1, r1, r2
40000808:	e2622020 	rsb	r2, r2, #32
4000080c:	e1a0c210 	lsl	ip, r0, r2
40000810:	e1b00061 	rrxs	r0, r1
40000814:	e2a00000 	adc	r0, r0, #0
40000818:	e193308c 	orrs	r3, r3, ip, lsl #1
4000081c:	01c00fac 	biceq	r0, r0, ip, lsr #31
40000820:	e12fff1e 	bx	lr
40000824:	e3320000 	teq	r2, #0
40000828:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
4000082c:	01a00080 	lsleq	r0, r0, #1
40000830:	03100502 	tsteq	r0, #8388608	; 0x800000
40000834:	02422001 	subeq	r2, r2, #1
40000838:	0afffffb 	beq	4000082c <__aeabi_fmul+0xe0>
4000083c:	e180000c 	orr	r0, r0, ip
40000840:	e3330000 	teq	r3, #0
40000844:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40000848:	01a01081 	lsleq	r1, r1, #1
4000084c:	03110502 	tsteq	r1, #8388608	; 0x800000
40000850:	02433001 	subeq	r3, r3, #1
40000854:	0afffffb 	beq	40000848 <__aeabi_fmul+0xfc>
40000858:	e181100c 	orr	r1, r1, ip
4000085c:	eaffffc0 	b	40000764 <__aeabi_fmul+0x18>
40000860:	e00c3ba1 	and	r3, ip, r1, lsr #23
40000864:	e132000c 	teq	r2, ip
40000868:	1133000c 	teqne	r3, ip
4000086c:	0a000005 	beq	40000888 <__aeabi_fmul+0x13c>
40000870:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40000874:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40000878:	1affffe9 	bne	40000824 <__aeabi_fmul+0xd8>
4000087c:	e0200001 	eor	r0, r0, r1
40000880:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40000884:	e12fff1e 	bx	lr
40000888:	e3300000 	teq	r0, #0
4000088c:	13300102 	teqne	r0, #-2147483648	; 0x80000000
40000890:	01a00001 	moveq	r0, r1
40000894:	13310000 	teqne	r1, #0
40000898:	13310102 	teqne	r1, #-2147483648	; 0x80000000
4000089c:	0a00000d 	beq	400008d8 <__aeabi_fmul+0x18c>
400008a0:	e132000c 	teq	r2, ip
400008a4:	1a000001 	bne	400008b0 <__aeabi_fmul+0x164>
400008a8:	e1b02480 	lsls	r2, r0, #9
400008ac:	1a000009 	bne	400008d8 <__aeabi_fmul+0x18c>
400008b0:	e133000c 	teq	r3, ip
400008b4:	1a000002 	bne	400008c4 <__aeabi_fmul+0x178>
400008b8:	e1b03481 	lsls	r3, r1, #9
400008bc:	11a00001 	movne	r0, r1
400008c0:	1a000004 	bne	400008d8 <__aeabi_fmul+0x18c>
400008c4:	e0200001 	eor	r0, r0, r1
400008c8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
400008cc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400008d0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400008d4:	e12fff1e 	bx	lr
400008d8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400008dc:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
400008e0:	e12fff1e 	bx	lr

400008e4 <__aeabi_fdiv>:
__aeabi_fdiv():
400008e4:	e3a0c0ff 	mov	ip, #255	; 0xff
400008e8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
400008ec:	101c3ba1 	andsne	r3, ip, r1, lsr #23
400008f0:	1132000c 	teqne	r2, ip
400008f4:	1133000c 	teqne	r3, ip
400008f8:	0a00003a 	beq	400009e8 <__aeabi_fdiv+0x104>
400008fc:	e0422003 	sub	r2, r2, r3
40000900:	e020c001 	eor	ip, r0, r1
40000904:	e1b01481 	lsls	r1, r1, #9
40000908:	e1a00480 	lsl	r0, r0, #9
4000090c:	0a00001c 	beq	40000984 <__aeabi_fdiv+0xa0>
40000910:	e3a03201 	mov	r3, #268435456	; 0x10000000
40000914:	e1831221 	orr	r1, r3, r1, lsr #4
40000918:	e1833220 	orr	r3, r3, r0, lsr #4
4000091c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40000920:	e1530001 	cmp	r3, r1
40000924:	31a03083 	lslcc	r3, r3, #1
40000928:	e2a2207d 	adc	r2, r2, #125	; 0x7d
4000092c:	e3a0c502 	mov	ip, #8388608	; 0x800000
40000930:	e1530001 	cmp	r3, r1
40000934:	20433001 	subcs	r3, r3, r1
40000938:	2180000c 	orrcs	r0, r0, ip
4000093c:	e15300a1 	cmp	r3, r1, lsr #1
40000940:	204330a1 	subcs	r3, r3, r1, lsr #1
40000944:	218000ac 	orrcs	r0, r0, ip, lsr #1
40000948:	e1530121 	cmp	r3, r1, lsr #2
4000094c:	20433121 	subcs	r3, r3, r1, lsr #2
40000950:	2180012c 	orrcs	r0, r0, ip, lsr #2
40000954:	e15301a1 	cmp	r3, r1, lsr #3
40000958:	204331a1 	subcs	r3, r3, r1, lsr #3
4000095c:	218001ac 	orrcs	r0, r0, ip, lsr #3
40000960:	e1b03203 	lsls	r3, r3, #4
40000964:	11b0c22c 	lsrsne	ip, ip, #4
40000968:	1afffff0 	bne	40000930 <__aeabi_fdiv+0x4c>
4000096c:	e35200fd 	cmp	r2, #253	; 0xfd
40000970:	8affff9d 	bhi	400007ec <__aeabi_fmul+0xa0>
40000974:	e1530001 	cmp	r3, r1
40000978:	e0a00b82 	adc	r0, r0, r2, lsl #23
4000097c:	03c00001 	biceq	r0, r0, #1
40000980:	e12fff1e 	bx	lr
40000984:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40000988:	e18c04a0 	orr	r0, ip, r0, lsr #9
4000098c:	e292207f 	adds	r2, r2, #127	; 0x7f
40000990:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40000994:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40000998:	c12fff1e 	bxgt	lr
4000099c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400009a0:	e3a03000 	mov	r3, #0
400009a4:	e2522001 	subs	r2, r2, #1
400009a8:	eaffff8f 	b	400007ec <__aeabi_fmul+0xa0>
400009ac:	e3320000 	teq	r2, #0
400009b0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
400009b4:	01a00080 	lsleq	r0, r0, #1
400009b8:	03100502 	tsteq	r0, #8388608	; 0x800000
400009bc:	02422001 	subeq	r2, r2, #1
400009c0:	0afffffb 	beq	400009b4 <__aeabi_fdiv+0xd0>
400009c4:	e180000c 	orr	r0, r0, ip
400009c8:	e3330000 	teq	r3, #0
400009cc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
400009d0:	01a01081 	lsleq	r1, r1, #1
400009d4:	03110502 	tsteq	r1, #8388608	; 0x800000
400009d8:	02433001 	subeq	r3, r3, #1
400009dc:	0afffffb 	beq	400009d0 <__aeabi_fdiv+0xec>
400009e0:	e181100c 	orr	r1, r1, ip
400009e4:	eaffffc4 	b	400008fc <__aeabi_fdiv+0x18>
400009e8:	e00c3ba1 	and	r3, ip, r1, lsr #23
400009ec:	e132000c 	teq	r2, ip
400009f0:	1a000005 	bne	40000a0c <__aeabi_fdiv+0x128>
400009f4:	e1b02480 	lsls	r2, r0, #9
400009f8:	1affffb6 	bne	400008d8 <__aeabi_fmul+0x18c>
400009fc:	e133000c 	teq	r3, ip
40000a00:	1affffaf 	bne	400008c4 <__aeabi_fmul+0x178>
40000a04:	e1a00001 	mov	r0, r1
40000a08:	eaffffb2 	b	400008d8 <__aeabi_fmul+0x18c>
40000a0c:	e133000c 	teq	r3, ip
40000a10:	1a000003 	bne	40000a24 <__aeabi_fdiv+0x140>
40000a14:	e1b03481 	lsls	r3, r1, #9
40000a18:	0affff97 	beq	4000087c <__aeabi_fmul+0x130>
40000a1c:	e1a00001 	mov	r0, r1
40000a20:	eaffffac 	b	400008d8 <__aeabi_fmul+0x18c>
40000a24:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40000a28:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40000a2c:	1affffde 	bne	400009ac <__aeabi_fdiv+0xc8>
40000a30:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
40000a34:	1affffa2 	bne	400008c4 <__aeabi_fmul+0x178>
40000a38:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
40000a3c:	1affff8e 	bne	4000087c <__aeabi_fmul+0x130>
40000a40:	eaffffa4 	b	400008d8 <__aeabi_fmul+0x18c>

40000a44 <__gesf2>:
__gesf2():
40000a44:	e3e0c000 	mvn	ip, #0
40000a48:	ea000002 	b	40000a58 <__cmpsf2+0x4>

40000a4c <__lesf2>:
__ltsf2():
40000a4c:	e3a0c001 	mov	ip, #1
40000a50:	ea000000 	b	40000a58 <__cmpsf2+0x4>

40000a54 <__cmpsf2>:
__cmpsf2():
40000a54:	e3a0c001 	mov	ip, #1
40000a58:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000a5c:	e1a02080 	lsl	r2, r0, #1
40000a60:	e1a03081 	lsl	r3, r1, #1
40000a64:	e1f0cc42 	mvns	ip, r2, asr #24
40000a68:	11f0cc43 	mvnsne	ip, r3, asr #24
40000a6c:	0a000007 	beq	40000a90 <__cmpsf2+0x3c>
40000a70:	e28dd004 	add	sp, sp, #4
40000a74:	e192c0a3 	orrs	ip, r2, r3, lsr #1
40000a78:	11300001 	teqne	r0, r1
40000a7c:	50520003 	subspl	r0, r2, r3
40000a80:	81a00fc1 	asrhi	r0, r1, #31
40000a84:	31e00fc1 	mvncc	r0, r1, asr #31
40000a88:	13800001 	orrne	r0, r0, #1
40000a8c:	e12fff1e 	bx	lr
40000a90:	e1f0cc42 	mvns	ip, r2, asr #24
40000a94:	1a000001 	bne	40000aa0 <__cmpsf2+0x4c>
40000a98:	e1b0c480 	lsls	ip, r0, #9
40000a9c:	1a000003 	bne	40000ab0 <__cmpsf2+0x5c>
40000aa0:	e1f0cc43 	mvns	ip, r3, asr #24
40000aa4:	1afffff1 	bne	40000a70 <__cmpsf2+0x1c>
40000aa8:	e1b0c481 	lsls	ip, r1, #9
40000aac:	0affffef 	beq	40000a70 <__cmpsf2+0x1c>
40000ab0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
40000ab4:	e12fff1e 	bx	lr

40000ab8 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
40000ab8:	e1a0c000 	mov	ip, r0
40000abc:	e1a00001 	mov	r0, r1
40000ac0:	e1a0100c 	mov	r1, ip
40000ac4:	eaffffff 	b	40000ac8 <__aeabi_cfcmpeq>

40000ac8 <__aeabi_cfcmpeq>:
__aeabi_cfcmpeq():
40000ac8:	e92d400f 	push	{r0, r1, r2, r3, lr}
40000acc:	ebffffe0 	bl	40000a54 <__cmpsf2>
40000ad0:	e3500000 	cmp	r0, #0
40000ad4:	43700000 	cmnmi	r0, #0
40000ad8:	e8bd800f 	pop	{r0, r1, r2, r3, pc}

40000adc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
40000adc:	e52de008 	str	lr, [sp, #-8]!
40000ae0:	ebfffff8 	bl	40000ac8 <__aeabi_cfcmpeq>
40000ae4:	03a00001 	moveq	r0, #1
40000ae8:	13a00000 	movne	r0, #0
40000aec:	e49df008 	ldr	pc, [sp], #8

40000af0 <__aeabi_fcmplt>:
__aeabi_fcmplt():
40000af0:	e52de008 	str	lr, [sp, #-8]!
40000af4:	ebfffff3 	bl	40000ac8 <__aeabi_cfcmpeq>
40000af8:	33a00001 	movcc	r0, #1
40000afc:	23a00000 	movcs	r0, #0
40000b00:	e49df008 	ldr	pc, [sp], #8

40000b04 <__aeabi_fcmple>:
__aeabi_fcmple():
40000b04:	e52de008 	str	lr, [sp, #-8]!
40000b08:	ebffffee 	bl	40000ac8 <__aeabi_cfcmpeq>
40000b0c:	93a00001 	movls	r0, #1
40000b10:	83a00000 	movhi	r0, #0
40000b14:	e49df008 	ldr	pc, [sp], #8

40000b18 <__aeabi_fcmpge>:
__aeabi_fcmpge():
40000b18:	e52de008 	str	lr, [sp, #-8]!
40000b1c:	ebffffe5 	bl	40000ab8 <__aeabi_cfrcmple>
40000b20:	93a00001 	movls	r0, #1
40000b24:	83a00000 	movhi	r0, #0
40000b28:	e49df008 	ldr	pc, [sp], #8

40000b2c <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
40000b2c:	e52de008 	str	lr, [sp, #-8]!
40000b30:	ebffffe0 	bl	40000ab8 <__aeabi_cfrcmple>
40000b34:	33a00001 	movcc	r0, #1
40000b38:	23a00000 	movcs	r0, #0
40000b3c:	e49df008 	ldr	pc, [sp], #8

Disassembly of section .text.mvBinHdrDispatcher:

40000b40 <mvBinHdrDispatcher>:
mvBinHdrDispatcher():
40000b40:	b510      	push	{r4, lr}
40000b42:	4c0a      	ldr	r4, [pc, #40]	; (40000b6c <mvBinHdrDispatcher+0x2c>)
40000b44:	e00e      	b.n	40000b64 <mvBinHdrDispatcher+0x24>
40000b46:	4780      	blx	r0
40000b48:	b158      	cbz	r0, 40000b62 <mvBinHdrDispatcher+0x22>
40000b4a:	f000 f815 	bl	40000b78 <mvUartInit>
40000b4e:	4808      	ldr	r0, [pc, #32]	; (40000b70 <mvBinHdrDispatcher+0x30>)
40000b50:	f000 f814 	bl	40000b7c <putstring>
40000b54:	6820      	ldr	r0, [r4, #0]
40000b56:	f000 f811 	bl	40000b7c <putstring>
40000b5a:	4806      	ldr	r0, [pc, #24]	; (40000b74 <mvBinHdrDispatcher+0x34>)
40000b5c:	f000 f80e 	bl	40000b7c <putstring>
40000b60:	e7fe      	b.n	40000b60 <mvBinHdrDispatcher+0x20>
40000b62:	3408      	adds	r4, #8
40000b64:	6860      	ldr	r0, [r4, #4]
40000b66:	2800      	cmp	r0, #0
40000b68:	d1ed      	bne.n	40000b46 <mvBinHdrDispatcher+0x6>
40000b6a:	bd10      	pop	{r4, pc}
40000b6c:	400124a4 	andmi	r2, r1, r4, lsr #9
40000b70:	4000eb6c 	andmi	lr, r0, ip, ror #22
40000b74:	4000eb84 	andmi	lr, r0, r4, lsl #23

Disassembly of section .text.mvUartInit:

40000b78 <mvUartInit>:
mvUartInit():
40000b78:	4770      	bx	lr

Disassembly of section .text.mvUartPutc:

40000b7a <mvUartPutc>:
mvUartPutc():
40000b7a:	4770      	bx	lr

Disassembly of section .text.putstring:

40000b7c <putstring>:
putstring():
40000b7c:	4770      	bx	lr

Disassembly of section .text.putdata:

40000b7e <putdata>:
putdata():
40000b7e:	4770      	bx	lr

Disassembly of section .text.mvRtcConfig:

40000b80 <mvRtcConfig>:
mvRtcConfig():
40000b80:	4b0a      	ldr	r3, [pc, #40]	; (40000bac <mvRtcConfig+0x2c>)
40000b82:	f240 4201 	movw	r2, #1025	; 0x401
40000b86:	601a      	str	r2, [r3, #0]
40000b88:	2348      	movs	r3, #72	; 0x48
40000b8a:	4a09      	ldr	r2, [pc, #36]	; (40000bb0 <mvRtcConfig+0x30>)
40000b8c:	6013      	str	r3, [r2, #0]
40000b8e:	6413      	str	r3, [r2, #64]	; 0x40
40000b90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000b94:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
40000b98:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
40000b9c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
40000ba0:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
40000ba4:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0
40000ba8:	4770      	bx	lr
40000baa:	bf00      	nop
40000bac:	d00e4000 	andle	r4, lr, r0
40000bb0:	d00e6000 	andle	r6, lr, r0

Disassembly of section .text.mvGeneralInit:

40000bb4 <mvGeneralInit>:
mvGeneralInit():
40000bb4:	4a2d      	ldr	r2, [pc, #180]	; (40000c6c <mvGeneralInit+0xb8>)
40000bb6:	b570      	push	{r4, r5, r6, lr}
40000bb8:	b0ac      	sub	sp, #176	; 0xb0
40000bba:	6813      	ldr	r3, [r2, #0]
40000bbc:	4c2c      	ldr	r4, [pc, #176]	; (40000c70 <mvGeneralInit+0xbc>)
40000bbe:	0c1b      	lsrs	r3, r3, #16
40000bc0:	041b      	lsls	r3, r3, #16
40000bc2:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
40000bc6:	f043 0311 	orr.w	r3, r3, #17
40000bca:	6013      	str	r3, [r2, #0]
40000bcc:	4b29      	ldr	r3, [pc, #164]	; (40000c74 <mvGeneralInit+0xc0>)
40000bce:	681a      	ldr	r2, [r3, #0]
40000bd0:	f422 227f 	bic.w	r2, r2, #1044480	; 0xff000
40000bd4:	f442 22cc 	orr.w	r2, r2, #417792	; 0x66000
40000bd8:	601a      	str	r2, [r3, #0]
40000bda:	f00d fdfb 	bl	4000e7d4 <mvHwsTwsiInitWrapper>
40000bde:	4b26      	ldr	r3, [pc, #152]	; (40000c78 <mvGeneralInit+0xc4>)
40000be0:	4a26      	ldr	r2, [pc, #152]	; (40000c7c <mvGeneralInit+0xc8>)
40000be2:	4827      	ldr	r0, [pc, #156]	; (40000c80 <mvGeneralInit+0xcc>)
40000be4:	601a      	str	r2, [r3, #0]
40000be6:	601a      	str	r2, [r3, #0]
40000be8:	4b26      	ldr	r3, [pc, #152]	; (40000c84 <mvGeneralInit+0xd0>)
40000bea:	6825      	ldr	r5, [r4, #0]
40000bec:	681e      	ldr	r6, [r3, #0]
40000bee:	f00d fcbd 	bl	4000e56c <mvPrintf>
40000bf2:	f3c6 2684 	ubfx	r6, r6, #10, #5
40000bf6:	2e0d      	cmp	r6, #13
40000bf8:	d80c      	bhi.n	40000c14 <mvGeneralInit+0x60>
40000bfa:	f425 257f 	bic.w	r5, r5, #1044480	; 0xff000
40000bfe:	4822      	ldr	r0, [pc, #136]	; (40000c88 <mvGeneralInit+0xd4>)
40000c00:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
40000c04:	2123      	movs	r1, #35	; 0x23
40000c06:	f445 350c 	orr.w	r5, r5, #143360	; 0x23000
40000c0a:	f445 750c 	orr.w	r5, r5, #560	; 0x230
40000c0e:	6025      	str	r5, [r4, #0]
40000c10:	f00d fcac 	bl	4000e56c <mvPrintf>
40000c14:	f7ff ffb4 	bl	40000b80 <mvRtcConfig>
40000c18:	f00d ff5a 	bl	4000ead0 <mvSysEnvDeviceRevGet>
40000c1c:	b300      	cbz	r0, 40000c60 <mvGeneralInit+0xac>
40000c1e:	22b0      	movs	r2, #176	; 0xb0
40000c20:	491a      	ldr	r1, [pc, #104]	; (40000c8c <mvGeneralInit+0xd8>)
40000c22:	4668      	mov	r0, sp
40000c24:	f00d fb30 	bl	4000e288 <memcpy>
40000c28:	f00d ff2a 	bl	4000ea80 <mvSysEnvDeviceIdGet>
40000c2c:	2804      	cmp	r0, #4
40000c2e:	4604      	mov	r4, r0
40000c30:	d103      	bne.n	40000c3a <mvGeneralInit+0x86>
40000c32:	4817      	ldr	r0, [pc, #92]	; (40000c90 <mvGeneralInit+0xdc>)
40000c34:	4917      	ldr	r1, [pc, #92]	; (40000c94 <mvGeneralInit+0xe0>)
40000c36:	f00d fc99 	bl	4000e56c <mvPrintf>
40000c3a:	ab2c      	add	r3, sp, #176	; 0xb0
40000c3c:	eb03 1404 	add.w	r4, r3, r4, lsl #4
40000c40:	4b15      	ldr	r3, [pc, #84]	; (40000c98 <mvGeneralInit+0xe4>)
40000c42:	f854 2ca8 	ldr.w	r2, [r4, #-168]
40000c46:	601a      	str	r2, [r3, #0]
40000c48:	f854 2ca4 	ldr.w	r2, [r4, #-164]
40000c4c:	605a      	str	r2, [r3, #4]
40000c4e:	f853 2c4c 	ldr.w	r2, [r3, #-76]
40000c52:	f854 1cac 	ldr.w	r1, [r4, #-172]
40000c56:	b292      	uxth	r2, r2
40000c58:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
40000c5c:	f843 2c4c 	str.w	r2, [r3, #-76]
40000c60:	f00d fede 	bl	4000ea20 <mvSysEnvUsbVbusReset>
40000c64:	2000      	movs	r0, #0
40000c66:	b02c      	add	sp, #176	; 0xb0
40000c68:	bd70      	pop	{r4, r5, r6, pc}
40000c6a:	bf00      	nop
40000c6c:	d0018000 	andle	r8, r1, r0
40000c70:	d00e4130 	andle	r4, lr, r0, lsr r1
40000c74:	d0018008 	andle	r8, r1, r8
40000c78:	d00e4124 	andle	r4, lr, r4, lsr #2
40000c7c:	08008073 	stmdaeq	r0, {r0, r1, r4, r5, r6, pc}
40000c80:	4000ec0d 	andmi	lr, r0, sp, lsl #24
40000c84:	d0018600 	andle	r8, r1, r0, lsl #12
40000c88:	4000ec4c 	andmi	lr, r0, ip, asr #24
40000c8c:	40011d14 	andmi	r1, r1, r4, lsl sp
40000c90:	4000ec73 	andmi	lr, r0, r3, ror ip
40000c94:	40011e4c 	andmi	r1, r1, ip, asr #28
40000c98:	d0018284 	andle	r8, r1, r4, lsl #5

Disassembly of section .text.mvSerdesPexUsb3PipeDelayWA.part.0:

40000c9c <mvSerdesPexUsb3PipeDelayWA.part.0>:
mvSerdesPexUsb3PipeDelayWA.part.0():
40000c9c:	4a09      	ldr	r2, [pc, #36]	; (40000cc4 <mvSerdesPexUsb3PipeDelayWA.part.0+0x28>)
40000c9e:	2900      	cmp	r1, #0
40000ca0:	6813      	ldr	r3, [r2, #0]
40000ca2:	d105      	bne.n	40000cb0 <mvSerdesPexUsb3PipeDelayWA.part.0+0x14>
40000ca4:	2101      	movs	r1, #1
40000ca6:	3004      	adds	r0, #4
40000ca8:	fa01 f000 	lsl.w	r0, r1, r0
40000cac:	4303      	orrs	r3, r0
40000cae:	e006      	b.n	40000cbe <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
40000cb0:	2901      	cmp	r1, #1
40000cb2:	d104      	bne.n	40000cbe <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
40000cb4:	3004      	adds	r0, #4
40000cb6:	fa01 f100 	lsl.w	r1, r1, r0
40000cba:	ea23 0301 	bic.w	r3, r3, r1
40000cbe:	6013      	str	r3, [r2, #0]
40000cc0:	4770      	bx	lr
40000cc2:	bf00      	nop
40000cc4:	d00182e0 	andle	r8, r1, r0, ror #5

Disassembly of section .text.mvHwsCtrlSerdesRevGet:

40000cc8 <mvHwsCtrlSerdesRevGet>:
mvHwsCtrlSerdesRevGet():
40000cc8:	b508      	push	{r3, lr}
40000cca:	f00d ff01 	bl	4000ead0 <mvSysEnvDeviceRevGet>
40000cce:	3000      	adds	r0, #0
40000cd0:	bf18      	it	ne
40000cd2:	2001      	movne	r0, #1
40000cd4:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvHwsSerdesTopologyVerify:

40000cd8 <mvHwsSerdesTopologyVerify>:
mvHwsSerdesTopologyVerify():
40000cd8:	2814      	cmp	r0, #20
40000cda:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
40000cde:	4604      	mov	r4, r0
40000ce0:	460d      	mov	r5, r1
40000ce2:	4690      	mov	r8, r2
40000ce4:	d908      	bls.n	40000cf8 <mvHwsSerdesTopologyVerify+0x20>
40000ce6:	4b32      	ldr	r3, [pc, #200]	; (40000db0 <mvHwsSerdesTopologyVerify+0xd8>)
40000ce8:	4832      	ldr	r0, [pc, #200]	; (40000db4 <mvHwsSerdesTopologyVerify+0xdc>)
40000cea:	4933      	ldr	r1, [pc, #204]	; (40000db8 <mvHwsSerdesTopologyVerify+0xe0>)
40000cec:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
40000cf0:	462b      	mov	r3, r5
40000cf2:	f00d fc3b 	bl	4000e56c <mvPrintf>
40000cf6:	e057      	b.n	40000da8 <mvHwsSerdesTopologyVerify+0xd0>
40000cf8:	4b30      	ldr	r3, [pc, #192]	; (40000dbc <mvHwsSerdesTopologyVerify+0xe4>)
40000cfa:	f813 7010 	ldrb.w	r7, [r3, r0, lsl #1]
40000cfe:	eb03 0340 	add.w	r3, r3, r0, lsl #1
40000d02:	f893 9001 	ldrb.w	r9, [r3, #1]
40000d06:	4638      	mov	r0, r7
40000d08:	f00d fe6e 	bl	4000e9e8 <mvSysEnvUnitMaxNumGet>
40000d0c:	4b2c      	ldr	r3, [pc, #176]	; (40000dc0 <mvHwsSerdesTopologyVerify+0xe8>)
40000d0e:	00ba      	lsls	r2, r7, #2
40000d10:	eb02 0109 	add.w	r1, r2, r9
40000d14:	5c5e      	ldrb	r6, [r3, r1]
40000d16:	b33e      	cbz	r6, 40000d68 <mvHwsSerdesTopologyVerify+0x90>
40000d18:	b93c      	cbnz	r4, 40000d2a <mvHwsSerdesTopologyVerify+0x52>
40000d1a:	f1b8 0f03 	cmp.w	r8, #3
40000d1e:	d004      	beq.n	40000d2a <mvHwsSerdesTopologyVerify+0x52>
40000d20:	f1b8 0f01 	cmp.w	r8, #1
40000d24:	d001      	beq.n	40000d2a <mvHwsSerdesTopologyVerify+0x52>
40000d26:	2601      	movs	r6, #1
40000d28:	545e      	strb	r6, [r3, r1]
40000d2a:	4491      	add	r9, r2
40000d2c:	f813 2009 	ldrb.w	r2, [r3, r9]
40000d30:	3a01      	subs	r2, #1
40000d32:	b2d2      	uxtb	r2, r2
40000d34:	f803 2009 	strb.w	r2, [r3, r9]
40000d38:	bb02      	cbnz	r2, 40000d7c <mvHwsSerdesTopologyVerify+0xa4>
40000d3a:	2c03      	cmp	r4, #3
40000d3c:	4b21      	ldr	r3, [pc, #132]	; (40000dc4 <mvHwsSerdesTopologyVerify+0xec>)
40000d3e:	d809      	bhi.n	40000d54 <mvHwsSerdesTopologyVerify+0x7c>
40000d40:	f1b8 0f03 	cmp.w	r8, #3
40000d44:	d002      	beq.n	40000d4c <mvHwsSerdesTopologyVerify+0x74>
40000d46:	f1b8 0f01 	cmp.w	r8, #1
40000d4a:	d103      	bne.n	40000d54 <mvHwsSerdesTopologyVerify+0x7c>
40000d4c:	781a      	ldrb	r2, [r3, #0]
40000d4e:	3202      	adds	r2, #2
40000d50:	701a      	strb	r2, [r3, #0]
40000d52:	e002      	b.n	40000d5a <mvHwsSerdesTopologyVerify+0x82>
40000d54:	5dda      	ldrb	r2, [r3, r7]
40000d56:	3201      	adds	r2, #1
40000d58:	55da      	strb	r2, [r3, r7]
40000d5a:	5ddb      	ldrb	r3, [r3, r7]
40000d5c:	b2c6      	uxtb	r6, r0
40000d5e:	42b3      	cmp	r3, r6
40000d60:	d80f      	bhi.n	40000d82 <mvHwsSerdesTopologyVerify+0xaa>
40000d62:	2000      	movs	r0, #0
40000d64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000d68:	4817      	ldr	r0, [pc, #92]	; (40000dc8 <mvHwsSerdesTopologyVerify+0xf0>)
40000d6a:	462a      	mov	r2, r5
40000d6c:	4912      	ldr	r1, [pc, #72]	; (40000db8 <mvHwsSerdesTopologyVerify+0xe0>)
40000d6e:	f00d fbfd 	bl	4000e56c <mvPrintf>
40000d72:	4b0f      	ldr	r3, [pc, #60]	; (40000db0 <mvHwsSerdesTopologyVerify+0xd8>)
40000d74:	4815      	ldr	r0, [pc, #84]	; (40000dcc <mvHwsSerdesTopologyVerify+0xf4>)
40000d76:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40000d7a:	e013      	b.n	40000da4 <mvHwsSerdesTopologyVerify+0xcc>
40000d7c:	2000      	movs	r0, #0
40000d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000d82:	462a      	mov	r2, r5
40000d84:	4812      	ldr	r0, [pc, #72]	; (40000dd0 <mvHwsSerdesTopologyVerify+0xf8>)
40000d86:	490c      	ldr	r1, [pc, #48]	; (40000db8 <mvHwsSerdesTopologyVerify+0xe0>)
40000d88:	f00d fbf0 	bl	4000e56c <mvPrintf>
40000d8c:	4b08      	ldr	r3, [pc, #32]	; (40000db0 <mvHwsSerdesTopologyVerify+0xd8>)
40000d8e:	4811      	ldr	r0, [pc, #68]	; (40000dd4 <mvHwsSerdesTopologyVerify+0xfc>)
40000d90:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40000d94:	f00d fbea 	bl	4000e56c <mvPrintf>
40000d98:	480f      	ldr	r0, [pc, #60]	; (40000dd8 <mvHwsSerdesTopologyVerify+0x100>)
40000d9a:	4907      	ldr	r1, [pc, #28]	; (40000db8 <mvHwsSerdesTopologyVerify+0xe0>)
40000d9c:	f00d fbe6 	bl	4000e56c <mvPrintf>
40000da0:	480e      	ldr	r0, [pc, #56]	; (40000ddc <mvHwsSerdesTopologyVerify+0x104>)
40000da2:	4631      	mov	r1, r6
40000da4:	f00d fbe2 	bl	4000e56c <mvPrintf>
40000da8:	2001      	movs	r0, #1
40000daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000dae:	bf00      	nop
40000db0:	40011f48 	andmi	r1, r1, r8, asr #30
40000db4:	4000eca4 	andmi	lr, r0, r4, lsr #25
40000db8:	40011f2b 	andmi	r1, r1, fp, lsr #30
40000dbc:	40011eb8 			; <UNDEFINED> instruction: 0x40011eb8
40000dc0:	40012f80 	andmi	r2, r1, r0, lsl #31
40000dc4:	4002094a 	andmi	r0, r2, sl, asr #18
40000dc8:	4000ecd2 	ldrdmi	lr, [r0], -r2
40000dcc:	4000ecfb 	strdmi	lr, [r0], -fp
40000dd0:	4000ed1c 	andmi	lr, r0, ip, lsl sp
40000dd4:	4000ed3c 	andmi	lr, r0, ip, lsr sp
40000dd8:	4000ed4d 	andmi	lr, r0, sp, asr #26
40000ddc:	4000ed6e 	andmi	lr, r0, lr, ror #26

Disassembly of section .text.mvHwsSerdesXAUITopologyVerify:

40000de0 <mvHwsSerdesXAUITopologyVerify>:
mvHwsSerdesXAUITopologyVerify():
40000de0:	b510      	push	{r4, lr}
40000de2:	4c0e      	ldr	r4, [pc, #56]	; (40000e1c <mvHwsSerdesXAUITopologyVerify+0x3c>)
40000de4:	7e22      	ldrb	r2, [r4, #24]
40000de6:	b14a      	cbz	r2, 40000dfc <mvHwsSerdesXAUITopologyVerify+0x1c>
40000de8:	2a04      	cmp	r2, #4
40000dea:	d007      	beq.n	40000dfc <mvHwsSerdesXAUITopologyVerify+0x1c>
40000dec:	480c      	ldr	r0, [pc, #48]	; (40000e20 <mvHwsSerdesXAUITopologyVerify+0x40>)
40000dee:	490d      	ldr	r1, [pc, #52]	; (40000e24 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000df0:	f00d fbbc 	bl	4000e56c <mvPrintf>
40000df4:	480c      	ldr	r0, [pc, #48]	; (40000e28 <mvHwsSerdesXAUITopologyVerify+0x48>)
40000df6:	490b      	ldr	r1, [pc, #44]	; (40000e24 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000df8:	f00d fbb8 	bl	4000e56c <mvPrintf>
40000dfc:	7f22      	ldrb	r2, [r4, #28]
40000dfe:	b15a      	cbz	r2, 40000e18 <mvHwsSerdesXAUITopologyVerify+0x38>
40000e00:	2a02      	cmp	r2, #2
40000e02:	d009      	beq.n	40000e18 <mvHwsSerdesXAUITopologyVerify+0x38>
40000e04:	4809      	ldr	r0, [pc, #36]	; (40000e2c <mvHwsSerdesXAUITopologyVerify+0x4c>)
40000e06:	4907      	ldr	r1, [pc, #28]	; (40000e24 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000e08:	f00d fbb0 	bl	4000e56c <mvPrintf>
40000e0c:	4808      	ldr	r0, [pc, #32]	; (40000e30 <mvHwsSerdesXAUITopologyVerify+0x50>)
40000e0e:	4905      	ldr	r1, [pc, #20]	; (40000e24 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40000e14:	f00d bbaa 	b.w	4000e56c <mvPrintf>
40000e18:	bd10      	pop	{r4, pc}
40000e1a:	bf00      	nop
40000e1c:	40012f80 	andmi	r2, r1, r0, lsl #31
40000e20:	4000ed95 	mulmi	r0, r5, sp
40000e24:	40011e5d 	andmi	r1, r1, sp, asr lr
40000e28:	4000edcd 	andmi	lr, r0, sp, asr #27
40000e2c:	4000edf4 	strdmi	lr, [r0], -r4
40000e30:	4000ee2d 	andmi	lr, r0, sp, lsr #28

Disassembly of section .text.mvHwsSerdesPCIX4TopologyVerify:

40000e34 <mvHwsSerdesPCIX4TopologyVerify>:
mvHwsSerdesPCIX4TopologyVerify():
40000e34:	b508      	push	{r3, lr}
40000e36:	4b07      	ldr	r3, [pc, #28]	; (40000e54 <mvHwsSerdesPCIX4TopologyVerify+0x20>)
40000e38:	781a      	ldrb	r2, [r3, #0]
40000e3a:	b14a      	cbz	r2, 40000e50 <mvHwsSerdesPCIX4TopologyVerify+0x1c>
40000e3c:	4806      	ldr	r0, [pc, #24]	; (40000e58 <mvHwsSerdesPCIX4TopologyVerify+0x24>)
40000e3e:	4907      	ldr	r1, [pc, #28]	; (40000e5c <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40000e40:	f00d fb94 	bl	4000e56c <mvPrintf>
40000e44:	4806      	ldr	r0, [pc, #24]	; (40000e60 <mvHwsSerdesPCIX4TopologyVerify+0x2c>)
40000e46:	4905      	ldr	r1, [pc, #20]	; (40000e5c <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40000e48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
40000e4c:	f00d bb8e 	b.w	4000e56c <mvPrintf>
40000e50:	bd08      	pop	{r3, pc}
40000e52:	bf00      	nop
40000e54:	40012f80 	andmi	r2, r1, r0, lsl #31
40000e58:	4000ee55 	andmi	lr, r0, r5, asr lr
40000e5c:	40011e99 	mulmi	r1, r9, lr
40000e60:	4000ee8d 	andmi	lr, r0, sp, lsl #29

Disassembly of section .text.mvHwsSerdesSeqDbInit:

40000e64 <mvHwsSerdesSeqDbInit>:
mvHwsSerdesSeqDbInit():
40000e64:	b570      	push	{r4, r5, r6, lr}
40000e66:	f7ff ff2f 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
40000e6a:	28ff      	cmp	r0, #255	; 0xff
40000e6c:	d104      	bne.n	40000e78 <mvHwsSerdesSeqDbInit+0x14>
40000e6e:	48bb      	ldr	r0, [pc, #748]	; (4000115c <mvHwsSerdesSeqDbInit+0x2f8>)
40000e70:	f00d fb7c 	bl	4000e56c <mvPrintf>
40000e74:	2210      	movs	r2, #16
40000e76:	e16e      	b.n	40001156 <mvHwsSerdesSeqDbInit+0x2f2>
40000e78:	4bb9      	ldr	r3, [pc, #740]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000e7a:	2106      	movs	r1, #6
40000e7c:	4cb9      	ldr	r4, [pc, #740]	; (40001164 <mvHwsSerdesSeqDbInit+0x300>)
40000e7e:	4aba      	ldr	r2, [pc, #744]	; (40001168 <mvHwsSerdesSeqDbInit+0x304>)
40000e80:	7119      	strb	r1, [r3, #4]
40000e82:	609c      	str	r4, [r3, #8]
40000e84:	7319      	strb	r1, [r3, #12]
40000e86:	4cb9      	ldr	r4, [pc, #740]	; (4000116c <mvHwsSerdesSeqDbInit+0x308>)
40000e88:	49b9      	ldr	r1, [pc, #740]	; (40001170 <mvHwsSerdesSeqDbInit+0x30c>)
40000e8a:	601a      	str	r2, [r3, #0]
40000e8c:	2200      	movs	r2, #0
40000e8e:	619c      	str	r4, [r3, #24]
40000e90:	6119      	str	r1, [r3, #16]
40000e92:	2104      	movs	r1, #4
40000e94:	715a      	strb	r2, [r3, #5]
40000e96:	735a      	strb	r2, [r3, #13]
40000e98:	7519      	strb	r1, [r3, #20]
40000e9a:	755a      	strb	r2, [r3, #21]
40000e9c:	7719      	strb	r1, [r3, #28]
40000e9e:	775a      	strb	r2, [r3, #29]
40000ea0:	621c      	str	r4, [r3, #32]
40000ea2:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
40000ea6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
40000eaa:	629c      	str	r4, [r3, #40]	; 0x28
40000eac:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
40000eb0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
40000eb4:	b918      	cbnz	r0, 40000ebe <mvHwsSerdesSeqDbInit+0x5a>
40000eb6:	4aaf      	ldr	r2, [pc, #700]	; (40001174 <mvHwsSerdesSeqDbInit+0x310>)
40000eb8:	631a      	str	r2, [r3, #48]	; 0x30
40000eba:	220b      	movs	r2, #11
40000ebc:	e002      	b.n	40000ec4 <mvHwsSerdesSeqDbInit+0x60>
40000ebe:	4aae      	ldr	r2, [pc, #696]	; (40001178 <mvHwsSerdesSeqDbInit+0x314>)
40000ec0:	631a      	str	r2, [r3, #48]	; 0x30
40000ec2:	2211      	movs	r2, #17
40000ec4:	4dad      	ldr	r5, [pc, #692]	; (4000117c <mvHwsSerdesSeqDbInit+0x318>)
40000ec6:	2100      	movs	r1, #0
40000ec8:	4cad      	ldr	r4, [pc, #692]	; (40001180 <mvHwsSerdesSeqDbInit+0x31c>)
40000eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
40000ece:	641d      	str	r5, [r3, #64]	; 0x40
40000ed0:	4dac      	ldr	r5, [pc, #688]	; (40001184 <mvHwsSerdesSeqDbInit+0x320>)
40000ed2:	639c      	str	r4, [r3, #56]	; 0x38
40000ed4:	2404      	movs	r4, #4
40000ed6:	4aa2      	ldr	r2, [pc, #648]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000ed8:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
40000edc:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
40000ee0:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
40000ee4:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
40000ee8:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
40000eec:	649d      	str	r5, [r3, #72]	; 0x48
40000eee:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
40000ef2:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
40000ef6:	b918      	cbnz	r0, 40000f00 <mvHwsSerdesSeqDbInit+0x9c>
40000ef8:	4ba3      	ldr	r3, [pc, #652]	; (40001188 <mvHwsSerdesSeqDbInit+0x324>)
40000efa:	6513      	str	r3, [r2, #80]	; 0x50
40000efc:	2302      	movs	r3, #2
40000efe:	e002      	b.n	40000f06 <mvHwsSerdesSeqDbInit+0xa2>
40000f00:	4ba2      	ldr	r3, [pc, #648]	; (4000118c <mvHwsSerdesSeqDbInit+0x328>)
40000f02:	6513      	str	r3, [r2, #80]	; 0x50
40000f04:	2309      	movs	r3, #9
40000f06:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
40000f0a:	2200      	movs	r2, #0
40000f0c:	4b94      	ldr	r3, [pc, #592]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f0e:	2401      	movs	r4, #1
40000f10:	4996      	ldr	r1, [pc, #600]	; (4000116c <mvHwsSerdesSeqDbInit+0x308>)
40000f12:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
40000f16:	4a96      	ldr	r2, [pc, #600]	; (40001170 <mvHwsSerdesSeqDbInit+0x30c>)
40000f18:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
40000f1c:	6619      	str	r1, [r3, #96]	; 0x60
40000f1e:	659a      	str	r2, [r3, #88]	; 0x58
40000f20:	2204      	movs	r2, #4
40000f22:	f883 4065 	strb.w	r4, [r3, #101]	; 0x65
40000f26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
40000f2a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
40000f2e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
40000f32:	2202      	movs	r2, #2
40000f34:	6699      	str	r1, [r3, #104]	; 0x68
40000f36:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
40000f3a:	b918      	cbnz	r0, 40000f44 <mvHwsSerdesSeqDbInit+0xe0>
40000f3c:	4a94      	ldr	r2, [pc, #592]	; (40001190 <mvHwsSerdesSeqDbInit+0x32c>)
40000f3e:	671a      	str	r2, [r3, #112]	; 0x70
40000f40:	2203      	movs	r2, #3
40000f42:	e002      	b.n	40000f4a <mvHwsSerdesSeqDbInit+0xe6>
40000f44:	4a93      	ldr	r2, [pc, #588]	; (40001194 <mvHwsSerdesSeqDbInit+0x330>)
40000f46:	671a      	str	r2, [r3, #112]	; 0x70
40000f48:	2205      	movs	r2, #5
40000f4a:	4c8d      	ldr	r4, [pc, #564]	; (40001180 <mvHwsSerdesSeqDbInit+0x31c>)
40000f4c:	2101      	movs	r1, #1
40000f4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
40000f52:	f883 1075 	strb.w	r1, [r3, #117]	; 0x75
40000f56:	679c      	str	r4, [r3, #120]	; 0x78
40000f58:	2404      	movs	r4, #4
40000f5a:	4a81      	ldr	r2, [pc, #516]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f5c:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
40000f60:	f883 107d 	strb.w	r1, [r3, #125]	; 0x7d
40000f64:	b920      	cbnz	r0, 40000f70 <mvHwsSerdesSeqDbInit+0x10c>
40000f66:	4b88      	ldr	r3, [pc, #544]	; (40001188 <mvHwsSerdesSeqDbInit+0x324>)
40000f68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000f6c:	2302      	movs	r3, #2
40000f6e:	e003      	b.n	40000f78 <mvHwsSerdesSeqDbInit+0x114>
40000f70:	4b86      	ldr	r3, [pc, #536]	; (4000118c <mvHwsSerdesSeqDbInit+0x328>)
40000f72:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000f76:	2309      	movs	r3, #9
40000f78:	f882 3084 	strb.w	r3, [r2, #132]	; 0x84
40000f7c:	2201      	movs	r2, #1
40000f7e:	4b78      	ldr	r3, [pc, #480]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f80:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
40000f84:	b920      	cbnz	r0, 40000f90 <mvHwsSerdesSeqDbInit+0x12c>
40000f86:	4a84      	ldr	r2, [pc, #528]	; (40001198 <mvHwsSerdesSeqDbInit+0x334>)
40000f88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
40000f8c:	2206      	movs	r2, #6
40000f8e:	e003      	b.n	40000f98 <mvHwsSerdesSeqDbInit+0x134>
40000f90:	4a82      	ldr	r2, [pc, #520]	; (4000119c <mvHwsSerdesSeqDbInit+0x338>)
40000f92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
40000f96:	2207      	movs	r2, #7
40000f98:	4c81      	ldr	r4, [pc, #516]	; (400011a0 <mvHwsSerdesSeqDbInit+0x33c>)
40000f9a:	2101      	movs	r1, #1
40000f9c:	2500      	movs	r5, #0
40000f9e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
40000fa2:	f883 508d 	strb.w	r5, [r3, #141]	; 0x8d
40000fa6:	4a6e      	ldr	r2, [pc, #440]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000fa8:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
40000fac:	f883 1094 	strb.w	r1, [r3, #148]	; 0x94
40000fb0:	f883 5095 	strb.w	r5, [r3, #149]	; 0x95
40000fb4:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
40000fb8:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
40000fbc:	f883 109d 	strb.w	r1, [r3, #157]	; 0x9d
40000fc0:	b920      	cbnz	r0, 40000fcc <mvHwsSerdesSeqDbInit+0x168>
40000fc2:	4b78      	ldr	r3, [pc, #480]	; (400011a4 <mvHwsSerdesSeqDbInit+0x340>)
40000fc4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
40000fc8:	2307      	movs	r3, #7
40000fca:	e003      	b.n	40000fd4 <mvHwsSerdesSeqDbInit+0x170>
40000fcc:	4b76      	ldr	r3, [pc, #472]	; (400011a8 <mvHwsSerdesSeqDbInit+0x344>)
40000fce:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
40000fd2:	230b      	movs	r3, #11
40000fd4:	f882 30a4 	strb.w	r3, [r2, #164]	; 0xa4
40000fd8:	2200      	movs	r2, #0
40000fda:	4b61      	ldr	r3, [pc, #388]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
40000fdc:	4973      	ldr	r1, [pc, #460]	; (400011ac <mvHwsSerdesSeqDbInit+0x348>)
40000fde:	4c74      	ldr	r4, [pc, #464]	; (400011b0 <mvHwsSerdesSeqDbInit+0x34c>)
40000fe0:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
40000fe4:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
40000fe8:	2102      	movs	r1, #2
40000fea:	f883 10ac 	strb.w	r1, [r3, #172]	; 0xac
40000fee:	4971      	ldr	r1, [pc, #452]	; (400011b4 <mvHwsSerdesSeqDbInit+0x350>)
40000ff0:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
40000ff4:	4c70      	ldr	r4, [pc, #448]	; (400011b8 <mvHwsSerdesSeqDbInit+0x354>)
40000ff6:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
40000ffa:	2101      	movs	r1, #1
40000ffc:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
40001000:	496e      	ldr	r1, [pc, #440]	; (400011bc <mvHwsSerdesSeqDbInit+0x358>)
40001002:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
40001006:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
4000100a:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
4000100e:	2105      	movs	r1, #5
40001010:	f883 10bc 	strb.w	r1, [r3, #188]	; 0xbc
40001014:	496a      	ldr	r1, [pc, #424]	; (400011c0 <mvHwsSerdesSeqDbInit+0x35c>)
40001016:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
4000101a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
4000101e:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
40001022:	2104      	movs	r1, #4
40001024:	f883 10c4 	strb.w	r1, [r3, #196]	; 0xc4
40001028:	4966      	ldr	r1, [pc, #408]	; (400011c4 <mvHwsSerdesSeqDbInit+0x360>)
4000102a:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
4000102e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
40001032:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
40001036:	2103      	movs	r1, #3
40001038:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0
4000103c:	f883 10cc 	strb.w	r1, [r3, #204]	; 0xcc
40001040:	f883 10dc 	strb.w	r1, [r3, #220]	; 0xdc
40001044:	f883 10d4 	strb.w	r1, [r3, #212]	; 0xd4
40001048:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
4000104c:	b920      	cbnz	r0, 40001058 <mvHwsSerdesSeqDbInit+0x1f4>
4000104e:	4a52      	ldr	r2, [pc, #328]	; (40001198 <mvHwsSerdesSeqDbInit+0x334>)
40001050:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
40001054:	2206      	movs	r2, #6
40001056:	e003      	b.n	40001060 <mvHwsSerdesSeqDbInit+0x1fc>
40001058:	4a50      	ldr	r2, [pc, #320]	; (4000119c <mvHwsSerdesSeqDbInit+0x338>)
4000105a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
4000105e:	2207      	movs	r2, #7
40001060:	4c4f      	ldr	r4, [pc, #316]	; (400011a0 <mvHwsSerdesSeqDbInit+0x33c>)
40001062:	2101      	movs	r1, #1
40001064:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
40001068:	2502      	movs	r5, #2
4000106a:	f883 10e5 	strb.w	r1, [r3, #229]	; 0xe5
4000106e:	f883 10ec 	strb.w	r1, [r3, #236]	; 0xec
40001072:	f883 10f4 	strb.w	r1, [r3, #244]	; 0xf4
40001076:	2103      	movs	r1, #3
40001078:	4a39      	ldr	r2, [pc, #228]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
4000107a:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
4000107e:	f883 50ed 	strb.w	r5, [r3, #237]	; 0xed
40001082:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
40001086:	f883 10f5 	strb.w	r1, [r3, #245]	; 0xf5
4000108a:	b920      	cbnz	r0, 40001096 <mvHwsSerdesSeqDbInit+0x232>
4000108c:	4b4e      	ldr	r3, [pc, #312]	; (400011c8 <mvHwsSerdesSeqDbInit+0x364>)
4000108e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
40001092:	2308      	movs	r3, #8
40001094:	e003      	b.n	4000109e <mvHwsSerdesSeqDbInit+0x23a>
40001096:	4b4d      	ldr	r3, [pc, #308]	; (400011cc <mvHwsSerdesSeqDbInit+0x368>)
40001098:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
4000109c:	2310      	movs	r3, #16
4000109e:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
400010a2:	2502      	movs	r5, #2
400010a4:	4b2e      	ldr	r3, [pc, #184]	; (40001160 <mvHwsSerdesSeqDbInit+0x2fc>)
400010a6:	2200      	movs	r2, #0
400010a8:	4c42      	ldr	r4, [pc, #264]	; (400011b4 <mvHwsSerdesSeqDbInit+0x350>)
400010aa:	4940      	ldr	r1, [pc, #256]	; (400011ac <mvHwsSerdesSeqDbInit+0x348>)
400010ac:	4e48      	ldr	r6, [pc, #288]	; (400011d0 <mvHwsSerdesSeqDbInit+0x36c>)
400010ae:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
400010b2:	4c42      	ldr	r4, [pc, #264]	; (400011bc <mvHwsSerdesSeqDbInit+0x358>)
400010b4:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
400010b8:	2101      	movs	r1, #1
400010ba:	f8c3 6120 	str.w	r6, [r3, #288]	; 0x120
400010be:	261a      	movs	r6, #26
400010c0:	f883 1105 	strb.w	r1, [r3, #261]	; 0x105
400010c4:	f883 110c 	strb.w	r1, [r3, #268]	; 0x10c
400010c8:	f883 110d 	strb.w	r1, [r3, #269]	; 0x10d
400010cc:	f883 1115 	strb.w	r1, [r3, #277]	; 0x115
400010d0:	f883 6124 	strb.w	r6, [r3, #292]	; 0x124
400010d4:	f883 111c 	strb.w	r1, [r3, #284]	; 0x11c
400010d8:	4e3e      	ldr	r6, [pc, #248]	; (400011d4 <mvHwsSerdesSeqDbInit+0x370>)
400010da:	493f      	ldr	r1, [pc, #252]	; (400011d8 <mvHwsSerdesSeqDbInit+0x374>)
400010dc:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
400010e0:	2405      	movs	r4, #5
400010e2:	2801      	cmp	r0, #1
400010e4:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
400010e8:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
400010ec:	f883 4114 	strb.w	r4, [r3, #276]	; 0x114
400010f0:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
400010f4:	f8c3 6118 	str.w	r6, [r3, #280]	; 0x118
400010f8:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
400010fc:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
40001100:	f883 512c 	strb.w	r5, [r3, #300]	; 0x12c
40001104:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
40001108:	d125      	bne.n	40001156 <mvHwsSerdesSeqDbInit+0x2f2>
4000110a:	4934      	ldr	r1, [pc, #208]	; (400011dc <mvHwsSerdesSeqDbInit+0x378>)
4000110c:	f883 4154 	strb.w	r4, [r3, #340]	; 0x154
40001110:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
40001114:	f8c3 1150 	str.w	r1, [r3, #336]	; 0x150
40001118:	4931      	ldr	r1, [pc, #196]	; (400011e0 <mvHwsSerdesSeqDbInit+0x37c>)
4000111a:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
4000111e:	f883 0164 	strb.w	r0, [r3, #356]	; 0x164
40001122:	f8c3 1158 	str.w	r1, [r3, #344]	; 0x158
40001126:	2103      	movs	r1, #3
40001128:	f883 115c 	strb.w	r1, [r3, #348]	; 0x15c
4000112c:	492d      	ldr	r1, [pc, #180]	; (400011e4 <mvHwsSerdesSeqDbInit+0x380>)
4000112e:	f883 2165 	strb.w	r2, [r3, #357]	; 0x165
40001132:	f883 216d 	strb.w	r2, [r3, #365]	; 0x16d
40001136:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
4000113a:	492b      	ldr	r1, [pc, #172]	; (400011e8 <mvHwsSerdesSeqDbInit+0x384>)
4000113c:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
40001140:	f8c3 1168 	str.w	r1, [r3, #360]	; 0x168
40001144:	2106      	movs	r1, #6
40001146:	f883 116c 	strb.w	r1, [r3, #364]	; 0x16c
4000114a:	4928      	ldr	r1, [pc, #160]	; (400011ec <mvHwsSerdesSeqDbInit+0x388>)
4000114c:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
40001150:	2104      	movs	r1, #4
40001152:	f883 1174 	strb.w	r1, [r3, #372]	; 0x174
40001156:	4610      	mov	r0, r2
40001158:	bd70      	pop	{r4, r5, r6, pc}
4000115a:	bf00      	nop
4000115c:	4000eeb6 			; <UNDEFINED> instruction: 0x4000eeb6
40001160:	40020000 	andmi	r0, r2, r0
40001164:	4001253c 	andmi	r2, r1, ip, lsr r5
40001168:	40012680 	andmi	r2, r1, r0, lsl #13
4000116c:	40013cd8 	ldrdmi	r3, [r1], -r8
40001170:	40012ef0 	strdmi	r2, [r1], -r0
40001174:	40013ae0 	andmi	r3, r1, r0, ror #21
40001178:	4001387c 	andmi	r3, r1, ip, ror r8
4000117c:	400140b0 	strhmi	r4, [r1], -r0
40001180:	40012e60 	andmi	r2, r1, r0, ror #28
40001184:	400141ac 	andmi	r4, r1, ip, lsr #3
40001188:	400124d0 	ldrdmi	r2, [r1], -r0
4000118c:	40013e1c 	andmi	r3, r1, ip, lsl lr
40001190:	40014140 	andmi	r4, r1, r0, asr #2
40001194:	40013ffc 	strdmi	r3, [r1], -ip
40001198:	400131bc 			; <UNDEFINED> instruction: 0x400131bc
4000119c:	400133b4 			; <UNDEFINED> instruction: 0x400133b4
400011a0:	400134b0 			; <UNDEFINED> instruction: 0x400134b0
400011a4:	40012fa0 	andmi	r2, r1, r0, lsr #31
400011a8:	40012878 	andmi	r2, r1, r8, ror r8
400011ac:	40013294 	mulmi	r1, r4, r2
400011b0:	40012614 	andmi	r2, r1, r4, lsl r6
400011b4:	400132dc 	ldrdmi	r3, [r1], -ip
400011b8:	40012c8c 	andmi	r2, r1, ip, lsl #25
400011bc:	40013300 	andmi	r3, r1, r0, lsl #6
400011c0:	4001309c 	mulmi	r1, ip, r0
400011c4:	40013c6c 	andmi	r3, r1, ip, ror #24
400011c8:	40012758 	andmi	r2, r1, r8, asr r7
400011cc:	40012a04 	andmi	r2, r1, r4, lsl #20
400011d0:	400134d4 	ldrdmi	r3, [r1], -r4
400011d4:	40012518 	andmi	r2, r1, r8, lsl r5
400011d8:	40012c44 	andmi	r2, r1, r4, asr #24
400011dc:	40013d68 	andmi	r3, r1, r8, ror #26
400011e0:	4001312c 	andmi	r3, r1, ip, lsr #2
400011e4:	40013198 	mulmi	r1, r8, r1
400011e8:	40012d88 	andmi	r2, r1, r8, lsl #27
400011ec:	40012cf8 	strdmi	r2, [r1], -r8

Disassembly of section .text.serdesTypeAndSpeedToSpeedSeq:

400011f0 <serdesTypeAndSpeedToSpeedSeq>:
serdesTypeAndSpeedToSpeedSeq():
400011f0:	280e      	cmp	r0, #14
400011f2:	d809      	bhi.n	40001208 <serdesTypeAndSpeedToSpeedSeq+0x18>
400011f4:	e8df f000 	tbb	[pc, r0]
400011f8:	0a0a0a0a 	beq	40283a28 <startIf+0x263050>
400011fc:	1b1b1b1b 	blne	406c7e70 <startIf+0x6a7498>
40001200:	2a242424 	bcs	4090a298 <startIf+0x8e98c0>
40001204:	00161111 	andseq	r1, r6, r1, lsl r1
40001208:	2039      	movs	r0, #57	; 0x39
4000120a:	4770      	bx	lr
4000120c:	2902      	cmp	r1, #2
4000120e:	d01f      	beq.n	40001250 <serdesTypeAndSpeedToSpeedSeq+0x60>
40001210:	2905      	cmp	r1, #5
40001212:	bf0c      	ite	eq
40001214:	2013      	moveq	r0, #19
40001216:	2039      	movne	r0, #57	; 0x39
40001218:	4770      	bx	lr
4000121a:	2905      	cmp	r1, #5
4000121c:	bf0c      	ite	eq
4000121e:	201d      	moveq	r0, #29
40001220:	2039      	movne	r0, #57	; 0x39
40001222:	4770      	bx	lr
40001224:	2905      	cmp	r1, #5
40001226:	bf0c      	ite	eq
40001228:	201e      	moveq	r0, #30
4000122a:	2039      	movne	r0, #57	; 0x39
4000122c:	4770      	bx	lr
4000122e:	2901      	cmp	r1, #1
40001230:	d010      	beq.n	40001254 <serdesTypeAndSpeedToSpeedSeq+0x64>
40001232:	2903      	cmp	r1, #3
40001234:	d010      	beq.n	40001258 <serdesTypeAndSpeedToSpeedSeq+0x68>
40001236:	2906      	cmp	r1, #6
40001238:	bf0c      	ite	eq
4000123a:	2005      	moveq	r0, #5
4000123c:	2039      	movne	r0, #57	; 0x39
4000123e:	4770      	bx	lr
40001240:	b161      	cbz	r1, 4000125c <serdesTypeAndSpeedToSpeedSeq+0x6c>
40001242:	2904      	cmp	r1, #4
40001244:	bf0c      	ite	eq
40001246:	200d      	moveq	r0, #13
40001248:	2039      	movne	r0, #57	; 0x39
4000124a:	4770      	bx	lr
4000124c:	202b      	movs	r0, #43	; 0x2b
4000124e:	4770      	bx	lr
40001250:	2012      	movs	r0, #18
40001252:	4770      	bx	lr
40001254:	2003      	movs	r0, #3
40001256:	4770      	bx	lr
40001258:	2004      	movs	r0, #4
4000125a:	4770      	bx	lr
4000125c:	200c      	movs	r0, #12
4000125e:	4770      	bx	lr

Disassembly of section .text.mvHwsBoardTopologyLoad:

40001260 <mvHwsBoardTopologyLoad>:
mvHwsBoardTopologyLoad():
40001260:	b510      	push	{r4, lr}
40001262:	4604      	mov	r4, r0
40001264:	f00d fa6a 	bl	4000e73c <mvBoardIdGet>
40001268:	f00d fab1 	bl	4000e7ce <mvBoardIdIndexGet>
4000126c:	4b02      	ldr	r3, [pc, #8]	; (40001278 <mvHwsBoardTopologyLoad+0x18>)
4000126e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40001272:	4620      	mov	r0, r4
40001274:	4798      	blx	r3
40001276:	bd10      	pop	{r4, pc}
40001278:	400143d4 	ldrdmi	r4, [r1], -r4	; <UNPREDICTABLE>

Disassembly of section .text.printTopologyDetails:

4000127c <printTopologyDetails>:
printTopologyDetails():
4000127c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40001280:	4604      	mov	r4, r0
40001282:	481c      	ldr	r0, [pc, #112]	; (400012f4 <printTopologyDetails+0x78>)
40001284:	2600      	movs	r6, #0
40001286:	f00d f971 	bl	4000e56c <mvPrintf>
4000128a:	481b      	ldr	r0, [pc, #108]	; (400012f8 <printTopologyDetails+0x7c>)
4000128c:	f00d f96e 	bl	4000e56c <mvPrintf>
40001290:	481a      	ldr	r0, [pc, #104]	; (400012fc <printTopologyDetails+0x80>)
40001292:	f00d f96b 	bl	4000e56c <mvPrintf>
40001296:	4635      	mov	r5, r6
40001298:	4f19      	ldr	r7, [pc, #100]	; (40001300 <printTopologyDetails+0x84>)
4000129a:	e022      	b.n	400012e2 <printTopologyDetails+0x66>
4000129c:	7823      	ldrb	r3, [r4, #0]
4000129e:	2b15      	cmp	r3, #21
400012a0:	d01d      	beq.n	400012de <printTopologyDetails+0x62>
400012a2:	4628      	mov	r0, r5
400012a4:	f001 f81c 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
400012a8:	7862      	ldrb	r2, [r4, #1]
400012aa:	4601      	mov	r1, r0
400012ac:	4815      	ldr	r0, [pc, #84]	; (40001304 <printTopologyDetails+0x88>)
400012ae:	f00d f95d 	bl	4000e56c <mvPrintf>
400012b2:	78a3      	ldrb	r3, [r4, #2]
400012b4:	2b03      	cmp	r3, #3
400012b6:	d001      	beq.n	400012bc <printTopologyDetails+0x40>
400012b8:	2b01      	cmp	r3, #1
400012ba:	d107      	bne.n	400012cc <printTopologyDetails+0x50>
400012bc:	f106 0801 	add.w	r8, r6, #1
400012c0:	4631      	mov	r1, r6
400012c2:	4811      	ldr	r0, [pc, #68]	; (40001308 <printTopologyDetails+0x8c>)
400012c4:	f00d f952 	bl	4000e56c <mvPrintf>
400012c8:	4646      	mov	r6, r8
400012ca:	e005      	b.n	400012d8 <printTopologyDetails+0x5c>
400012cc:	7823      	ldrb	r3, [r4, #0]
400012ce:	480f      	ldr	r0, [pc, #60]	; (4000130c <printTopologyDetails+0x90>)
400012d0:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
400012d4:	f00d f94a 	bl	4000e56c <mvPrintf>
400012d8:	480d      	ldr	r0, [pc, #52]	; (40001310 <printTopologyDetails+0x94>)
400012da:	f00d f947 	bl	4000e56c <mvPrintf>
400012de:	3501      	adds	r5, #1
400012e0:	340c      	adds	r4, #12
400012e2:	f000 ff9d 	bl	40002220 <mvHwsSerdesGetMaxLane>
400012e6:	4285      	cmp	r5, r0
400012e8:	d3d8      	bcc.n	4000129c <printTopologyDetails+0x20>
400012ea:	480a      	ldr	r0, [pc, #40]	; (40001314 <printTopologyDetails+0x98>)
400012ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
400012f0:	f00d b93c 	b.w	4000e56c <mvPrintf>
400012f4:	4000eef5 	strdmi	lr, [r0], -r5
400012f8:	4000ef1b 	andmi	lr, r0, fp, lsl pc
400012fc:	4000ef3d 	andmi	lr, r0, sp, lsr pc
40001300:	40011f48 	andmi	r1, r1, r8, asr #30
40001304:	4000ef5f 	andmi	lr, r0, pc, asr pc
40001308:	4000ef76 	andmi	lr, r0, r6, ror pc
4000130c:	4000ef85 	andmi	lr, r0, r5, lsl #31
40001310:	4000ef3a 	andmi	lr, r0, sl, lsr pc
40001314:	4000ef88 	andmi	lr, r0, r8, lsl #31

Disassembly of section .text.mvHwsPreSerdesInitConfig:

40001318 <mvHwsPreSerdesInitConfig>:
mvHwsPreSerdesInitConfig():
40001318:	4b06      	ldr	r3, [pc, #24]	; (40001334 <mvHwsPreSerdesInitConfig+0x1c>)
4000131a:	681b      	ldr	r3, [r3, #0]
4000131c:	07db      	lsls	r3, r3, #31
4000131e:	d402      	bmi.n	40001326 <mvHwsPreSerdesInitConfig+0xe>
40001320:	4a05      	ldr	r2, [pc, #20]	; (40001338 <mvHwsPreSerdesInitConfig+0x20>)
40001322:	4b06      	ldr	r3, [pc, #24]	; (4000133c <mvHwsPreSerdesInitConfig+0x24>)
40001324:	601a      	str	r2, [r3, #0]
40001326:	4b06      	ldr	r3, [pc, #24]	; (40001340 <mvHwsPreSerdesInitConfig+0x28>)
40001328:	2000      	movs	r0, #0
4000132a:	681a      	ldr	r2, [r3, #0]
4000132c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
40001330:	601a      	str	r2, [r3, #0]
40001332:	4770      	bx	lr
40001334:	d0018604 	andle	r8, r1, r4, lsl #12
40001338:	42e9f003 	rscmi	pc, r9, #3
4000133c:	d00e42e0 	andle	r4, lr, r0, ror #5
40001340:	d00e42e4 	andle	r4, lr, r4, ror #5

Disassembly of section .text.mvSerdesPolarityConfig:

40001344 <mvSerdesPolarityConfig>:
mvSerdesPolarityConfig():
40001344:	02c3      	lsls	r3, r0, #11
40001346:	2900      	cmp	r1, #0
40001348:	bf14      	ite	ne
4000134a:	f44f 6100 	movne.w	r1, #2048	; 0x800
4000134e:	f44f 6180 	moveq.w	r1, #1024	; 0x400
40001352:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
40001356:	2000      	movs	r0, #0
40001358:	3390      	adds	r3, #144	; 0x90
4000135a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000135e:	681a      	ldr	r2, [r3, #0]
40001360:	430a      	orrs	r2, r1
40001362:	601a      	str	r2, [r3, #0]
40001364:	4770      	bx	lr

Disassembly of section .text.mvHwsUpdateSerdesPhySelectorsOptions:

40001368 <mvHwsUpdateSerdesPhySelectorsOptions>:
mvHwsUpdateSerdesPhySelectorsOptions():
40001368:	b508      	push	{r3, lr}
4000136a:	f00d fbb1 	bl	4000ead0 <mvSysEnvDeviceRevGet>
4000136e:	2802      	cmp	r0, #2
40001370:	d103      	bne.n	4000137a <mvHwsUpdateSerdesPhySelectorsOptions+0x12>
40001372:	4b38      	ldr	r3, [pc, #224]	; (40001454 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40001374:	22ff      	movs	r2, #255	; 0xff
40001376:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
4000137a:	f00d fb81 	bl	4000ea80 <mvSysEnvDeviceIdGet>
4000137e:	2807      	cmp	r0, #7
40001380:	d867      	bhi.n	40001452 <mvHwsUpdateSerdesPhySelectorsOptions+0xea>
40001382:	e8df f000 	tbb	[pc, r0]
40001386:	66043c17 			; <UNDEFINED> instruction: 0x66043c17
4000138a:	5c664766 	stclpl	7, cr4, [r6], #-408	; 0xfffffe68
4000138e:	4a31      	ldr	r2, [pc, #196]	; (40001454 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40001390:	23ff      	movs	r3, #255	; 0xff
40001392:	2100      	movs	r1, #0
40001394:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
40001398:	f882 304e 	strb.w	r3, [r2, #78]	; 0x4e
4000139c:	f882 304f 	strb.w	r3, [r2, #79]	; 0x4f
400013a0:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
400013a4:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
400013a8:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
400013ac:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
400013b0:	3231      	adds	r2, #49	; 0x31
400013b2:	e012      	b.n	400013da <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
400013b4:	4b27      	ldr	r3, [pc, #156]	; (40001454 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400013b6:	22ff      	movs	r2, #255	; 0xff
400013b8:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400013bc:	711a      	strb	r2, [r3, #4]
400013be:	3307      	adds	r3, #7
400013c0:	428b      	cmp	r3, r1
400013c2:	d1fb      	bne.n	400013bc <mvHwsUpdateSerdesPhySelectorsOptions+0x54>
400013c4:	4a24      	ldr	r2, [pc, #144]	; (40001458 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
400013c6:	2300      	movs	r3, #0
400013c8:	21ff      	movs	r1, #255	; 0xff
400013ca:	3301      	adds	r3, #1
400013cc:	f802 1b01 	strb.w	r1, [r2], #1
400013d0:	2b07      	cmp	r3, #7
400013d2:	f802 1c08 	strb.w	r1, [r2, #-8]
400013d6:	d1f8      	bne.n	400013ca <mvHwsUpdateSerdesPhySelectorsOptions+0x62>
400013d8:	bd08      	pop	{r3, pc}
400013da:	3101      	adds	r1, #1
400013dc:	f802 3b01 	strb.w	r3, [r2], #1
400013e0:	2907      	cmp	r1, #7
400013e2:	f802 3c08 	strb.w	r3, [r2, #-8]
400013e6:	7513      	strb	r3, [r2, #20]
400013e8:	d1f7      	bne.n	400013da <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
400013ea:	4b1a      	ldr	r3, [pc, #104]	; (40001454 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400013ec:	22ff      	movs	r2, #255	; 0xff
400013ee:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400013f2:	711a      	strb	r2, [r3, #4]
400013f4:	715a      	strb	r2, [r3, #5]
400013f6:	3307      	adds	r3, #7
400013f8:	428b      	cmp	r3, r1
400013fa:	d1fa      	bne.n	400013f2 <mvHwsUpdateSerdesPhySelectorsOptions+0x8a>
400013fc:	bd08      	pop	{r3, pc}
400013fe:	4a16      	ldr	r2, [pc, #88]	; (40001458 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
40001400:	2300      	movs	r3, #0
40001402:	21ff      	movs	r1, #255	; 0xff
40001404:	3301      	adds	r3, #1
40001406:	f802 1b01 	strb.w	r1, [r2], #1
4000140a:	2b07      	cmp	r3, #7
4000140c:	f802 1c08 	strb.w	r1, [r2, #-8]
40001410:	d1f8      	bne.n	40001404 <mvHwsUpdateSerdesPhySelectorsOptions+0x9c>
40001412:	bd08      	pop	{r3, pc}
40001414:	4b0f      	ldr	r3, [pc, #60]	; (40001454 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40001416:	2100      	movs	r1, #0
40001418:	22ff      	movs	r2, #255	; 0xff
4000141a:	3101      	adds	r1, #1
4000141c:	771a      	strb	r2, [r3, #28]
4000141e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
40001422:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
40001426:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
4000142a:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
4000142e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
40001432:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
40001436:	3301      	adds	r3, #1
40001438:	2907      	cmp	r1, #7
4000143a:	d1ee      	bne.n	4000141a <mvHwsUpdateSerdesPhySelectorsOptions+0xb2>
4000143c:	bd08      	pop	{r3, pc}
4000143e:	4a06      	ldr	r2, [pc, #24]	; (40001458 <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
40001440:	2300      	movs	r3, #0
40001442:	21ff      	movs	r1, #255	; 0xff
40001444:	3301      	adds	r3, #1
40001446:	f802 1b01 	strb.w	r1, [r2], #1
4000144a:	2b07      	cmp	r3, #7
4000144c:	f802 1c08 	strb.w	r1, [r2, #-8]
40001450:	d1f8      	bne.n	40001444 <mvHwsUpdateSerdesPhySelectorsOptions+0xdc>
40001452:	bd08      	pop	{r3, pc}
40001454:	40013f60 	andmi	r3, r1, r0, ror #30
40001458:	40013f91 	mulmi	r1, r1, pc	; <UNPREDICTABLE>

Disassembly of section .text.updateUsb3DeviceConfig:

4000145c <updateUsb3DeviceConfig>:
updateUsb3DeviceConfig():
4000145c:	b570      	push	{r4, r5, r6, lr}
4000145e:	2400      	movs	r4, #0
40001460:	4606      	mov	r6, r0
40001462:	4625      	mov	r5, r4
40001464:	e010      	b.n	40001488 <updateUsb3DeviceConfig+0x2c>
40001466:	340c      	adds	r4, #12
40001468:	1933      	adds	r3, r6, r4
4000146a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
4000146e:	2b0e      	cmp	r3, #14
40001470:	d109      	bne.n	40001486 <updateUsb3DeviceConfig+0x2a>
40001472:	4b08      	ldr	r3, [pc, #32]	; (40001494 <updateUsb3DeviceConfig+0x38>)
40001474:	681a      	ldr	r2, [r3, #0]
40001476:	f022 0202 	bic.w	r2, r2, #2
4000147a:	601a      	str	r2, [r3, #0]
4000147c:	681a      	ldr	r2, [r3, #0]
4000147e:	f042 0201 	orr.w	r2, r2, #1
40001482:	601a      	str	r2, [r3, #0]
40001484:	bd70      	pop	{r4, r5, r6, pc}
40001486:	3501      	adds	r5, #1
40001488:	f000 feca 	bl	40002220 <mvHwsSerdesGetMaxLane>
4000148c:	4285      	cmp	r5, r0
4000148e:	d3ea      	bcc.n	40001466 <updateUsb3DeviceConfig+0xa>
40001490:	bd70      	pop	{r4, r5, r6, pc}
40001492:	bf00      	nop
40001494:	d0018420 	andle	r8, r1, r0, lsr #8

Disassembly of section .text.mvHwsSerdesPexRefClockSatRGet:

40001498 <mvHwsSerdesPexRefClockSatRGet>:
mvHwsSerdesPexRefClockSatRGet():
40001498:	b508      	push	{r3, lr}
4000149a:	4602      	mov	r2, r0
4000149c:	4b0d      	ldr	r3, [pc, #52]	; (400014d4 <mvHwsSerdesPexRefClockSatRGet+0x3c>)
4000149e:	681b      	ldr	r3, [r3, #0]
400014a0:	2a03      	cmp	r2, #3
400014a2:	d80e      	bhi.n	400014c2 <mvHwsSerdesPexRefClockSatRGet+0x2a>
400014a4:	e8df f002 	tbb	[pc, r2]
400014a8:	0b080502 	bleq	402028b8 <startIf+0x1e1ee0>
400014ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
400014b0:	e00d      	b.n	400014ce <mvHwsSerdesPexRefClockSatRGet+0x36>
400014b2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
400014b6:	e00a      	b.n	400014ce <mvHwsSerdesPexRefClockSatRGet+0x36>
400014b8:	f3c3 7380 	ubfx	r3, r3, #30, #1
400014bc:	e007      	b.n	400014ce <mvHwsSerdesPexRefClockSatRGet+0x36>
400014be:	0fdb      	lsrs	r3, r3, #31
400014c0:	e005      	b.n	400014ce <mvHwsSerdesPexRefClockSatRGet+0x36>
400014c2:	4805      	ldr	r0, [pc, #20]	; (400014d8 <mvHwsSerdesPexRefClockSatRGet+0x40>)
400014c4:	4905      	ldr	r1, [pc, #20]	; (400014dc <mvHwsSerdesPexRefClockSatRGet+0x44>)
400014c6:	f00d f851 	bl	4000e56c <mvPrintf>
400014ca:	2004      	movs	r0, #4
400014cc:	bd08      	pop	{r3, pc}
400014ce:	600b      	str	r3, [r1, #0]
400014d0:	2000      	movs	r0, #0
400014d2:	bd08      	pop	{r3, pc}
400014d4:	d0018600 	andle	r8, r1, r0, lsl #12
400014d8:	4000efaa 	andmi	lr, r0, sl, lsr #31
400014dc:	40011e7b 	andmi	r1, r1, fp, ror lr

Disassembly of section .text.mvHwsSerdesGetRefClockVal:

400014e0 <mvHwsSerdesGetRefClockVal>:
mvHwsSerdesGetRefClockVal():
400014e0:	2815      	cmp	r0, #21
400014e2:	b537      	push	{r0, r1, r2, r4, r5, lr}
400014e4:	4604      	mov	r4, r0
400014e6:	d815      	bhi.n	40001514 <mvHwsSerdesGetRefClockVal+0x34>
400014e8:	f000 fe98 	bl	4000221c <mvHwsSerdesSiliconRefClockGet>
400014ec:	2c03      	cmp	r4, #3
400014ee:	b2c5      	uxtb	r5, r0
400014f0:	d813      	bhi.n	4000151a <mvHwsSerdesGetRefClockVal+0x3a>
400014f2:	4620      	mov	r0, r4
400014f4:	a901      	add	r1, sp, #4
400014f6:	f7ff ffcf 	bl	40001498 <mvHwsSerdesPexRefClockSatRGet>
400014fa:	2800      	cmp	r0, #0
400014fc:	d001      	beq.n	40001502 <mvHwsSerdesGetRefClockVal+0x22>
400014fe:	4605      	mov	r5, r0
40001500:	e00b      	b.n	4000151a <mvHwsSerdesGetRefClockVal+0x3a>
40001502:	9b01      	ldr	r3, [sp, #4]
40001504:	b143      	cbz	r3, 40001518 <mvHwsSerdesGetRefClockVal+0x38>
40001506:	2b01      	cmp	r3, #1
40001508:	d007      	beq.n	4000151a <mvHwsSerdesGetRefClockVal+0x3a>
4000150a:	4805      	ldr	r0, [pc, #20]	; (40001520 <mvHwsSerdesGetRefClockVal+0x40>)
4000150c:	4622      	mov	r2, r4
4000150e:	4905      	ldr	r1, [pc, #20]	; (40001524 <mvHwsSerdesGetRefClockVal+0x44>)
40001510:	f00d f82c 	bl	4000e56c <mvPrintf>
40001514:	2503      	movs	r5, #3
40001516:	e000      	b.n	4000151a <mvHwsSerdesGetRefClockVal+0x3a>
40001518:	2501      	movs	r5, #1
4000151a:	4628      	mov	r0, r5
4000151c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000151e:	bf00      	nop
40001520:	4000efd6 	ldrdmi	lr, [r0], -r6
40001524:	40011ee2 	andmi	r1, r1, r2, ror #29

Disassembly of section .text.mvHwsUpdateSerdesPhySelectors:

40001528 <mvHwsUpdateSerdesPhySelectors>:
mvHwsUpdateSerdesPhySelectors():
40001528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000152c:	b085      	sub	sp, #20
4000152e:	9002      	str	r0, [sp, #8]
40001530:	f7ff fbca 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
40001534:	2800      	cmp	r0, #0
40001536:	bf14      	ite	ne
40001538:	2004      	movne	r0, #4
4000153a:	2003      	moveq	r0, #3
4000153c:	9003      	str	r0, [sp, #12]
4000153e:	f00d fa9f 	bl	4000ea80 <mvSysEnvDeviceIdGet>
40001542:	9001      	str	r0, [sp, #4]
40001544:	f00d fac4 	bl	4000ead0 <mvSysEnvDeviceRevGet>
40001548:	2802      	cmp	r0, #2
4000154a:	d103      	bne.n	40001554 <mvHwsUpdateSerdesPhySelectors+0x2c>
4000154c:	4b41      	ldr	r3, [pc, #260]	; (40001654 <mvHwsUpdateSerdesPhySelectors+0x12c>)
4000154e:	22ff      	movs	r2, #255	; 0xff
40001550:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
40001554:	2600      	movs	r6, #0
40001556:	9c02      	ldr	r4, [sp, #8]
40001558:	9600      	str	r6, [sp, #0]
4000155a:	46b2      	mov	sl, r6
4000155c:	4637      	mov	r7, r6
4000155e:	46b1      	mov	r9, r6
40001560:	e053      	b.n	4000160a <mvHwsUpdateSerdesPhySelectors+0xe2>
40001562:	4638      	mov	r0, r7
40001564:	f894 8000 	ldrb.w	r8, [r4]
40001568:	78a6      	ldrb	r6, [r4, #2]
4000156a:	f000 feb9 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
4000156e:	9b01      	ldr	r3, [sp, #4]
40001570:	4605      	mov	r5, r0
40001572:	b10b      	cbz	r3, 40001578 <mvHwsUpdateSerdesPhySelectors+0x50>
40001574:	2b02      	cmp	r3, #2
40001576:	d109      	bne.n	4000158c <mvHwsUpdateSerdesPhySelectors+0x64>
40001578:	2e03      	cmp	r6, #3
4000157a:	d001      	beq.n	40001580 <mvHwsUpdateSerdesPhySelectors+0x58>
4000157c:	2e01      	cmp	r6, #1
4000157e:	d105      	bne.n	4000158c <mvHwsUpdateSerdesPhySelectors+0x64>
40001580:	4835      	ldr	r0, [pc, #212]	; (40001658 <mvHwsUpdateSerdesPhySelectors+0x130>)
40001582:	4936      	ldr	r1, [pc, #216]	; (4000165c <mvHwsUpdateSerdesPhySelectors+0x134>)
40001584:	f00c fff2 	bl	4000e56c <mvPrintf>
40001588:	2315      	movs	r3, #21
4000158a:	7023      	strb	r3, [r4, #0]
4000158c:	f1b8 0f15 	cmp.w	r8, #21
40001590:	d039      	beq.n	40001606 <mvHwsUpdateSerdesPhySelectors+0xde>
40001592:	4641      	mov	r1, r8
40001594:	4628      	mov	r0, r5
40001596:	f000 fe8d 	bl	400022b4 <mvHwsSerdesGetPhySelectorVal>
4000159a:	4639      	mov	r1, r7
4000159c:	4632      	mov	r2, r6
4000159e:	4683      	mov	fp, r0
400015a0:	4640      	mov	r0, r8
400015a2:	f7ff fb99 	bl	40000cd8 <mvHwsSerdesTopologyVerify>
400015a6:	b148      	cbz	r0, 400015bc <mvHwsUpdateSerdesPhySelectors+0x94>
400015a8:	2315      	movs	r3, #21
400015aa:	482d      	ldr	r0, [pc, #180]	; (40001660 <mvHwsUpdateSerdesPhySelectors+0x138>)
400015ac:	7023      	strb	r3, [r4, #0]
400015ae:	462a      	mov	r2, r5
400015b0:	492a      	ldr	r1, [pc, #168]	; (4000165c <mvHwsUpdateSerdesPhySelectors+0x134>)
400015b2:	f04f 0901 	mov.w	r9, #1
400015b6:	f00c ffd9 	bl	4000e56c <mvPrintf>
400015ba:	e024      	b.n	40001606 <mvHwsUpdateSerdesPhySelectors+0xde>
400015bc:	2e03      	cmp	r6, #3
400015be:	d001      	beq.n	400015c4 <mvHwsUpdateSerdesPhySelectors+0x9c>
400015c0:	2e01      	cmp	r6, #1
400015c2:	d107      	bne.n	400015d4 <mvHwsUpdateSerdesPhySelectors+0xac>
400015c4:	4b27      	ldr	r3, [pc, #156]	; (40001664 <mvHwsUpdateSerdesPhySelectors+0x13c>)
400015c6:	f1b8 0f00 	cmp.w	r8, #0
400015ca:	bf08      	it	eq
400015cc:	f04f 0a01 	moveq.w	sl, #1
400015d0:	f813 b005 	ldrb.w	fp, [r3, r5]
400015d4:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
400015d8:	d10d      	bne.n	400015f6 <mvHwsUpdateSerdesPhySelectors+0xce>
400015da:	462a      	mov	r2, r5
400015dc:	4633      	mov	r3, r6
400015de:	4822      	ldr	r0, [pc, #136]	; (40001668 <mvHwsUpdateSerdesPhySelectors+0x140>)
400015e0:	491e      	ldr	r1, [pc, #120]	; (4000165c <mvHwsUpdateSerdesPhySelectors+0x134>)
400015e2:	f00c ffc3 	bl	4000e56c <mvPrintf>
400015e6:	2315      	movs	r3, #21
400015e8:	481d      	ldr	r0, [pc, #116]	; (40001660 <mvHwsUpdateSerdesPhySelectors+0x138>)
400015ea:	462a      	mov	r2, r5
400015ec:	7023      	strb	r3, [r4, #0]
400015ee:	491b      	ldr	r1, [pc, #108]	; (4000165c <mvHwsUpdateSerdesPhySelectors+0x134>)
400015f0:	f00c ffbc 	bl	4000e56c <mvPrintf>
400015f4:	e007      	b.n	40001606 <mvHwsUpdateSerdesPhySelectors+0xde>
400015f6:	9b03      	ldr	r3, [sp, #12]
400015f8:	435d      	muls	r5, r3
400015fa:	9b00      	ldr	r3, [sp, #0]
400015fc:	fa0b fb05 	lsl.w	fp, fp, r5
40001600:	ea43 030b 	orr.w	r3, r3, fp
40001604:	9300      	str	r3, [sp, #0]
40001606:	3701      	adds	r7, #1
40001608:	340c      	adds	r4, #12
4000160a:	f000 fe09 	bl	40002220 <mvHwsSerdesGetMaxLane>
4000160e:	4287      	cmp	r7, r0
40001610:	d3a7      	bcc.n	40001562 <mvHwsUpdateSerdesPhySelectors+0x3a>
40001612:	464e      	mov	r6, r9
40001614:	f1ba 0f00 	cmp.w	sl, #0
40001618:	d001      	beq.n	4000161e <mvHwsUpdateSerdesPhySelectors+0xf6>
4000161a:	f7ff fc0b 	bl	40000e34 <mvHwsSerdesPCIX4TopologyVerify>
4000161e:	f7ff fbdf 	bl	40000de0 <mvHwsSerdesXAUITopologyVerify>
40001622:	b116      	cbz	r6, 4000162a <mvHwsUpdateSerdesPhySelectors+0x102>
40001624:	9802      	ldr	r0, [sp, #8]
40001626:	f7ff fe29 	bl	4000127c <printTopologyDetails>
4000162a:	f1ba 0f01 	cmp.w	sl, #1
4000162e:	d108      	bne.n	40001642 <mvHwsUpdateSerdesPhySelectors+0x11a>
40001630:	f7ff fb4a 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
40001634:	2800      	cmp	r0, #0
40001636:	bf14      	ite	ne
40001638:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
4000163c:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
40001640:	e000      	b.n	40001644 <mvHwsUpdateSerdesPhySelectors+0x11c>
40001642:	2000      	movs	r0, #0
40001644:	9b00      	ldr	r3, [sp, #0]
40001646:	4318      	orrs	r0, r3
40001648:	4b08      	ldr	r3, [pc, #32]	; (4000166c <mvHwsUpdateSerdesPhySelectors+0x144>)
4000164a:	6018      	str	r0, [r3, #0]
4000164c:	2000      	movs	r0, #0
4000164e:	b005      	add	sp, #20
40001650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001654:	40013f60 	andmi	r3, r1, r0, ror #30
40001658:	4000f013 	andmi	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
4000165c:	40011efc 	strdmi	r1, [r1], -ip
40001660:	4000f04e 	andmi	pc, r0, lr, asr #32
40001664:	400124cc 	andmi	r2, r1, ip, asr #9
40001668:	4000f070 	andmi	pc, r0, r0, ror r0	; <UNPREDICTABLE>
4000166c:	d00183fc 	strdle	r8, [r1], -ip

Disassembly of section .text.mvHwsRefClockSet:

40001670 <mvHwsRefClockSet>:
mvHwsRefClockSet():
40001670:	b573      	push	{r0, r1, r4, r5, r6, lr}
40001672:	4604      	mov	r4, r0
40001674:	b2c0      	uxtb	r0, r0
40001676:	460e      	mov	r6, r1
40001678:	4615      	mov	r5, r2
4000167a:	f000 fdf1 	bl	40002260 <mvHwsIsSerdesActive>
4000167e:	2801      	cmp	r0, #1
40001680:	d005      	beq.n	4000168e <mvHwsRefClockSet+0x1e>
40001682:	4836      	ldr	r0, [pc, #216]	; (4000175c <mvHwsRefClockSet+0xec>)
40001684:	4622      	mov	r2, r4
40001686:	4936      	ldr	r1, [pc, #216]	; (40001760 <mvHwsRefClockSet+0xf0>)
40001688:	f00c ff70 	bl	4000e56c <mvPrintf>
4000168c:	e031      	b.n	400016f2 <mvHwsRefClockSet+0x82>
4000168e:	2e0e      	cmp	r6, #14
40001690:	d82c      	bhi.n	400016ec <mvHwsRefClockSet+0x7c>
40001692:	b273      	sxtb	r3, r6
40001694:	fa00 f303 	lsl.w	r3, r0, r3
40001698:	f413 42e0 	ands.w	r2, r3, #28672	; 0x7000
4000169c:	d11a      	bne.n	400016d4 <mvHwsRefClockSet+0x64>
4000169e:	f413 6f7f 	tst.w	r3, #4080	; 0xff0
400016a2:	d11b      	bne.n	400016dc <mvHwsRefClockSet+0x6c>
400016a4:	071a      	lsls	r2, r3, #28
400016a6:	d021      	beq.n	400016ec <mvHwsRefClockSet+0x7c>
400016a8:	b115      	cbz	r5, 400016b0 <mvHwsRefClockSet+0x40>
400016aa:	2d01      	cmp	r5, #1
400016ac:	d10a      	bne.n	400016c4 <mvHwsRefClockSet+0x54>
400016ae:	e002      	b.n	400016b6 <mvHwsRefClockSet+0x46>
400016b0:	4620      	mov	r0, r4
400016b2:	2119      	movs	r1, #25
400016b4:	e001      	b.n	400016ba <mvHwsRefClockSet+0x4a>
400016b6:	211a      	movs	r1, #26
400016b8:	4620      	mov	r0, r4
400016ba:	b002      	add	sp, #8
400016bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
400016c0:	f00c bfd8 	b.w	4000e674 <mvSeqExec>
400016c4:	4827      	ldr	r0, [pc, #156]	; (40001764 <mvHwsRefClockSet+0xf4>)
400016c6:	462a      	mov	r2, r5
400016c8:	4925      	ldr	r1, [pc, #148]	; (40001760 <mvHwsRefClockSet+0xf0>)
400016ca:	4623      	mov	r3, r4
400016cc:	9600      	str	r6, [sp, #0]
400016ce:	f00c ff4d 	bl	4000e56c <mvPrintf>
400016d2:	e00e      	b.n	400016f2 <mvHwsRefClockSet+0x82>
400016d4:	b17d      	cbz	r5, 400016f6 <mvHwsRefClockSet+0x86>
400016d6:	2d02      	cmp	r5, #2
400016d8:	d103      	bne.n	400016e2 <mvHwsRefClockSet+0x72>
400016da:	e011      	b.n	40001700 <mvHwsRefClockSet+0x90>
400016dc:	b1a5      	cbz	r5, 40001708 <mvHwsRefClockSet+0x98>
400016de:	2d02      	cmp	r5, #2
400016e0:	d014      	beq.n	4000170c <mvHwsRefClockSet+0x9c>
400016e2:	4821      	ldr	r0, [pc, #132]	; (40001768 <mvHwsRefClockSet+0xf8>)
400016e4:	4631      	mov	r1, r6
400016e6:	f00c ff41 	bl	4000e56c <mvPrintf>
400016ea:	e002      	b.n	400016f2 <mvHwsRefClockSet+0x82>
400016ec:	481f      	ldr	r0, [pc, #124]	; (4000176c <mvHwsRefClockSet+0xfc>)
400016ee:	f7ff fa45 	bl	40000b7c <putstring>
400016f2:	2004      	movs	r0, #4
400016f4:	e02f      	b.n	40001756 <mvHwsRefClockSet+0xe6>
400016f6:	f44f 7500 	mov.w	r5, #512	; 0x200
400016fa:	2307      	movs	r3, #7
400016fc:	2002      	movs	r0, #2
400016fe:	e008      	b.n	40001712 <mvHwsRefClockSet+0xa2>
40001700:	f44f 7540 	mov.w	r5, #768	; 0x300
40001704:	230c      	movs	r3, #12
40001706:	e003      	b.n	40001710 <mvHwsRefClockSet+0xa0>
40001708:	462b      	mov	r3, r5
4000170a:	e002      	b.n	40001712 <mvHwsRefClockSet+0xa2>
4000170c:	4615      	mov	r5, r2
4000170e:	4613      	mov	r3, r2
40001710:	2003      	movs	r0, #3
40001712:	02e4      	lsls	r4, r4, #11
40001714:	3e0c      	subs	r6, #12
40001716:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
4000171a:	1d22      	adds	r2, r4, #4
4000171c:	2e02      	cmp	r6, #2
4000171e:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40001722:	6811      	ldr	r1, [r2, #0]
40001724:	f021 011f 	bic.w	r1, r1, #31
40001728:	ea40 0001 	orr.w	r0, r0, r1
4000172c:	6010      	str	r0, [r2, #0]
4000172e:	d811      	bhi.n	40001754 <mvHwsRefClockSet+0xe4>
40001730:	f504 62e8 	add.w	r2, r4, #1856	; 0x740
40001734:	f504 64c4 	add.w	r4, r4, #1568	; 0x620
40001738:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000173c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40001740:	6811      	ldr	r1, [r2, #0]
40001742:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
40001746:	430b      	orrs	r3, r1
40001748:	6013      	str	r3, [r2, #0]
4000174a:	6823      	ldr	r3, [r4, #0]
4000174c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
40001750:	431d      	orrs	r5, r3
40001752:	6025      	str	r5, [r4, #0]
40001754:	2000      	movs	r0, #0
40001756:	b002      	add	sp, #8
40001758:	bd70      	pop	{r4, r5, r6, pc}
4000175a:	bf00      	nop
4000175c:	4000f0b5 	strhmi	pc, [r0], -r5	; <UNPREDICTABLE>
40001760:	40011f1a 	andmi	r1, r1, sl, lsl pc
40001764:	4000f0d8 	ldrdmi	pc, [r0], -r8
40001768:	4000f11e 	andmi	pc, r0, lr, lsl r1	; <UNPREDICTABLE>
4000176c:	4000f15b 	andmi	pc, r0, fp, asr r1	; <UNPREDICTABLE>

Disassembly of section .text.mvSerdesPowerUpCtrl:

40001770 <mvSerdesPowerUpCtrl>:
mvSerdesPowerUpCtrl():
40001770:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001774:	460e      	mov	r6, r1
40001776:	4604      	mov	r4, r0
40001778:	4615      	mov	r5, r2
4000177a:	4698      	mov	r8, r3
4000177c:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
40001780:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
40001784:	f00c ffda 	bl	4000e73c <mvBoardIdGet>
40001788:	2e01      	cmp	r6, #1
4000178a:	4682      	mov	sl, r0
4000178c:	f040 81e7 	bne.w	40001b5e <mvSerdesPowerUpCtrl+0x3ee>
40001790:	4628      	mov	r0, r5
40001792:	4641      	mov	r1, r8
40001794:	f7ff fd2c 	bl	400011f0 <serdesTypeAndSpeedToSpeedSeq>
40001798:	2839      	cmp	r0, #57	; 0x39
4000179a:	4606      	mov	r6, r0
4000179c:	d105      	bne.n	400017aa <mvSerdesPowerUpCtrl+0x3a>
4000179e:	4897      	ldr	r0, [pc, #604]	; (400019fc <mvSerdesPowerUpCtrl+0x28c>)
400017a0:	4629      	mov	r1, r5
400017a2:	4642      	mov	r2, r8
400017a4:	f00c fee2 	bl	4000e56c <mvPrintf>
400017a8:	e1d7      	b.n	40001b5a <mvSerdesPowerUpCtrl+0x3ea>
400017aa:	2d14      	cmp	r5, #20
400017ac:	f200 81d2 	bhi.w	40001b54 <mvSerdesPowerUpCtrl+0x3e4>
400017b0:	e8df f015 	tbh	[pc, r5, lsl #1]
400017b4:	00150015 	andseq	r0, r5, r5, lsl r0
400017b8:	00150015 	andseq	r0, r5, r5, lsl r0
400017bc:	01140114 	tsteq	r4, r4, lsl r1
400017c0:	01140114 	tsteq	r4, r4, lsl r1
400017c4:	01700170 	cmneq	r0, r0, ror r1
400017c8:	019e0170 	orrseq	r0, lr, r0, ror r1
400017cc:	00d400d4 	ldrsbeq	r0, [r4], #4
400017d0:	01c400d4 	ldrdeq	r0, [r4, #4]
400017d4:	01c401c4 	biceq	r0, r4, r4, asr #3
400017d8:	01c401c4 	biceq	r0, r4, r4, asr #3
400017dc:	f7ff01c4 			; <UNDEFINED> instruction: 0xf7ff01c4
400017e0:	fa73 1e01 			; <UNDEFINED> instruction: 0xfa731e01
400017e4:	d104      	bne.n	400017f0 <mvSerdesPowerUpCtrl+0x80>
400017e6:	2c02      	cmp	r4, #2
400017e8:	d902      	bls.n	400017f0 <mvSerdesPowerUpCtrl+0x80>
400017ea:	4620      	mov	r0, r4
400017ec:	f7ff fa56 	bl	40000c9c <mvSerdesPexUsb3PipeDelayWA.part.0>
400017f0:	b157      	cbz	r7, 40001808 <mvSerdesPowerUpCtrl+0x98>
400017f2:	f1a7 0102 	sub.w	r1, r7, #2
400017f6:	424f      	negs	r7, r1
400017f8:	eb47 0701 	adc.w	r7, r7, r1
400017fc:	b92f      	cbnz	r7, 4000180a <mvSerdesPowerUpCtrl+0x9a>
400017fe:	2d00      	cmp	r5, #0
40001800:	d169      	bne.n	400018d6 <mvSerdesPowerUpCtrl+0x166>
40001802:	2c00      	cmp	r4, #0
40001804:	d167      	bne.n	400018d6 <mvSerdesPowerUpCtrl+0x166>
40001806:	e000      	b.n	4000180a <mvSerdesPowerUpCtrl+0x9a>
40001808:	2701      	movs	r7, #1
4000180a:	4a7d      	ldr	r2, [pc, #500]	; (40001a00 <mvSerdesPowerUpCtrl+0x290>)
4000180c:	6813      	ldr	r3, [r2, #0]
4000180e:	b117      	cbz	r7, 40001816 <mvSerdesPowerUpCtrl+0xa6>
40001810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
40001814:	e001      	b.n	4000181a <mvSerdesPowerUpCtrl+0xaa>
40001816:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
4000181a:	6013      	str	r3, [r2, #0]
4000181c:	b135      	cbz	r5, 4000182c <mvSerdesPowerUpCtrl+0xbc>
4000181e:	f105 030f 	add.w	r3, r5, #15
40001822:	039b      	lsls	r3, r3, #14
40001824:	336c      	adds	r3, #108	; 0x6c
40001826:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000182a:	e000      	b.n	4000182e <mvSerdesPowerUpCtrl+0xbe>
4000182c:	4b75      	ldr	r3, [pc, #468]	; (40001a04 <mvSerdesPowerUpCtrl+0x294>)
4000182e:	681a      	ldr	r2, [r3, #0]
40001830:	f422 727c 	bic.w	r2, r2, #1008	; 0x3f0
40001834:	b117      	cbz	r7, 4000183c <mvSerdesPowerUpCtrl+0xcc>
40001836:	f042 0210 	orr.w	r2, r2, #16
4000183a:	e001      	b.n	40001840 <mvSerdesPowerUpCtrl+0xd0>
4000183c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
40001840:	b135      	cbz	r5, 40001850 <mvSerdesPowerUpCtrl+0xe0>
40001842:	f105 030f 	add.w	r3, r5, #15
40001846:	039b      	lsls	r3, r3, #14
40001848:	336c      	adds	r3, #108	; 0x6c
4000184a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000184e:	e000      	b.n	40001852 <mvSerdesPowerUpCtrl+0xe2>
40001850:	4b6c      	ldr	r3, [pc, #432]	; (40001a04 <mvSerdesPowerUpCtrl+0x294>)
40001852:	601a      	str	r2, [r3, #0]
40001854:	b135      	cbz	r5, 40001864 <mvSerdesPowerUpCtrl+0xf4>
40001856:	f105 030f 	add.w	r3, r5, #15
4000185a:	039b      	lsls	r3, r3, #14
4000185c:	336c      	adds	r3, #108	; 0x6c
4000185e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001862:	e000      	b.n	40001866 <mvSerdesPowerUpCtrl+0xf6>
40001864:	4b67      	ldr	r3, [pc, #412]	; (40001a04 <mvSerdesPowerUpCtrl+0x294>)
40001866:	681b      	ldr	r3, [r3, #0]
40001868:	f1ba 0f16 	cmp.w	sl, #22
4000186c:	f023 0b0f 	bic.w	fp, r3, #15
40001870:	d10a      	bne.n	40001888 <mvSerdesPowerUpCtrl+0x118>
40001872:	b94d      	cbnz	r5, 40001888 <mvSerdesPowerUpCtrl+0x118>
40001874:	f00c ff84 	bl	4000e780 <mvBoardForcePcieGen1Get>
40001878:	b130      	cbz	r0, 40001888 <mvSerdesPowerUpCtrl+0x118>
4000187a:	4863      	ldr	r0, [pc, #396]	; (40001a08 <mvSerdesPowerUpCtrl+0x298>)
4000187c:	4629      	mov	r1, r5
4000187e:	f00c fe75 	bl	4000e56c <mvPrintf>
40001882:	f04b 0201 	orr.w	r2, fp, #1
40001886:	e00e      	b.n	400018a6 <mvSerdesPowerUpCtrl+0x136>
40001888:	f1b8 0f02 	cmp.w	r8, #2
4000188c:	bf0c      	ite	eq
4000188e:	f04b 0201 	orreq.w	r2, fp, #1
40001892:	f04b 0202 	orrne.w	r2, fp, #2
40001896:	b135      	cbz	r5, 400018a6 <mvSerdesPowerUpCtrl+0x136>
40001898:	f105 030f 	add.w	r3, r5, #15
4000189c:	039b      	lsls	r3, r3, #14
4000189e:	336c      	adds	r3, #108	; 0x6c
400018a0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400018a4:	e000      	b.n	400018a8 <mvSerdesPowerUpCtrl+0x138>
400018a6:	4b57      	ldr	r3, [pc, #348]	; (40001a04 <mvSerdesPowerUpCtrl+0x294>)
400018a8:	601a      	str	r2, [r3, #0]
400018aa:	b135      	cbz	r5, 400018ba <mvSerdesPowerUpCtrl+0x14a>
400018ac:	f105 030f 	add.w	r3, r5, #15
400018b0:	039b      	lsls	r3, r3, #14
400018b2:	3370      	adds	r3, #112	; 0x70
400018b4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400018b8:	e000      	b.n	400018bc <mvSerdesPowerUpCtrl+0x14c>
400018ba:	4b54      	ldr	r3, [pc, #336]	; (40001a0c <mvSerdesPowerUpCtrl+0x29c>)
400018bc:	681a      	ldr	r2, [r3, #0]
400018be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
400018c2:	b135      	cbz	r5, 400018d2 <mvSerdesPowerUpCtrl+0x162>
400018c4:	f105 030f 	add.w	r3, r5, #15
400018c8:	039b      	lsls	r3, r3, #14
400018ca:	3370      	adds	r3, #112	; 0x70
400018cc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400018d0:	e000      	b.n	400018d4 <mvSerdesPowerUpCtrl+0x164>
400018d2:	4b4e      	ldr	r3, [pc, #312]	; (40001a0c <mvSerdesPowerUpCtrl+0x29c>)
400018d4:	601a      	str	r2, [r3, #0]
400018d6:	2111      	movs	r1, #17
400018d8:	4620      	mov	r0, r4
400018da:	f00c fecb 	bl	4000e674 <mvSeqExec>
400018de:	2800      	cmp	r0, #0
400018e0:	f040 8146 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400018e4:	b94f      	cbnz	r7, 400018fa <mvSerdesPowerUpCtrl+0x18a>
400018e6:	4b4a      	ldr	r3, [pc, #296]	; (40001a10 <mvSerdesPowerUpCtrl+0x2a0>)
400018e8:	2118      	movs	r1, #24
400018ea:	4620      	mov	r0, r4
400018ec:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
400018f0:	f00c fec0 	bl	4000e674 <mvSeqExec>
400018f4:	2800      	cmp	r0, #0
400018f6:	f040 813b 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400018fa:	4620      	mov	r0, r4
400018fc:	4629      	mov	r1, r5
400018fe:	464a      	mov	r2, r9
40001900:	f7ff feb6 	bl	40001670 <mvHwsRefClockSet>
40001904:	2800      	cmp	r0, #0
40001906:	f040 8133 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
4000190a:	4620      	mov	r0, r4
4000190c:	4631      	mov	r1, r6
4000190e:	f00c feb1 	bl	4000e674 <mvSeqExec>
40001912:	2800      	cmp	r0, #0
40001914:	f040 812c 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001918:	2114      	movs	r1, #20
4000191a:	4620      	mov	r0, r4
4000191c:	f00c feaa 	bl	4000e674 <mvSeqExec>
40001920:	2800      	cmp	r0, #0
40001922:	f040 8125 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001926:	b1a7      	cbz	r7, 40001952 <mvSerdesPowerUpCtrl+0x1e2>
40001928:	2116      	movs	r1, #22
4000192a:	4620      	mov	r0, r4
4000192c:	f00c fea2 	bl	4000e674 <mvSeqExec>
40001930:	2800      	cmp	r0, #0
40001932:	f040 811d 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001936:	2117      	movs	r1, #23
40001938:	4620      	mov	r0, r4
4000193a:	f00c fe9b 	bl	4000e674 <mvSeqExec>
4000193e:	2800      	cmp	r0, #0
40001940:	f040 8116 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001944:	4620      	mov	r0, r4
40001946:	2115      	movs	r1, #21
40001948:	f00c fe94 	bl	4000e674 <mvSeqExec>
4000194c:	1e04      	subs	r4, r0, #0
4000194e:	f040 8110 	bne.w	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001952:	2014      	movs	r0, #20
40001954:	2400      	movs	r4, #0
40001956:	f00c fc6d 	bl	4000e234 <__udelay>
4000195a:	e10a      	b.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
4000195c:	f7ff f9b4 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
40001960:	b928      	cbnz	r0, 4000196e <mvSerdesPowerUpCtrl+0x1fe>
40001962:	2c02      	cmp	r4, #2
40001964:	d903      	bls.n	4000196e <mvSerdesPowerUpCtrl+0x1fe>
40001966:	4620      	mov	r0, r4
40001968:	2101      	movs	r1, #1
4000196a:	f7ff f997 	bl	40000c9c <mvSerdesPexUsb3PipeDelayWA.part.0>
4000196e:	211c      	movs	r1, #28
40001970:	4620      	mov	r0, r4
40001972:	f00c fe7f 	bl	4000e674 <mvSeqExec>
40001976:	2800      	cmp	r0, #0
40001978:	f040 80fa 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
4000197c:	4620      	mov	r0, r4
4000197e:	4629      	mov	r1, r5
40001980:	464a      	mov	r2, r9
40001982:	f7ff fe75 	bl	40001670 <mvHwsRefClockSet>
40001986:	2800      	cmp	r0, #0
40001988:	f040 80f2 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
4000198c:	4620      	mov	r0, r4
4000198e:	4631      	mov	r1, r6
40001990:	f00c fe70 	bl	4000e674 <mvSeqExec>
40001994:	2800      	cmp	r0, #0
40001996:	f040 80eb 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
4000199a:	2d0e      	cmp	r5, #14
4000199c:	d106      	bne.n	400019ac <mvSerdesPowerUpCtrl+0x23c>
4000199e:	2123      	movs	r1, #35	; 0x23
400019a0:	4620      	mov	r0, r4
400019a2:	f00c fe67 	bl	4000e674 <mvSeqExec>
400019a6:	2800      	cmp	r0, #0
400019a8:	f040 80e2 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400019ac:	211f      	movs	r1, #31
400019ae:	4620      	mov	r0, r4
400019b0:	f00c fe60 	bl	4000e674 <mvSeqExec>
400019b4:	2800      	cmp	r0, #0
400019b6:	f040 80db 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400019ba:	2120      	movs	r1, #32
400019bc:	4620      	mov	r0, r4
400019be:	f00c fe59 	bl	4000e674 <mvSeqExec>
400019c2:	2800      	cmp	r0, #0
400019c4:	f040 80d4 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400019c8:	2121      	movs	r1, #33	; 0x21
400019ca:	4620      	mov	r0, r4
400019cc:	f00c fe52 	bl	4000e674 <mvSeqExec>
400019d0:	2800      	cmp	r0, #0
400019d2:	f040 80cd 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
400019d6:	4620      	mov	r0, r4
400019d8:	2122      	movs	r1, #34	; 0x22
400019da:	e052      	b.n	40001a82 <mvSerdesPowerUpCtrl+0x312>
400019dc:	f1a5 0804 	sub.w	r8, r5, #4
400019e0:	f1b8 0f01 	cmp.w	r8, #1
400019e4:	bf94      	ite	ls
400019e6:	f04f 0800 	movls.w	r8, #0
400019ea:	f04f 0801 	movhi.w	r8, #1
400019ee:	2d04      	cmp	r5, #4
400019f0:	d010      	beq.n	40001a14 <mvSerdesPowerUpCtrl+0x2a4>
400019f2:	1faf      	subs	r7, r5, #6
400019f4:	bf18      	it	ne
400019f6:	2701      	movne	r7, #1
400019f8:	e00d      	b.n	40001a16 <mvSerdesPowerUpCtrl+0x2a6>
400019fa:	bf00      	nop
400019fc:	4000f188 	andmi	pc, r0, r8, lsl #3
40001a00:	d0018204 	andle	r8, r1, r4, lsl #4
40001a04:	d008006c 	andle	r0, r8, ip, rrx
40001a08:	4000f1d5 	ldrdmi	pc, [r0], -r5
40001a0c:	d0080070 	andle	r0, r8, r0, ror r0
40001a10:	40020000 	andmi	r0, r2, r0
40001a14:	2700      	movs	r7, #0
40001a16:	4640      	mov	r0, r8
40001a18:	4639      	mov	r1, r7
40001a1a:	f00c fe2b 	bl	4000e674 <mvSeqExec>
40001a1e:	2800      	cmp	r0, #0
40001a20:	f040 80a6 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a24:	2102      	movs	r1, #2
40001a26:	4620      	mov	r0, r4
40001a28:	f00c fe24 	bl	4000e674 <mvSeqExec>
40001a2c:	2800      	cmp	r0, #0
40001a2e:	f040 809f 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a32:	4620      	mov	r0, r4
40001a34:	4629      	mov	r1, r5
40001a36:	464a      	mov	r2, r9
40001a38:	f7ff fe1a 	bl	40001670 <mvHwsRefClockSet>
40001a3c:	2800      	cmp	r0, #0
40001a3e:	f040 8097 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a42:	4620      	mov	r0, r4
40001a44:	4631      	mov	r1, r6
40001a46:	f00c fe15 	bl	4000e674 <mvSeqExec>
40001a4a:	2800      	cmp	r0, #0
40001a4c:	f040 8090 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a50:	2106      	movs	r1, #6
40001a52:	4620      	mov	r0, r4
40001a54:	f00c fe0e 	bl	4000e674 <mvSeqExec>
40001a58:	2800      	cmp	r0, #0
40001a5a:	f040 8089 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a5e:	2107      	movs	r1, #7
40001a60:	4620      	mov	r0, r4
40001a62:	f00c fe07 	bl	4000e674 <mvSeqExec>
40001a66:	2800      	cmp	r0, #0
40001a68:	f040 8082 	bne.w	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a6c:	2f00      	cmp	r7, #0
40001a6e:	bf14      	ite	ne
40001a70:	2109      	movne	r1, #9
40001a72:	2108      	moveq	r1, #8
40001a74:	4640      	mov	r0, r8
40001a76:	f00c fdfd 	bl	4000e674 <mvSeqExec>
40001a7a:	2800      	cmp	r0, #0
40001a7c:	d178      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001a7e:	210a      	movs	r1, #10
40001a80:	4620      	mov	r0, r4
40001a82:	f00c fdf7 	bl	4000e674 <mvSeqExec>
40001a86:	1e04      	subs	r4, r0, #0
40001a88:	d173      	bne.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001a8a:	f242 7010 	movw	r0, #10000	; 0x2710
40001a8e:	f00c fbd1 	bl	4000e234 <__udelay>
40001a92:	e06e      	b.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001a94:	210b      	movs	r1, #11
40001a96:	4620      	mov	r0, r4
40001a98:	f00c fdec 	bl	4000e674 <mvSeqExec>
40001a9c:	2800      	cmp	r0, #0
40001a9e:	d167      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001aa0:	4620      	mov	r0, r4
40001aa2:	4629      	mov	r1, r5
40001aa4:	464a      	mov	r2, r9
40001aa6:	f7ff fde3 	bl	40001670 <mvHwsRefClockSet>
40001aaa:	2800      	cmp	r0, #0
40001aac:	d160      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001aae:	4620      	mov	r0, r4
40001ab0:	4631      	mov	r1, r6
40001ab2:	f00c fddf 	bl	4000e674 <mvSeqExec>
40001ab6:	2800      	cmp	r0, #0
40001ab8:	d15a      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001aba:	210e      	movs	r1, #14
40001abc:	4620      	mov	r0, r4
40001abe:	f00c fdd9 	bl	4000e674 <mvSeqExec>
40001ac2:	2800      	cmp	r0, #0
40001ac4:	d154      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001ac6:	210f      	movs	r1, #15
40001ac8:	4620      	mov	r0, r4
40001aca:	f00c fdd3 	bl	4000e674 <mvSeqExec>
40001ace:	2800      	cmp	r0, #0
40001ad0:	d14e      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001ad2:	4620      	mov	r0, r4
40001ad4:	2110      	movs	r1, #16
40001ad6:	f00c fdcd 	bl	4000e674 <mvSeqExec>
40001ada:	1e04      	subs	r4, r0, #0
40001adc:	d149      	bne.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001ade:	4b27      	ldr	r3, [pc, #156]	; (40001b7c <mvSerdesPowerUpCtrl+0x40c>)
40001ae0:	2101      	movs	r1, #1
40001ae2:	3d08      	subs	r5, #8
40001ae4:	fa01 f505 	lsl.w	r5, r1, r5
40001ae8:	681a      	ldr	r2, [r3, #0]
40001aea:	4315      	orrs	r5, r2
40001aec:	601d      	str	r5, [r3, #0]
40001aee:	e040      	b.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001af0:	f7ff f8ea 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
40001af4:	2800      	cmp	r0, #0
40001af6:	d039      	beq.n	40001b6c <mvSerdesPowerUpCtrl+0x3fc>
40001af8:	212a      	movs	r1, #42	; 0x2a
40001afa:	4620      	mov	r0, r4
40001afc:	f00c fdba 	bl	4000e674 <mvSeqExec>
40001b00:	2800      	cmp	r0, #0
40001b02:	d135      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001b04:	210b      	movs	r1, #11
40001b06:	4620      	mov	r0, r4
40001b08:	464a      	mov	r2, r9
40001b0a:	f7ff fdb1 	bl	40001670 <mvHwsRefClockSet>
40001b0e:	2800      	cmp	r0, #0
40001b10:	d12e      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001b12:	4620      	mov	r0, r4
40001b14:	4631      	mov	r1, r6
40001b16:	f00c fdad 	bl	4000e674 <mvSeqExec>
40001b1a:	2800      	cmp	r0, #0
40001b1c:	d128      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001b1e:	212c      	movs	r1, #44	; 0x2c
40001b20:	4620      	mov	r0, r4
40001b22:	f00c fda7 	bl	4000e674 <mvSeqExec>
40001b26:	2800      	cmp	r0, #0
40001b28:	d122      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001b2a:	212d      	movs	r1, #45	; 0x2d
40001b2c:	4620      	mov	r0, r4
40001b2e:	f00c fda1 	bl	4000e674 <mvSeqExec>
40001b32:	2800      	cmp	r0, #0
40001b34:	d11c      	bne.n	40001b70 <mvSerdesPowerUpCtrl+0x400>
40001b36:	4620      	mov	r0, r4
40001b38:	212e      	movs	r1, #46	; 0x2e
40001b3a:	e012      	b.n	40001b62 <mvSerdesPowerUpCtrl+0x3f2>
40001b3c:	970a      	str	r7, [sp, #40]	; 0x28
40001b3e:	4620      	mov	r0, r4
40001b40:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
40001b44:	2101      	movs	r1, #1
40001b46:	462a      	mov	r2, r5
40001b48:	4643      	mov	r3, r8
40001b4a:	b001      	add	sp, #4
40001b4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001b50:	f000 bb62 	b.w	40002218 <mvSerdesPowerUpCtrlExt>
40001b54:	480a      	ldr	r0, [pc, #40]	; (40001b80 <mvSerdesPowerUpCtrl+0x410>)
40001b56:	f7ff f811 	bl	40000b7c <putstring>
40001b5a:	2404      	movs	r4, #4
40001b5c:	e009      	b.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001b5e:	2125      	movs	r1, #37	; 0x25
40001b60:	4620      	mov	r0, r4
40001b62:	b001      	add	sp, #4
40001b64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001b68:	f00c bd84 	b.w	4000e674 <mvSeqExec>
40001b6c:	2410      	movs	r4, #16
40001b6e:	e000      	b.n	40001b72 <mvSerdesPowerUpCtrl+0x402>
40001b70:	4604      	mov	r4, r0
40001b72:	4620      	mov	r0, r4
40001b74:	b001      	add	sp, #4
40001b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001b7a:	bf00      	nop
40001b7c:	d0018460 	andle	r8, r1, r0, ror #8
40001b80:	4000f1f6 	strdmi	pc, [r0], -r6

Disassembly of section .text.mvHwsPexTxConfigSeq:

40001b84 <mvHwsPexTxConfigSeq>:
mvHwsPexTxConfigSeq():
40001b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40001b86:	2500      	movs	r5, #0
40001b88:	4606      	mov	r6, r0
40001b8a:	462c      	mov	r4, r5
40001b8c:	e00f      	b.n	40001bae <mvHwsPexTxConfigSeq+0x2a>
40001b8e:	1973      	adds	r3, r6, r5
40001b90:	4620      	mov	r0, r4
40001b92:	789f      	ldrb	r7, [r3, #2]
40001b94:	f000 fba4 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
40001b98:	2f01      	cmp	r7, #1
40001b9a:	d001      	beq.n	40001ba0 <mvHwsPexTxConfigSeq+0x1c>
40001b9c:	2f03      	cmp	r7, #3
40001b9e:	d104      	bne.n	40001baa <mvHwsPexTxConfigSeq+0x26>
40001ba0:	2115      	movs	r1, #21
40001ba2:	f00c fd67 	bl	4000e674 <mvSeqExec>
40001ba6:	2800      	cmp	r0, #0
40001ba8:	d134      	bne.n	40001c14 <mvHwsPexTxConfigSeq+0x90>
40001baa:	3401      	adds	r4, #1
40001bac:	350c      	adds	r5, #12
40001bae:	f000 fb37 	bl	40002220 <mvHwsSerdesGetMaxLane>
40001bb2:	4284      	cmp	r4, r0
40001bb4:	d3eb      	bcc.n	40001b8e <mvHwsPexTxConfigSeq+0xa>
40001bb6:	2500      	movs	r5, #0
40001bb8:	462c      	mov	r4, r5
40001bba:	e00f      	b.n	40001bdc <mvHwsPexTxConfigSeq+0x58>
40001bbc:	1973      	adds	r3, r6, r5
40001bbe:	4620      	mov	r0, r4
40001bc0:	789f      	ldrb	r7, [r3, #2]
40001bc2:	f000 fb8d 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
40001bc6:	2f01      	cmp	r7, #1
40001bc8:	d001      	beq.n	40001bce <mvHwsPexTxConfigSeq+0x4a>
40001bca:	2f03      	cmp	r7, #3
40001bcc:	d104      	bne.n	40001bd8 <mvHwsPexTxConfigSeq+0x54>
40001bce:	2116      	movs	r1, #22
40001bd0:	f00c fd50 	bl	4000e674 <mvSeqExec>
40001bd4:	2800      	cmp	r0, #0
40001bd6:	d11d      	bne.n	40001c14 <mvHwsPexTxConfigSeq+0x90>
40001bd8:	3401      	adds	r4, #1
40001bda:	350c      	adds	r5, #12
40001bdc:	f000 fb20 	bl	40002220 <mvHwsSerdesGetMaxLane>
40001be0:	4284      	cmp	r4, r0
40001be2:	d3eb      	bcc.n	40001bbc <mvHwsPexTxConfigSeq+0x38>
40001be4:	2500      	movs	r5, #0
40001be6:	462c      	mov	r4, r5
40001be8:	e00f      	b.n	40001c0a <mvHwsPexTxConfigSeq+0x86>
40001bea:	1973      	adds	r3, r6, r5
40001bec:	4620      	mov	r0, r4
40001bee:	789f      	ldrb	r7, [r3, #2]
40001bf0:	f000 fb76 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
40001bf4:	2f01      	cmp	r7, #1
40001bf6:	d001      	beq.n	40001bfc <mvHwsPexTxConfigSeq+0x78>
40001bf8:	2f03      	cmp	r7, #3
40001bfa:	d104      	bne.n	40001c06 <mvHwsPexTxConfigSeq+0x82>
40001bfc:	2117      	movs	r1, #23
40001bfe:	f00c fd39 	bl	4000e674 <mvSeqExec>
40001c02:	2800      	cmp	r0, #0
40001c04:	d106      	bne.n	40001c14 <mvHwsPexTxConfigSeq+0x90>
40001c06:	3401      	adds	r4, #1
40001c08:	350c      	adds	r5, #12
40001c0a:	f000 fb09 	bl	40002220 <mvHwsSerdesGetMaxLane>
40001c0e:	4284      	cmp	r4, r0
40001c10:	d3eb      	bcc.n	40001bea <mvHwsPexTxConfigSeq+0x66>
40001c12:	2000      	movs	r0, #0
40001c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .text.mvHwsPowerUpSerdesLanes:

40001c18 <mvHwsPowerUpSerdesLanes>:
mvHwsPowerUpSerdesLanes():
40001c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001c1c:	b085      	sub	sp, #20
40001c1e:	4680      	mov	r8, r0
40001c20:	f7ff fba2 	bl	40001368 <mvHwsUpdateSerdesPhySelectorsOptions>
40001c24:	482f      	ldr	r0, [pc, #188]	; (40001ce4 <mvHwsPowerUpSerdesLanes+0xcc>)
40001c26:	f7ff fc7f 	bl	40001528 <mvHwsUpdateSerdesPhySelectors>
40001c2a:	2800      	cmp	r0, #0
40001c2c:	d157      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001c2e:	4644      	mov	r4, r8
40001c30:	4605      	mov	r5, r0
40001c32:	4606      	mov	r6, r0
40001c34:	e03d      	b.n	40001cb2 <mvHwsPowerUpSerdesLanes+0x9a>
40001c36:	4630      	mov	r0, r6
40001c38:	f000 fb52 	bl	400022e0 <mvHwsGetPhysicalSerdesNum>
40001c3c:	f894 b000 	ldrb.w	fp, [r4]
40001c40:	68a2      	ldr	r2, [r4, #8]
40001c42:	f1bb 0f15 	cmp.w	fp, #21
40001c46:	f894 9001 	ldrb.w	r9, [r4, #1]
40001c4a:	78a3      	ldrb	r3, [r4, #2]
40001c4c:	f8d4 a004 	ldr.w	sl, [r4, #4]
40001c50:	9203      	str	r2, [sp, #12]
40001c52:	4607      	mov	r7, r0
40001c54:	d02b      	beq.n	40001cae <mvHwsPowerUpSerdesLanes+0x96>
40001c56:	4658      	mov	r0, fp
40001c58:	9302      	str	r3, [sp, #8]
40001c5a:	f7ff fc41 	bl	400014e0 <mvHwsSerdesGetRefClockVal>
40001c5e:	f1bb 0f03 	cmp.w	fp, #3
40001c62:	bf98      	it	ls
40001c64:	2501      	movls	r5, #1
40001c66:	9b02      	ldr	r3, [sp, #8]
40001c68:	b2c0      	uxtb	r0, r0
40001c6a:	2803      	cmp	r0, #3
40001c6c:	d104      	bne.n	40001c78 <mvHwsPowerUpSerdesLanes+0x60>
40001c6e:	481e      	ldr	r0, [pc, #120]	; (40001ce8 <mvHwsPowerUpSerdesLanes+0xd0>)
40001c70:	f7fe ff84 	bl	40000b7c <putstring>
40001c74:	2010      	movs	r0, #16
40001c76:	e032      	b.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001c78:	9300      	str	r3, [sp, #0]
40001c7a:	2101      	movs	r1, #1
40001c7c:	9001      	str	r0, [sp, #4]
40001c7e:	465a      	mov	r2, fp
40001c80:	4638      	mov	r0, r7
40001c82:	464b      	mov	r3, r9
40001c84:	f7ff fd74 	bl	40001770 <mvSerdesPowerUpCtrl>
40001c88:	2800      	cmp	r0, #0
40001c8a:	d128      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001c8c:	f1ba 0f00 	cmp.w	sl, #0
40001c90:	d005      	beq.n	40001c9e <mvHwsPowerUpSerdesLanes+0x86>
40001c92:	2101      	movs	r1, #1
40001c94:	4638      	mov	r0, r7
40001c96:	f7ff fb55 	bl	40001344 <mvSerdesPolarityConfig>
40001c9a:	2800      	cmp	r0, #0
40001c9c:	d11f      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001c9e:	9b03      	ldr	r3, [sp, #12]
40001ca0:	b12b      	cbz	r3, 40001cae <mvHwsPowerUpSerdesLanes+0x96>
40001ca2:	2100      	movs	r1, #0
40001ca4:	4638      	mov	r0, r7
40001ca6:	f7ff fb4d 	bl	40001344 <mvSerdesPolarityConfig>
40001caa:	2800      	cmp	r0, #0
40001cac:	d117      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001cae:	3601      	adds	r6, #1
40001cb0:	340c      	adds	r4, #12
40001cb2:	f000 fab5 	bl	40002220 <mvHwsSerdesGetMaxLane>
40001cb6:	4286      	cmp	r6, r0
40001cb8:	d3bd      	bcc.n	40001c36 <mvHwsPowerUpSerdesLanes+0x1e>
40001cba:	b14d      	cbz	r5, 40001cd0 <mvHwsPowerUpSerdesLanes+0xb8>
40001cbc:	4640      	mov	r0, r8
40001cbe:	f7ff ff61 	bl	40001b84 <mvHwsPexTxConfigSeq>
40001cc2:	2800      	cmp	r0, #0
40001cc4:	d10b      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001cc6:	4640      	mov	r0, r8
40001cc8:	f000 f90a 	bl	40001ee0 <mvHwsPexConfig>
40001ccc:	2800      	cmp	r0, #0
40001cce:	d106      	bne.n	40001cde <mvHwsPowerUpSerdesLanes+0xc6>
40001cd0:	2000      	movs	r0, #0
40001cd2:	2124      	movs	r1, #36	; 0x24
40001cd4:	b005      	add	sp, #20
40001cd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001cda:	f00c bccb 	b.w	4000e674 <mvSeqExec>
40001cde:	b005      	add	sp, #20
40001ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001ce4:	400201c8 	andmi	r0, r2, r8, asr #3
40001ce8:	4000f225 	andmi	pc, r0, r5, lsr #4

Disassembly of section .text.mvHwsCtrlHighSpeedSerdesPhyConfig:

40001cec <mvHwsCtrlHighSpeedSerdesPhyConfig>:
mvHwsCtrlHighSpeedSerdesPhyConfig():
40001cec:	b510      	push	{r4, lr}
40001cee:	4816      	ldr	r0, [pc, #88]	; (40001d48 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x5c>)
40001cf0:	f7fe ff44 	bl	40000b7c <putstring>
40001cf4:	4815      	ldr	r0, [pc, #84]	; (40001d4c <mvHwsCtrlHighSpeedSerdesPhyConfig+0x60>)
40001cf6:	f7fe ff41 	bl	40000b7c <putstring>
40001cfa:	4815      	ldr	r0, [pc, #84]	; (40001d50 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x64>)
40001cfc:	f7fe ff3e 	bl	40000b7c <putstring>
40001d00:	f000 fa7e 	bl	40002200 <mvHwsSerdesSeqInit>
40001d04:	b120      	cbz	r0, 40001d10 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x24>
40001d06:	4813      	ldr	r0, [pc, #76]	; (40001d54 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x68>)
40001d08:	2401      	movs	r4, #1
40001d0a:	f00c fc2f 	bl	4000e56c <mvPrintf>
40001d0e:	e019      	b.n	40001d44 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40001d10:	f00c fd60 	bl	4000e7d4 <mvHwsTwsiInitWrapper>
40001d14:	1e04      	subs	r4, r0, #0
40001d16:	d115      	bne.n	40001d44 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40001d18:	480f      	ldr	r0, [pc, #60]	; (40001d58 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
40001d1a:	f7ff faa1 	bl	40001260 <mvHwsBoardTopologyLoad>
40001d1e:	2800      	cmp	r0, #0
40001d20:	d10f      	bne.n	40001d42 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
40001d22:	480d      	ldr	r0, [pc, #52]	; (40001d58 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
40001d24:	f7ff faaa 	bl	4000127c <printTopologyDetails>
40001d28:	f7ff faf6 	bl	40001318 <mvHwsPreSerdesInitConfig>
40001d2c:	2800      	cmp	r0, #0
40001d2e:	d108      	bne.n	40001d42 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
40001d30:	4809      	ldr	r0, [pc, #36]	; (40001d58 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x6c>)
40001d32:	f7ff ff71 	bl	40001c18 <mvHwsPowerUpSerdesLanes>
40001d36:	2800      	cmp	r0, #0
40001d38:	d103      	bne.n	40001d42 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x56>
40001d3a:	4808      	ldr	r0, [pc, #32]	; (40001d5c <mvHwsCtrlHighSpeedSerdesPhyConfig+0x70>)
40001d3c:	f7fe ff1e 	bl	40000b7c <putstring>
40001d40:	e000      	b.n	40001d44 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x58>
40001d42:	4604      	mov	r4, r0
40001d44:	4620      	mov	r0, r4
40001d46:	bd10      	pop	{r4, pc}
40001d48:	4000f255 	andmi	pc, r0, r5, asr r2	; <UNPREDICTABLE>
40001d4c:	4000f270 	andmi	pc, r0, r0, ror r2	; <UNPREDICTABLE>
40001d50:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40001d54:	4000f274 	andmi	pc, r0, r4, ror r2	; <UNPREDICTABLE>
40001d58:	400201c8 	andmi	r0, r2, r8, asr #3
40001d5c:	4000f2ba 			; <UNDEFINED> instruction: 0x4000f2ba

Disassembly of section .text.mvCtrlHighSpeedSerdesPhyConfig:

40001d60 <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
40001d60:	f7ff bfc4 	b.w	40001cec <mvHwsCtrlHighSpeedSerdesPhyConfig>

Disassembly of section .text.mvPexLocalBusNumSet:

40001d64 <mvPexLocalBusNumSet>:
mvPexLocalBusNumSet():
40001d64:	29ff      	cmp	r1, #255	; 0xff
40001d66:	4603      	mov	r3, r0
40001d68:	b510      	push	{r4, lr}
40001d6a:	460c      	mov	r4, r1
40001d6c:	d90b      	bls.n	40001d86 <mvPexLocalBusNumSet+0x22>
40001d6e:	4814      	ldr	r0, [pc, #80]	; (40001dc0 <mvPexLocalBusNumSet+0x5c>)
40001d70:	f7fe ff04 	bl	40000b7c <putstring>
40001d74:	4620      	mov	r0, r4
40001d76:	2104      	movs	r1, #4
40001d78:	f7fe ff01 	bl	40000b7e <putdata>
40001d7c:	4811      	ldr	r0, [pc, #68]	; (40001dc4 <mvPexLocalBusNumSet+0x60>)
40001d7e:	f7fe fefd 	bl	40000b7c <putstring>
40001d82:	2004      	movs	r0, #4
40001d84:	bd10      	pop	{r4, pc}
40001d86:	b138      	cbz	r0, 40001d98 <mvPexLocalBusNumSet+0x34>
40001d88:	0382      	lsls	r2, r0, #14
40001d8a:	f502 3276 	add.w	r2, r2, #251904	; 0x3d800
40001d8e:	f502 7201 	add.w	r2, r2, #516	; 0x204
40001d92:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40001d96:	e000      	b.n	40001d9a <mvPexLocalBusNumSet+0x36>
40001d98:	4a0b      	ldr	r2, [pc, #44]	; (40001dc8 <mvPexLocalBusNumSet+0x64>)
40001d9a:	6812      	ldr	r2, [r2, #0]
40001d9c:	0624      	lsls	r4, r4, #24
40001d9e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
40001da2:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
40001da6:	b13b      	cbz	r3, 40001db8 <mvPexLocalBusNumSet+0x54>
40001da8:	039b      	lsls	r3, r3, #14
40001daa:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001dae:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001db2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001db6:	e000      	b.n	40001dba <mvPexLocalBusNumSet+0x56>
40001db8:	4b03      	ldr	r3, [pc, #12]	; (40001dc8 <mvPexLocalBusNumSet+0x64>)
40001dba:	601c      	str	r4, [r3, #0]
40001dbc:	2000      	movs	r0, #0
40001dbe:	bd10      	pop	{r4, pc}
40001dc0:	4000f3fb 	strdmi	pc, [r0], -fp
40001dc4:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40001dc8:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexLocalDevNumSet:

40001dcc <mvPexLocalDevNumSet>:
mvPexLocalDevNumSet():
40001dcc:	2800      	cmp	r0, #0
40001dce:	d007      	beq.n	40001de0 <mvPexLocalDevNumSet+0x14>
40001dd0:	0383      	lsls	r3, r0, #14
40001dd2:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001dd6:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001dda:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001dde:	e000      	b.n	40001de2 <mvPexLocalDevNumSet+0x16>
40001de0:	4b0a      	ldr	r3, [pc, #40]	; (40001e0c <mvPexLocalDevNumSet+0x40>)
40001de2:	681b      	ldr	r3, [r3, #0]
40001de4:	0409      	lsls	r1, r1, #16
40001de6:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
40001dea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
40001dee:	4319      	orrs	r1, r3
40001df0:	b138      	cbz	r0, 40001e02 <mvPexLocalDevNumSet+0x36>
40001df2:	0383      	lsls	r3, r0, #14
40001df4:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001df8:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001dfc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001e00:	e000      	b.n	40001e04 <mvPexLocalDevNumSet+0x38>
40001e02:	4b02      	ldr	r3, [pc, #8]	; (40001e0c <mvPexLocalDevNumSet+0x40>)
40001e04:	6019      	str	r1, [r3, #0]
40001e06:	2000      	movs	r0, #0
40001e08:	4770      	bx	lr
40001e0a:	bf00      	nop
40001e0c:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexConfigRead:

40001e10 <mvPexConfigRead>:
mvPexConfigRead():
40001e10:	2800      	cmp	r0, #0
40001e12:	b570      	push	{r4, r5, r6, lr}
40001e14:	9c04      	ldr	r4, [sp, #16]
40001e16:	d007      	beq.n	40001e28 <mvPexConfigRead+0x18>
40001e18:	0385      	lsls	r5, r0, #14
40001e1a:	f505 3576 	add.w	r5, r5, #251904	; 0x3d800
40001e1e:	f505 7501 	add.w	r5, r5, #516	; 0x204
40001e22:	f045 4550 	orr.w	r5, r5, #3489660928	; 0xd0000000
40001e26:	e000      	b.n	40001e2a <mvPexConfigRead+0x1a>
40001e28:	4d29      	ldr	r5, [pc, #164]	; (40001ed0 <mvPexConfigRead+0xc0>)
40001e2a:	682d      	ldr	r5, [r5, #0]
40001e2c:	f3c5 2607 	ubfx	r6, r5, #8, #8
40001e30:	42b1      	cmp	r1, r6
40001e32:	d10a      	bne.n	40001e4a <mvPexConfigRead+0x3a>
40001e34:	f3c5 4504 	ubfx	r5, r5, #16, #5
40001e38:	b925      	cbnz	r5, 40001e44 <mvPexConfigRead+0x34>
40001e3a:	2a01      	cmp	r2, #1
40001e3c:	d005      	beq.n	40001e4a <mvPexConfigRead+0x3a>
40001e3e:	2a00      	cmp	r2, #0
40001e40:	d13f      	bne.n	40001ec2 <mvPexConfigRead+0xb2>
40001e42:	e002      	b.n	40001e4a <mvPexConfigRead+0x3a>
40001e44:	b10a      	cbz	r2, 40001e4a <mvPexConfigRead+0x3a>
40001e46:	42aa      	cmp	r2, r5
40001e48:	d13b      	bne.n	40001ec2 <mvPexConfigRead+0xb2>
40001e4a:	0409      	lsls	r1, r1, #16
40001e4c:	f004 05fc 	and.w	r5, r4, #252	; 0xfc
40001e50:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
40001e54:	f3c4 2403 	ubfx	r4, r4, #8, #4
40001e58:	ea41 22c2 	orr.w	r2, r1, r2, lsl #11
40001e5c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
40001e60:	432b      	orrs	r3, r5
40001e62:	ea43 6404 	orr.w	r4, r3, r4, lsl #24
40001e66:	b130      	cbz	r0, 40001e76 <mvPexConfigRead+0x66>
40001e68:	0381      	lsls	r1, r0, #14
40001e6a:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
40001e6e:	31f8      	adds	r1, #248	; 0xf8
40001e70:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40001e74:	e000      	b.n	40001e78 <mvPexConfigRead+0x68>
40001e76:	4917      	ldr	r1, [pc, #92]	; (40001ed4 <mvPexConfigRead+0xc4>)
40001e78:	600c      	str	r4, [r1, #0]
40001e7a:	b130      	cbz	r0, 40001e8a <mvPexConfigRead+0x7a>
40001e7c:	0381      	lsls	r1, r0, #14
40001e7e:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
40001e82:	31f8      	adds	r1, #248	; 0xf8
40001e84:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40001e88:	e000      	b.n	40001e8c <mvPexConfigRead+0x7c>
40001e8a:	4912      	ldr	r1, [pc, #72]	; (40001ed4 <mvPexConfigRead+0xc4>)
40001e8c:	680b      	ldr	r3, [r1, #0]
40001e8e:	429c      	cmp	r4, r3
40001e90:	d11a      	bne.n	40001ec8 <mvPexConfigRead+0xb8>
40001e92:	b130      	cbz	r0, 40001ea2 <mvPexConfigRead+0x92>
40001e94:	f100 030f 	add.w	r3, r0, #15
40001e98:	039b      	lsls	r3, r3, #14
40001e9a:	3304      	adds	r3, #4
40001e9c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001ea0:	e000      	b.n	40001ea4 <mvPexConfigRead+0x94>
40001ea2:	4b0d      	ldr	r3, [pc, #52]	; (40001ed8 <mvPexConfigRead+0xc8>)
40001ea4:	681a      	ldr	r2, [r3, #0]
40001ea6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
40001eaa:	601a      	str	r2, [r3, #0]
40001eac:	b130      	cbz	r0, 40001ebc <mvPexConfigRead+0xac>
40001eae:	0380      	lsls	r0, r0, #14
40001eb0:	f500 3076 	add.w	r0, r0, #251904	; 0x3d800
40001eb4:	30fc      	adds	r0, #252	; 0xfc
40001eb6:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40001eba:	e000      	b.n	40001ebe <mvPexConfigRead+0xae>
40001ebc:	4807      	ldr	r0, [pc, #28]	; (40001edc <mvPexConfigRead+0xcc>)
40001ebe:	6800      	ldr	r0, [r0, #0]
40001ec0:	bd70      	pop	{r4, r5, r6, pc}
40001ec2:	f04f 30ff 	mov.w	r0, #4294967295
40001ec6:	bd70      	pop	{r4, r5, r6, pc}
40001ec8:	f04f 30ff 	mov.w	r0, #4294967295
40001ecc:	bd70      	pop	{r4, r5, r6, pc}
40001ece:	bf00      	nop
40001ed0:	d0081a04 	andle	r1, r8, r4, lsl #20
40001ed4:	d00818f8 	strdle	r1, [r8], -r8
40001ed8:	d0080004 	andle	r0, r8, r4
40001edc:	d00818fc 	strdle	r1, [r8], -ip

Disassembly of section .text.mvHwsPexConfig:

40001ee0 <mvHwsPexConfig>:
mvHwsPexConfig():
40001ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001ee4:	b085      	sub	sp, #20
40001ee6:	4606      	mov	r6, r0
40001ee8:	f000 f99a 	bl	40002220 <mvHwsSerdesGetMaxLane>
40001eec:	2300      	movs	r3, #0
40001eee:	4619      	mov	r1, r3
40001ef0:	4683      	mov	fp, r0
40001ef2:	e022      	b.n	40001f3a <mvHwsPexConfig+0x5a>
40001ef4:	5cf2      	ldrb	r2, [r6, r3]
40001ef6:	2a03      	cmp	r2, #3
40001ef8:	d81d      	bhi.n	40001f36 <mvHwsPexConfig+0x56>
40001efa:	b129      	cbz	r1, 40001f08 <mvHwsPexConfig+0x28>
40001efc:	18f0      	adds	r0, r6, r3
40001efe:	7880      	ldrb	r0, [r0, #2]
40001f00:	2801      	cmp	r0, #1
40001f02:	d018      	beq.n	40001f36 <mvHwsPexConfig+0x56>
40001f04:	2803      	cmp	r0, #3
40001f06:	d016      	beq.n	40001f36 <mvHwsPexConfig+0x56>
40001f08:	b132      	cbz	r2, 40001f18 <mvHwsPexConfig+0x38>
40001f0a:	f102 000f 	add.w	r0, r2, #15
40001f0e:	0380      	lsls	r0, r0, #14
40001f10:	3060      	adds	r0, #96	; 0x60
40001f12:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40001f16:	e000      	b.n	40001f1a <mvHwsPexConfig+0x3a>
40001f18:	48a4      	ldr	r0, [pc, #656]	; (400021ac <mvHwsPexConfig+0x2cc>)
40001f1a:	6800      	ldr	r0, [r0, #0]
40001f1c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
40001f20:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
40001f24:	b12a      	cbz	r2, 40001f32 <mvHwsPexConfig+0x52>
40001f26:	320f      	adds	r2, #15
40001f28:	0392      	lsls	r2, r2, #14
40001f2a:	3260      	adds	r2, #96	; 0x60
40001f2c:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40001f30:	e000      	b.n	40001f34 <mvHwsPexConfig+0x54>
40001f32:	4a9e      	ldr	r2, [pc, #632]	; (400021ac <mvHwsPexConfig+0x2cc>)
40001f34:	6010      	str	r0, [r2, #0]
40001f36:	3101      	adds	r1, #1
40001f38:	330c      	adds	r3, #12
40001f3a:	4559      	cmp	r1, fp
40001f3c:	d1da      	bne.n	40001ef4 <mvHwsPexConfig+0x14>
40001f3e:	4b9c      	ldr	r3, [pc, #624]	; (400021b0 <mvHwsPexConfig+0x2d0>)
40001f40:	2200      	movs	r2, #0
40001f42:	4611      	mov	r1, r2
40001f44:	681b      	ldr	r3, [r3, #0]
40001f46:	f023 0303 	bic.w	r3, r3, #3
40001f4a:	e01a      	b.n	40001f82 <mvHwsPexConfig+0xa2>
40001f4c:	5cb0      	ldrb	r0, [r6, r2]
40001f4e:	b129      	cbz	r1, 40001f5c <mvHwsPexConfig+0x7c>
40001f50:	18b4      	adds	r4, r6, r2
40001f52:	78a4      	ldrb	r4, [r4, #2]
40001f54:	2c01      	cmp	r4, #1
40001f56:	d012      	beq.n	40001f7e <mvHwsPexConfig+0x9e>
40001f58:	2c03      	cmp	r4, #3
40001f5a:	d010      	beq.n	40001f7e <mvHwsPexConfig+0x9e>
40001f5c:	2803      	cmp	r0, #3
40001f5e:	d80e      	bhi.n	40001f7e <mvHwsPexConfig+0x9e>
40001f60:	e8df f000 	tbb	[pc, r0]
40001f64:	0b080502 	bleq	40203374 <startIf+0x1e299c>
40001f68:	f043 0301 	orr.w	r3, r3, #1
40001f6c:	e007      	b.n	40001f7e <mvHwsPexConfig+0x9e>
40001f6e:	f043 0302 	orr.w	r3, r3, #2
40001f72:	e004      	b.n	40001f7e <mvHwsPexConfig+0x9e>
40001f74:	f043 0304 	orr.w	r3, r3, #4
40001f78:	e001      	b.n	40001f7e <mvHwsPexConfig+0x9e>
40001f7a:	f043 0308 	orr.w	r3, r3, #8
40001f7e:	3101      	adds	r1, #1
40001f80:	320c      	adds	r2, #12
40001f82:	4559      	cmp	r1, fp
40001f84:	d1e2      	bne.n	40001f4c <mvHwsPexConfig+0x6c>
40001f86:	4a8a      	ldr	r2, [pc, #552]	; (400021b0 <mvHwsPexConfig+0x2d0>)
40001f88:	f04f 0900 	mov.w	r9, #0
40001f8c:	4889      	ldr	r0, [pc, #548]	; (400021b4 <mvHwsPexConfig+0x2d4>)
40001f8e:	46b2      	mov	sl, r6
40001f90:	464d      	mov	r5, r9
40001f92:	6013      	str	r3, [r2, #0]
40001f94:	f00c f94e 	bl	4000e234 <__udelay>
40001f98:	e0e3      	b.n	40002162 <mvHwsPexConfig+0x282>
40001f9a:	f89a 4000 	ldrb.w	r4, [sl]
40001f9e:	2c03      	cmp	r4, #3
40001fa0:	f200 80d9 	bhi.w	40002156 <mvHwsPexConfig+0x276>
40001fa4:	f1b9 0f00 	cmp.w	r9, #0
40001fa8:	d007      	beq.n	40001fba <mvHwsPexConfig+0xda>
40001faa:	f89a 3002 	ldrb.w	r3, [sl, #2]
40001fae:	2b01      	cmp	r3, #1
40001fb0:	f000 80d1 	beq.w	40002156 <mvHwsPexConfig+0x276>
40001fb4:	2b03      	cmp	r3, #3
40001fb6:	f000 80ce 	beq.w	40002156 <mvHwsPexConfig+0x276>
40001fba:	b13c      	cbz	r4, 40001fcc <mvHwsPexConfig+0xec>
40001fbc:	03a3      	lsls	r3, r4, #14
40001fbe:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001fc2:	f503 7319 	add.w	r3, r3, #612	; 0x264
40001fc6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001fca:	e000      	b.n	40001fce <mvHwsPexConfig+0xee>
40001fcc:	4b7a      	ldr	r3, [pc, #488]	; (400021b8 <mvHwsPexConfig+0x2d8>)
40001fce:	681b      	ldr	r3, [r3, #0]
40001fd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40001fd4:	2b7e      	cmp	r3, #126	; 0x7e
40001fd6:	f040 80b4 	bne.w	40002142 <mvHwsPexConfig+0x262>
40001fda:	f105 0801 	add.w	r8, r5, #1
40001fde:	b134      	cbz	r4, 40001fee <mvHwsPexConfig+0x10e>
40001fe0:	f104 030f 	add.w	r3, r4, #15
40001fe4:	039b      	lsls	r3, r3, #14
40001fe6:	336c      	adds	r3, #108	; 0x6c
40001fe8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001fec:	e000      	b.n	40001ff0 <mvHwsPexConfig+0x110>
40001fee:	4b73      	ldr	r3, [pc, #460]	; (400021bc <mvHwsPexConfig+0x2dc>)
40001ff0:	a803      	add	r0, sp, #12
40001ff2:	681f      	ldr	r7, [r3, #0]
40001ff4:	f00c fd8a 	bl	4000eb0c <mvSysEnvReadPcieGenSetting>
40001ff8:	b988      	cbnz	r0, 4000201e <mvHwsPexConfig+0x13e>
40001ffa:	9b03      	ldr	r3, [sp, #12]
40001ffc:	b17b      	cbz	r3, 4000201e <mvHwsPexConfig+0x13e>
40001ffe:	f027 0702 	bic.w	r7, r7, #2
40002002:	b134      	cbz	r4, 40002012 <mvHwsPexConfig+0x132>
40002004:	f104 030f 	add.w	r3, r4, #15
40002008:	039b      	lsls	r3, r3, #14
4000200a:	336c      	adds	r3, #108	; 0x6c
4000200c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40002010:	e000      	b.n	40002014 <mvHwsPexConfig+0x134>
40002012:	4b6a      	ldr	r3, [pc, #424]	; (400021bc <mvHwsPexConfig+0x2dc>)
40002014:	601f      	str	r7, [r3, #0]
40002016:	4621      	mov	r1, r4
40002018:	4869      	ldr	r0, [pc, #420]	; (400021c0 <mvHwsPexConfig+0x2e0>)
4000201a:	f00c faa7 	bl	4000e56c <mvPrintf>
4000201e:	f007 070f 	and.w	r7, r7, #15
40002022:	2f02      	cmp	r7, #2
40002024:	f040 8098 	bne.w	40002158 <mvHwsPexConfig+0x278>
40002028:	b134      	cbz	r4, 40002038 <mvHwsPexConfig+0x158>
4000202a:	f104 030f 	add.w	r3, r4, #15
4000202e:	039b      	lsls	r3, r3, #14
40002030:	3370      	adds	r3, #112	; 0x70
40002032:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40002036:	e000      	b.n	4000203a <mvHwsPexConfig+0x15a>
40002038:	4b62      	ldr	r3, [pc, #392]	; (400021c4 <mvHwsPexConfig+0x2e4>)
4000203a:	681f      	ldr	r7, [r3, #0]
4000203c:	f3c7 4703 	ubfx	r7, r7, #16, #4
40002040:	2f01      	cmp	r7, #1
40002042:	f040 8089 	bne.w	40002158 <mvHwsPexConfig+0x278>
40002046:	4629      	mov	r1, r5
40002048:	4620      	mov	r0, r4
4000204a:	f7ff fe8b 	bl	40001d64 <mvPexLocalBusNumSet>
4000204e:	4639      	mov	r1, r7
40002050:	4620      	mov	r0, r4
40002052:	f7ff febb 	bl	40001dcc <mvPexLocalDevNumSet>
40002056:	485c      	ldr	r0, [pc, #368]	; (400021c8 <mvHwsPexConfig+0x2e8>)
40002058:	f7fe fd90 	bl	40000b7c <putstring>
4000205c:	2200      	movs	r2, #0
4000205e:	2334      	movs	r3, #52	; 0x34
40002060:	4620      	mov	r0, r4
40002062:	9300      	str	r3, [sp, #0]
40002064:	4629      	mov	r1, r5
40002066:	4613      	mov	r3, r2
40002068:	f7ff fed2 	bl	40001e10 <mvPexConfigRead>
4000206c:	b2c7      	uxtb	r7, r0
4000206e:	2fff      	cmp	r7, #255	; 0xff
40002070:	d109      	bne.n	40002086 <mvHwsPexConfig+0x1a6>
40002072:	e071      	b.n	40002158 <mvHwsPexConfig+0x278>
40002074:	2200      	movs	r2, #0
40002076:	4620      	mov	r0, r4
40002078:	4629      	mov	r1, r5
4000207a:	9700      	str	r7, [sp, #0]
4000207c:	4613      	mov	r3, r2
4000207e:	f7ff fec7 	bl	40001e10 <mvPexConfigRead>
40002082:	f3c0 2707 	ubfx	r7, r0, #8, #8
40002086:	2200      	movs	r2, #0
40002088:	4620      	mov	r0, r4
4000208a:	4629      	mov	r1, r5
4000208c:	9700      	str	r7, [sp, #0]
4000208e:	4613      	mov	r3, r2
40002090:	f7ff febe 	bl	40001e10 <mvPexConfigRead>
40002094:	b2c0      	uxtb	r0, r0
40002096:	2810      	cmp	r0, #16
40002098:	d1ec      	bne.n	40002074 <mvHwsPexConfig+0x194>
4000209a:	2200      	movs	r2, #0
4000209c:	4620      	mov	r0, r4
4000209e:	4629      	mov	r1, r5
400020a0:	370c      	adds	r7, #12
400020a2:	4613      	mov	r3, r2
400020a4:	9700      	str	r7, [sp, #0]
400020a6:	f7ff feb3 	bl	40001e10 <mvPexConfigRead>
400020aa:	f000 000f 	and.w	r0, r0, #15
400020ae:	2801      	cmp	r0, #1
400020b0:	d93c      	bls.n	4000212c <mvHwsPexConfig+0x24c>
400020b2:	b134      	cbz	r4, 400020c2 <mvHwsPexConfig+0x1e2>
400020b4:	f104 030f 	add.w	r3, r4, #15
400020b8:	039b      	lsls	r3, r3, #14
400020ba:	3390      	adds	r3, #144	; 0x90
400020bc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400020c0:	e000      	b.n	400020c4 <mvHwsPexConfig+0x1e4>
400020c2:	4b42      	ldr	r3, [pc, #264]	; (400021cc <mvHwsPexConfig+0x2ec>)
400020c4:	681a      	ldr	r2, [r3, #0]
400020c6:	f022 0203 	bic.w	r2, r2, #3
400020ca:	f042 0242 	orr.w	r2, r2, #66	; 0x42
400020ce:	b134      	cbz	r4, 400020de <mvHwsPexConfig+0x1fe>
400020d0:	f104 030f 	add.w	r3, r4, #15
400020d4:	039b      	lsls	r3, r3, #14
400020d6:	3390      	adds	r3, #144	; 0x90
400020d8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400020dc:	e000      	b.n	400020e0 <mvHwsPexConfig+0x200>
400020de:	4b3b      	ldr	r3, [pc, #236]	; (400021cc <mvHwsPexConfig+0x2ec>)
400020e0:	601a      	str	r2, [r3, #0]
400020e2:	b13c      	cbz	r4, 400020f4 <mvHwsPexConfig+0x214>
400020e4:	f104 030f 	add.w	r3, r4, #15
400020e8:	039b      	lsls	r3, r3, #14
400020ea:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
400020ee:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400020f2:	e000      	b.n	400020f6 <mvHwsPexConfig+0x216>
400020f4:	4b36      	ldr	r3, [pc, #216]	; (400021d0 <mvHwsPexConfig+0x2f0>)
400020f6:	681a      	ldr	r2, [r3, #0]
400020f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
400020fc:	b13c      	cbz	r4, 4000210e <mvHwsPexConfig+0x22e>
400020fe:	f104 030f 	add.w	r3, r4, #15
40002102:	039b      	lsls	r3, r3, #14
40002104:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
40002108:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000210c:	e000      	b.n	40002110 <mvHwsPexConfig+0x230>
4000210e:	4b30      	ldr	r3, [pc, #192]	; (400021d0 <mvHwsPexConfig+0x2f0>)
40002110:	601a      	str	r2, [r3, #0]
40002112:	f242 7010 	movw	r0, #10000	; 0x2710
40002116:	f00c f88d 	bl	4000e234 <__udelay>
4000211a:	482e      	ldr	r0, [pc, #184]	; (400021d4 <mvHwsPexConfig+0x2f4>)
4000211c:	f7fe fd2e 	bl	40000b7c <putstring>
40002120:	4620      	mov	r0, r4
40002122:	2101      	movs	r1, #1
40002124:	f7fe fd2b 	bl	40000b7e <putdata>
40002128:	482b      	ldr	r0, [pc, #172]	; (400021d8 <mvHwsPexConfig+0x2f8>)
4000212a:	e007      	b.n	4000213c <mvHwsPexConfig+0x25c>
4000212c:	4829      	ldr	r0, [pc, #164]	; (400021d4 <mvHwsPexConfig+0x2f4>)
4000212e:	f7fe fd25 	bl	40000b7c <putstring>
40002132:	4620      	mov	r0, r4
40002134:	2101      	movs	r1, #1
40002136:	f7fe fd22 	bl	40000b7e <putdata>
4000213a:	4828      	ldr	r0, [pc, #160]	; (400021dc <mvHwsPexConfig+0x2fc>)
4000213c:	f7fe fd1e 	bl	40000b7c <putstring>
40002140:	e00a      	b.n	40002158 <mvHwsPexConfig+0x278>
40002142:	4824      	ldr	r0, [pc, #144]	; (400021d4 <mvHwsPexConfig+0x2f4>)
40002144:	f7fe fd1a 	bl	40000b7c <putstring>
40002148:	4620      	mov	r0, r4
4000214a:	2101      	movs	r1, #1
4000214c:	f7fe fd17 	bl	40000b7e <putdata>
40002150:	4823      	ldr	r0, [pc, #140]	; (400021e0 <mvHwsPexConfig+0x300>)
40002152:	f7fe fd13 	bl	40000b7c <putstring>
40002156:	46a8      	mov	r8, r5
40002158:	f109 0901 	add.w	r9, r9, #1
4000215c:	f10a 0a0c 	add.w	sl, sl, #12
40002160:	4645      	mov	r5, r8
40002162:	45d9      	cmp	r9, fp
40002164:	f47f af19 	bne.w	40001f9a <mvHwsPexConfig+0xba>
40002168:	f00c fc0a 	bl	4000e980 <mvSysEnvModelGet>
4000216c:	2300      	movs	r3, #0
4000216e:	4619      	mov	r1, r3
40002170:	0400      	lsls	r0, r0, #16
40002172:	e03d      	b.n	400021f0 <mvHwsPexConfig+0x310>
40002174:	5cf2      	ldrb	r2, [r6, r3]
40002176:	2a03      	cmp	r2, #3
40002178:	d838      	bhi.n	400021ec <mvHwsPexConfig+0x30c>
4000217a:	b129      	cbz	r1, 40002188 <mvHwsPexConfig+0x2a8>
4000217c:	18f4      	adds	r4, r6, r3
4000217e:	78a4      	ldrb	r4, [r4, #2]
40002180:	2c01      	cmp	r4, #1
40002182:	d033      	beq.n	400021ec <mvHwsPexConfig+0x30c>
40002184:	2c03      	cmp	r4, #3
40002186:	d031      	beq.n	400021ec <mvHwsPexConfig+0x30c>
40002188:	b12a      	cbz	r2, 40002196 <mvHwsPexConfig+0x2b6>
4000218a:	f102 040f 	add.w	r4, r2, #15
4000218e:	03a4      	lsls	r4, r4, #14
40002190:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40002194:	e000      	b.n	40002198 <mvHwsPexConfig+0x2b8>
40002196:	4c13      	ldr	r4, [pc, #76]	; (400021e4 <mvHwsPexConfig+0x304>)
40002198:	6824      	ldr	r4, [r4, #0]
4000219a:	b2a4      	uxth	r4, r4
4000219c:	4304      	orrs	r4, r0
4000219e:	b31a      	cbz	r2, 400021e8 <mvHwsPexConfig+0x308>
400021a0:	320f      	adds	r2, #15
400021a2:	0392      	lsls	r2, r2, #14
400021a4:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
400021a8:	e01f      	b.n	400021ea <mvHwsPexConfig+0x30a>
400021aa:	bf00      	nop
400021ac:	d0080060 	andle	r0, r8, r0, rrx
400021b0:	d0018204 	andle	r8, r1, r4, lsl #4
400021b4:	000249f0 	strdeq	r4, [r2], -r0
400021b8:	d0081a64 	andle	r1, r8, r4, ror #20
400021bc:	d008006c 	andle	r0, r8, ip, rrx
400021c0:	4000f427 	andmi	pc, r0, r7, lsr #8
400021c4:	d0080070 	andle	r0, r8, r0, ror r0
400021c8:	4000f440 	andmi	pc, r0, r0, asr #8
400021cc:	d0080090 	mulle	r8, r0, r0
400021d0:	d0081a00 	andle	r1, r8, r0, lsl #20
400021d4:	4000f46c 	andmi	pc, r0, ip, ror #8
400021d8:	4000f477 	andmi	pc, r0, r7, ror r4	; <UNPREDICTABLE>
400021dc:	4000f4ad 	andmi	pc, r0, sp, lsr #9
400021e0:	4000f4bd 			; <UNDEFINED> instruction: 0x4000f4bd
400021e4:	d0080000 	andle	r0, r8, r0
400021e8:	4a04      	ldr	r2, [pc, #16]	; (400021fc <mvHwsPexConfig+0x31c>)
400021ea:	6014      	str	r4, [r2, #0]
400021ec:	3101      	adds	r1, #1
400021ee:	330c      	adds	r3, #12
400021f0:	4559      	cmp	r1, fp
400021f2:	d1bf      	bne.n	40002174 <mvHwsPexConfig+0x294>
400021f4:	2000      	movs	r0, #0
400021f6:	b005      	add	sp, #20
400021f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400021fc:	d0080000 	andle	r0, r8, r0

Disassembly of section .text.mvHwsSerdesSeqInit:

40002200 <mvHwsSerdesSeqInit>:
mvHwsSerdesSeqInit():
40002200:	b508      	push	{r3, lr}
40002202:	f7fe fe2f 	bl	40000e64 <mvHwsSerdesSeqDbInit>
40002206:	2800      	cmp	r0, #0
40002208:	d003      	beq.n	40002212 <mvHwsSerdesSeqInit+0x12>
4000220a:	4802      	ldr	r0, [pc, #8]	; (40002214 <mvHwsSerdesSeqInit+0x14>)
4000220c:	f00c f9ae 	bl	4000e56c <mvPrintf>
40002210:	2001      	movs	r0, #1
40002212:	bd08      	pop	{r3, pc}
40002214:	4000f4d1 	ldrdmi	pc, [r0], -r1

Disassembly of section .text.mvSerdesPowerUpCtrlExt:

40002218 <mvSerdesPowerUpCtrlExt>:
mvSerdesPowerUpCtrlExt():
40002218:	2010      	movs	r0, #16
4000221a:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesSiliconRefClockGet:

4000221c <mvHwsSerdesSiliconRefClockGet>:
mvHwsSerdesSiliconRefClockGet():
4000221c:	2000      	movs	r0, #0
4000221e:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetMaxLane:

40002220 <mvHwsSerdesGetMaxLane>:
mvHwsSerdesGetMaxLane():
40002220:	b508      	push	{r3, lr}
40002222:	f00c fc2d 	bl	4000ea80 <mvSysEnvDeviceIdGet>
40002226:	280a      	cmp	r0, #10
40002228:	d80e      	bhi.n	40002248 <mvHwsSerdesGetMaxLane+0x28>
4000222a:	2301      	movs	r3, #1
4000222c:	fa03 f000 	lsl.w	r0, r3, r0
40002230:	f240 6304 	movw	r3, #1540	; 0x604
40002234:	4003      	ands	r3, r0
40002236:	b95b      	cbnz	r3, 40002250 <mvHwsSerdesGetMaxLane+0x30>
40002238:	f010 0f0a 	tst.w	r0, #10
4000223c:	d102      	bne.n	40002244 <mvHwsSerdesGetMaxLane+0x24>
4000223e:	07c3      	lsls	r3, r0, #31
40002240:	d408      	bmi.n	40002254 <mvHwsSerdesGetMaxLane+0x34>
40002242:	e001      	b.n	40002248 <mvHwsSerdesGetMaxLane+0x28>
40002244:	2006      	movs	r0, #6
40002246:	bd08      	pop	{r3, pc}
40002248:	4803      	ldr	r0, [pc, #12]	; (40002258 <mvHwsSerdesGetMaxLane+0x38>)
4000224a:	4904      	ldr	r1, [pc, #16]	; (4000225c <mvHwsSerdesGetMaxLane+0x3c>)
4000224c:	f00c f98e 	bl	4000e56c <mvPrintf>
40002250:	2004      	movs	r0, #4
40002252:	bd08      	pop	{r3, pc}
40002254:	2005      	movs	r0, #5
40002256:	bd08      	pop	{r3, pc}
40002258:	4000f508 	andmi	pc, r0, r8, lsl #10
4000225c:	40011fa4 	andmi	r1, r1, r4, lsr #31

Disassembly of section .text.mvHwsIsSerdesActive:

40002260 <mvHwsIsSerdesActive>:
mvHwsIsSerdesActive():
40002260:	b538      	push	{r3, r4, r5, lr}
40002262:	4605      	mov	r5, r0
40002264:	f00c fc0c 	bl	4000ea80 <mvSysEnvDeviceIdGet>
40002268:	1e04      	subs	r4, r0, #0
4000226a:	d107      	bne.n	4000227c <mvHwsIsSerdesActive+0x1c>
4000226c:	2d04      	cmp	r5, #4
4000226e:	d105      	bne.n	4000227c <mvHwsIsSerdesActive+0x1c>
40002270:	480b      	ldr	r0, [pc, #44]	; (400022a0 <mvHwsIsSerdesActive+0x40>)
40002272:	490c      	ldr	r1, [pc, #48]	; (400022a4 <mvHwsIsSerdesActive+0x44>)
40002274:	f00c f97a 	bl	4000e56c <mvPrintf>
40002278:	4620      	mov	r0, r4
4000227a:	bd38      	pop	{r3, r4, r5, pc}
4000227c:	f00c fc00 	bl	4000ea80 <mvSysEnvDeviceIdGet>
40002280:	b908      	cbnz	r0, 40002286 <mvHwsIsSerdesActive+0x26>
40002282:	2d05      	cmp	r5, #5
40002284:	d008      	beq.n	40002298 <mvHwsIsSerdesActive+0x38>
40002286:	f7ff ffcb 	bl	40002220 <mvHwsSerdesGetMaxLane>
4000228a:	4285      	cmp	r5, r0
4000228c:	d206      	bcs.n	4000229c <mvHwsIsSerdesActive+0x3c>
4000228e:	2d06      	cmp	r5, #6
40002290:	bf8c      	ite	hi
40002292:	2000      	movhi	r0, #0
40002294:	2001      	movls	r0, #1
40002296:	bd38      	pop	{r3, r4, r5, pc}
40002298:	2001      	movs	r0, #1
4000229a:	bd38      	pop	{r3, r4, r5, pc}
4000229c:	2000      	movs	r0, #0
4000229e:	bd38      	pop	{r3, r4, r5, pc}
400022a0:	4000f533 	andmi	pc, r0, r3, lsr r5	; <UNPREDICTABLE>
400022a4:	40011fba 			; <UNDEFINED> instruction: 0x40011fba

Disassembly of section .text.mvHwsGetExtBaseAddr:

400022a8 <mvHwsGetExtBaseAddr>:
mvHwsGetExtBaseAddr():
400022a8:	6019      	str	r1, [r3, #0]
400022aa:	2000      	movs	r0, #0
400022ac:	9b00      	ldr	r3, [sp, #0]
400022ae:	601a      	str	r2, [r3, #0]
400022b0:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetPhySelectorVal:

400022b4 <mvHwsSerdesGetPhySelectorVal>:
mvHwsSerdesGetPhySelectorVal():
400022b4:	2915      	cmp	r1, #21
400022b6:	b538      	push	{r3, r4, r5, lr}
400022b8:	4604      	mov	r4, r0
400022ba:	460d      	mov	r5, r1
400022bc:	d80a      	bhi.n	400022d4 <mvHwsSerdesGetPhySelectorVal+0x20>
400022be:	f7fe fd03 	bl	40000cc8 <mvHwsCtrlSerdesRevGet>
400022c2:	2307      	movs	r3, #7
400022c4:	fb03 4405 	mla	r4, r3, r5, r4
400022c8:	b908      	cbnz	r0, 400022ce <mvHwsSerdesGetPhySelectorVal+0x1a>
400022ca:	4b03      	ldr	r3, [pc, #12]	; (400022d8 <mvHwsSerdesGetPhySelectorVal+0x24>)
400022cc:	e000      	b.n	400022d0 <mvHwsSerdesGetPhySelectorVal+0x1c>
400022ce:	4b03      	ldr	r3, [pc, #12]	; (400022dc <mvHwsSerdesGetPhySelectorVal+0x28>)
400022d0:	5d18      	ldrb	r0, [r3, r4]
400022d2:	bd38      	pop	{r3, r4, r5, pc}
400022d4:	20ff      	movs	r0, #255	; 0xff
400022d6:	bd38      	pop	{r3, r4, r5, pc}
400022d8:	4001423c 	andmi	r4, r1, ip, lsr r2
400022dc:	40013f60 	andmi	r3, r1, r0, ror #30

Disassembly of section .text.mvHwsGetPhysicalSerdesNum:

400022e0 <mvHwsGetPhysicalSerdesNum>:
mvHwsGetPhysicalSerdesNum():
400022e0:	2804      	cmp	r0, #4
400022e2:	b508      	push	{r3, lr}
400022e4:	d105      	bne.n	400022f2 <mvHwsGetPhysicalSerdesNum+0x12>
400022e6:	f00c fbcb 	bl	4000ea80 <mvSysEnvDeviceIdGet>
400022ea:	2800      	cmp	r0, #0
400022ec:	bf14      	ite	ne
400022ee:	2004      	movne	r0, #4
400022f0:	2005      	moveq	r0, #5
400022f2:	bd08      	pop	{r3, pc}

Disassembly of section .text.loadTopologyCustomer:

400022f4 <loadTopologyCustomer>:
loadTopologyCustomer():
400022f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400022f6:	4607      	mov	r7, r0
400022f8:	f00c fa20 	bl	4000e73c <mvBoardIdGet>
400022fc:	f00c fa67 	bl	4000e7ce <mvBoardIdIndexGet>
40002300:	2554      	movs	r5, #84	; 0x54
40002302:	2600      	movs	r6, #0
40002304:	4604      	mov	r4, r0
40002306:	4814      	ldr	r0, [pc, #80]	; (40002358 <loadTopologyCustomer+0x64>)
40002308:	f7fe fc38 	bl	40000b7c <putstring>
4000230c:	4b13      	ldr	r3, [pc, #76]	; (4000235c <loadTopologyCustomer+0x68>)
4000230e:	fb05 3504 	mla	r5, r5, r4, r3
40002312:	463c      	mov	r4, r7
40002314:	e014      	b.n	40002340 <loadTopologyCustomer+0x4c>
40002316:	f815 3c0a 	ldrb.w	r3, [r5, #-10]
4000231a:	3601      	adds	r6, #1
4000231c:	f804 3c0a 	strb.w	r3, [r4, #-10]
40002320:	f815 3c0b 	ldrb.w	r3, [r5, #-11]
40002324:	f804 3c0b 	strb.w	r3, [r4, #-11]
40002328:	f815 3c0c 	ldrb.w	r3, [r5, #-12]
4000232c:	f804 3c0c 	strb.w	r3, [r4, #-12]
40002330:	f855 3c08 	ldr.w	r3, [r5, #-8]
40002334:	f844 3c08 	str.w	r3, [r4, #-8]
40002338:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000233c:	f844 3c04 	str.w	r3, [r4, #-4]
40002340:	f7ff ff6e 	bl	40002220 <mvHwsSerdesGetMaxLane>
40002344:	350c      	adds	r5, #12
40002346:	340c      	adds	r4, #12
40002348:	4286      	cmp	r6, r0
4000234a:	d3e4      	bcc.n	40002316 <loadTopologyCustomer+0x22>
4000234c:	4638      	mov	r0, r7
4000234e:	f7ff f885 	bl	4000145c <updateUsb3DeviceConfig>
40002352:	2000      	movs	r0, #0
40002354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40002356:	bf00      	nop
40002358:	4000f564 	andmi	pc, r0, r4, ror #10
4000235c:	400142d8 	ldrdmi	r4, [r1], -r8

Disassembly of section .text.ddr3GetTopologyMap:

40002360 <ddr3GetTopologyMap>:
ddr3GetTopologyMap():
40002360:	b538      	push	{r3, r4, r5, lr}
40002362:	4605      	mov	r5, r0
40002364:	f00c f9ea 	bl	4000e73c <mvBoardIdGet>
40002368:	f00c fa31 	bl	4000e7ce <mvBoardIdIndexGet>
4000236c:	4604      	mov	r4, r0
4000236e:	4809      	ldr	r0, [pc, #36]	; (40002394 <ddr3GetTopologyMap+0x34>)
40002370:	4621      	mov	r1, r4
40002372:	f00c f8fb 	bl	4000e56c <mvPrintf>
40002376:	2c47      	cmp	r4, #71	; 0x47
40002378:	d806      	bhi.n	40002388 <ddr3GetTopologyMap+0x28>
4000237a:	4b07      	ldr	r3, [pc, #28]	; (40002398 <ddr3GetTopologyMap+0x38>)
4000237c:	2260      	movs	r2, #96	; 0x60
4000237e:	2000      	movs	r0, #0
40002380:	fb02 3404 	mla	r4, r2, r4, r3
40002384:	602c      	str	r4, [r5, #0]
40002386:	bd38      	pop	{r3, r4, r5, pc}
40002388:	4804      	ldr	r0, [pc, #16]	; (4000239c <ddr3GetTopologyMap+0x3c>)
4000238a:	4621      	mov	r1, r4
4000238c:	f00c f8ee 	bl	4000e56c <mvPrintf>
40002390:	2010      	movs	r0, #16
40002392:	bd38      	pop	{r3, r4, r5, pc}
40002394:	4000f57a 	andmi	pc, r0, sl, ror r5	; <UNPREDICTABLE>
40002398:	40014458 	andmi	r4, r1, r8, asr r4
4000239c:	4000f59c 	mulmi	r0, ip, r5

Disassembly of section .text.ddr3LoadTopologyMap:

400023a0 <ddr3LoadTopologyMap>:
ddr3LoadTopologyMap():
400023a0:	b513      	push	{r0, r1, r4, lr}
400023a2:	a802      	add	r0, sp, #8
400023a4:	2300      	movs	r3, #0
400023a6:	f840 3d04 	str.w	r3, [r0, #-4]!
400023aa:	f7ff ffd9 	bl	40002360 <ddr3GetTopologyMap>
400023ae:	1e04      	subs	r4, r0, #0
400023b0:	d007      	beq.n	400023c2 <ddr3LoadTopologyMap+0x22>
400023b2:	4806      	ldr	r0, [pc, #24]	; (400023cc <ddr3LoadTopologyMap+0x2c>)
400023b4:	4621      	mov	r1, r4
400023b6:	4a06      	ldr	r2, [pc, #24]	; (400023d0 <ddr3LoadTopologyMap+0x30>)
400023b8:	f240 2359 	movw	r3, #601	; 0x259
400023bc:	f00c f8d6 	bl	4000e56c <mvPrintf>
400023c0:	e002      	b.n	400023c8 <ddr3LoadTopologyMap+0x28>
400023c2:	9901      	ldr	r1, [sp, #4]
400023c4:	f008 fed0 	bl	4000b168 <ddr3TipSetTopologyMap>
400023c8:	4620      	mov	r0, r4
400023ca:	bd1c      	pop	{r2, r3, r4, pc}
400023cc:	4000f619 	andmi	pc, r0, r9, lsl r6	; <UNPREDICTABLE>
400023d0:	4000f636 	andmi	pc, r0, r6, lsr r6	; <UNPREDICTABLE>

Disassembly of section .text.ddr3NewTipDlbConfig:

400023d4 <ddr3NewTipDlbConfig>:
ddr3NewTipDlbConfig():
400023d4:	b508      	push	{r3, lr}
400023d6:	f00c fb8b 	bl	4000eaf0 <mvSysEnvDlbConfigPtrGet>
400023da:	e004      	b.n	400023e6 <ddr3NewTipDlbConfig+0x12>
400023dc:	f850 2c04 	ldr.w	r2, [r0, #-4]
400023e0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400023e4:	601a      	str	r2, [r3, #0]
400023e6:	f850 3b08 	ldr.w	r3, [r0], #8
400023ea:	2b00      	cmp	r3, #0
400023ec:	d1f6      	bne.n	400023dc <ddr3NewTipDlbConfig+0x8>
400023ee:	4b03      	ldr	r3, [pc, #12]	; (400023fc <ddr3NewTipDlbConfig+0x28>)
400023f0:	681a      	ldr	r2, [r3, #0]
400023f2:	f042 025d 	orr.w	r2, r2, #93	; 0x5d
400023f6:	601a      	str	r2, [r3, #0]
400023f8:	bd08      	pop	{r3, pc}
400023fa:	bf00      	nop
400023fc:	d0001700 	andle	r1, r0, r0, lsl #14

Disassembly of section .text.ddr3GetBusWidth:

40002400 <ddr3GetBusWidth>:
ddr3GetBusWidth():
40002400:	4b03      	ldr	r3, [pc, #12]	; (40002410 <ddr3GetBusWidth+0x10>)
40002402:	681b      	ldr	r3, [r3, #0]
40002404:	f413 4f00 	tst.w	r3, #32768	; 0x8000
40002408:	bf14      	ite	ne
4000240a:	2020      	movne	r0, #32
4000240c:	2010      	moveq	r0, #16
4000240e:	4770      	bx	lr
40002410:	d0001400 	andle	r1, r0, r0, lsl #8

Disassembly of section .text.ddr3GetDeviceWidth:

40002414 <ddr3GetDeviceWidth>:
ddr3GetDeviceWidth():
40002414:	4b05      	ldr	r3, [pc, #20]	; (4000242c <ddr3GetDeviceWidth+0x18>)
40002416:	2203      	movs	r2, #3
40002418:	0080      	lsls	r0, r0, #2
4000241a:	fa02 f200 	lsl.w	r2, r2, r0
4000241e:	681b      	ldr	r3, [r3, #0]
40002420:	4013      	ands	r3, r2
40002422:	40c3      	lsrs	r3, r0
40002424:	bf14      	ite	ne
40002426:	2010      	movne	r0, #16
40002428:	2008      	moveq	r0, #8
4000242a:	4770      	bx	lr
4000242c:	d0001410 	andle	r1, r0, r0, lsl r4

Disassembly of section .text.ddr3GetDeviceSize:

40002430 <ddr3GetDeviceSize>:
ddr3GetDeviceSize():
40002430:	4b19      	ldr	r3, [pc, #100]	; (40002498 <ddr3GetDeviceSize+0x68>)
40002432:	0081      	lsls	r1, r0, #2
40002434:	3102      	adds	r1, #2
40002436:	b510      	push	{r4, lr}
40002438:	4604      	mov	r4, r0
4000243a:	681a      	ldr	r2, [r3, #0]
4000243c:	f100 0314 	add.w	r3, r0, #20
40002440:	fa22 f303 	lsr.w	r3, r2, r3
40002444:	fa22 f201 	lsr.w	r2, r2, r1
40002448:	f003 0301 	and.w	r3, r3, #1
4000244c:	f002 0203 	and.w	r2, r2, #3
40002450:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
40002454:	2b05      	cmp	r3, #5
40002456:	d810      	bhi.n	4000247a <ddr3GetDeviceSize+0x4a>
40002458:	e8df f003 	tbb	[pc, r3]
4000245c:	061b0f03 	ldreq	r0, [fp], -r3, lsl #30
40002460:	f04f0c09 			; <UNDEFINED> instruction: 0xf04f0c09
40002464:	4080      	lsls	r0, r0
40002466:	bd10      	pop	{r4, pc}
40002468:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
4000246c:	bd10      	pop	{r4, pc}
4000246e:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
40002472:	bd10      	pop	{r4, pc}
40002474:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
40002478:	bd10      	pop	{r4, pc}
4000247a:	4808      	ldr	r0, [pc, #32]	; (4000249c <ddr3GetDeviceSize+0x6c>)
4000247c:	f7fe fb7e 	bl	40000b7c <putstring>
40002480:	4620      	mov	r0, r4
40002482:	2101      	movs	r1, #1
40002484:	f7fe fb7b 	bl	40000b7e <putdata>
40002488:	4805      	ldr	r0, [pc, #20]	; (400024a0 <ddr3GetDeviceSize+0x70>)
4000248a:	f7fe fb77 	bl	40000b7c <putstring>
4000248e:	4805      	ldr	r0, [pc, #20]	; (400024a4 <ddr3GetDeviceSize+0x74>)
40002490:	bd10      	pop	{r4, pc}
40002492:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
40002496:	bd10      	pop	{r4, pc}
40002498:	d0001410 	andle	r1, r0, r0, lsl r4
4000249c:	4000f648 	andmi	pc, r0, r8, asr #12
400024a0:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
400024a4:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8

Disassembly of section .text.ddr3CalcMemCsSize:

400024a8 <ddr3CalcMemCsSize>:
ddr3CalcMemCsSize():
400024a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
400024ac:	460c      	mov	r4, r1
400024ae:	4606      	mov	r6, r0
400024b0:	f7ff ffa6 	bl	40002400 <ddr3GetBusWidth>
400024b4:	4680      	mov	r8, r0
400024b6:	4630      	mov	r0, r6
400024b8:	f7ff ffac 	bl	40002414 <ddr3GetDeviceWidth>
400024bc:	4607      	mov	r7, r0
400024be:	4630      	mov	r0, r6
400024c0:	f7ff ffb6 	bl	40002430 <ddr3GetDeviceSize>
400024c4:	4639      	mov	r1, r7
400024c6:	4605      	mov	r5, r0
400024c8:	4640      	mov	r0, r8
400024ca:	f7fd edf0 	blx	400000ac <__aeabi_uidiv>
400024ce:	f7fe e8e4 	blx	40000698 <__aeabi_ui2f>
400024d2:	4629      	mov	r1, r5
400024d4:	f7fe e93a 	blx	4000074c <__aeabi_fmul>
400024d8:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
400024dc:	f7fe e936 	blx	4000074c <__aeabi_fmul>
400024e0:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
400024e4:	4605      	mov	r5, r0
400024e6:	f7fe eafa 	blx	40000adc <__aeabi_fcmpeq>
400024ea:	b110      	cbz	r0, 400024f2 <ddr3CalcMemCsSize+0x4a>
400024ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
400024f0:	e022      	b.n	40002538 <ddr3CalcMemCsSize+0x90>
400024f2:	4628      	mov	r0, r5
400024f4:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
400024f8:	f7fe eaf0 	blx	40000adc <__aeabi_fcmpeq>
400024fc:	b110      	cbz	r0, 40002504 <ddr3CalcMemCsSize+0x5c>
400024fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
40002502:	e019      	b.n	40002538 <ddr3CalcMemCsSize+0x90>
40002504:	4628      	mov	r0, r5
40002506:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
4000250a:	f7fe eae8 	blx	40000adc <__aeabi_fcmpeq>
4000250e:	b110      	cbz	r0, 40002516 <ddr3CalcMemCsSize+0x6e>
40002510:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40002514:	e010      	b.n	40002538 <ddr3CalcMemCsSize+0x90>
40002516:	4628      	mov	r0, r5
40002518:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
4000251c:	f7fe eade 	blx	40000adc <__aeabi_fcmpeq>
40002520:	b110      	cbz	r0, 40002528 <ddr3CalcMemCsSize+0x80>
40002522:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40002526:	e007      	b.n	40002538 <ddr3CalcMemCsSize+0x90>
40002528:	4628      	mov	r0, r5
4000252a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
4000252e:	f7fe ead6 	blx	40000adc <__aeabi_fcmpeq>
40002532:	b128      	cbz	r0, 40002540 <ddr3CalcMemCsSize+0x98>
40002534:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40002538:	6023      	str	r3, [r4, #0]
4000253a:	2000      	movs	r0, #0
4000253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40002540:	4806      	ldr	r0, [pc, #24]	; (4000255c <ddr3CalcMemCsSize+0xb4>)
40002542:	f7fe fb1b 	bl	40000b7c <putstring>
40002546:	4630      	mov	r0, r6
40002548:	2101      	movs	r1, #1
4000254a:	f7fe fb18 	bl	40000b7e <putdata>
4000254e:	4804      	ldr	r0, [pc, #16]	; (40002560 <ddr3CalcMemCsSize+0xb8>)
40002550:	f7fe fb14 	bl	40000b7c <putstring>
40002554:	2002      	movs	r0, #2
40002556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000255a:	bf00      	nop
4000255c:	4000f669 	andmi	pc, r0, r9, ror #12
40002560:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>

Disassembly of section .text.ddr3FastPathDynamicCsSizeConfig:

40002564 <ddr3FastPathDynamicCsSizeConfig>:
ddr3FastPathDynamicCsSizeConfig():
40002564:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
40002568:	2500      	movs	r5, #0
4000256a:	4e1d      	ldr	r6, [pc, #116]	; (400025e0 <ddr3FastPathDynamicCsSizeConfig+0x7c>)
4000256c:	af02      	add	r7, sp, #8
4000256e:	4682      	mov	sl, r0
40002570:	462c      	mov	r4, r5
40002572:	f04f 0901 	mov.w	r9, #1
40002576:	f64f 78ff 	movw	r8, #65535	; 0xffff
4000257a:	f847 5d04 	str.w	r5, [r7, #-4]!
4000257e:	fa09 f304 	lsl.w	r3, r9, r4
40002582:	ea13 0f0a 	tst.w	r3, sl
40002586:	d01f      	beq.n	400025c8 <ddr3FastPathDynamicCsSizeConfig+0x64>
40002588:	4620      	mov	r0, r4
4000258a:	4639      	mov	r1, r7
4000258c:	f7ff ff8c 	bl	400024a8 <ddr3CalcMemCsSize>
40002590:	bb10      	cbnz	r0, 400025d8 <ddr3FastPathDynamicCsSizeConfig+0x74>
40002592:	9b01      	ldr	r3, [sp, #4]
40002594:	4a13      	ldr	r2, [pc, #76]	; (400025e4 <ddr3FastPathDynamicCsSizeConfig+0x80>)
40002596:	1e59      	subs	r1, r3, #1
40002598:	0c09      	lsrs	r1, r1, #16
4000259a:	0409      	lsls	r1, r1, #16
4000259c:	430a      	orrs	r2, r1
4000259e:	f046 4150 	orr.w	r1, r6, #3489660928	; 0xd0000000
400025a2:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
400025a6:	600a      	str	r2, [r1, #0]
400025a8:	1f31      	subs	r1, r6, #4
400025aa:	fb03 f204 	mul.w	r2, r3, r4
400025ae:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
400025b2:	0c12      	lsrs	r2, r2, #16
400025b4:	0412      	lsls	r2, r2, #16
400025b6:	600a      	str	r2, [r1, #0]
400025b8:	0c1a      	lsrs	r2, r3, #16
400025ba:	eb02 4215 	add.w	r2, r2, r5, lsr #16
400025be:	4542      	cmp	r2, r8
400025c0:	bf94      	ite	ls
400025c2:	18ed      	addls	r5, r5, r3
400025c4:	f04f 4540 	movhi.w	r5, #3221225472	; 0xc0000000
400025c8:	3401      	adds	r4, #1
400025ca:	3608      	adds	r6, #8
400025cc:	2c04      	cmp	r4, #4
400025ce:	d1d6      	bne.n	4000257e <ddr3FastPathDynamicCsSizeConfig+0x1a>
400025d0:	4b05      	ldr	r3, [pc, #20]	; (400025e8 <ddr3FastPathDynamicCsSizeConfig+0x84>)
400025d2:	2000      	movs	r0, #0
400025d4:	601d      	str	r5, [r3, #0]
400025d6:	e000      	b.n	400025da <ddr3FastPathDynamicCsSizeConfig+0x76>
400025d8:	2001      	movs	r0, #1
400025da:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
400025de:	bf00      	nop
400025e0:	00020184 	andeq	r0, r2, r4, lsl #3
400025e4:	00ffffe1 	rscseq	pc, pc, r1, ror #31
400025e8:	d0008c04 	andle	r8, r0, r4, lsl #24

Disassembly of section .text.ddr3Init:

400025ec <ddr3Init>:
ddr3Init():
400025ec:	b5f0      	push	{r4, r5, r6, r7, lr}
400025ee:	b0a3      	sub	sp, #140	; 0x8c
400025f0:	f001 fde0 	bl	400041b4 <ddr3PrintVersion>
400025f4:	488f      	ldr	r0, [pc, #572]	; (40002834 <ddr3Init+0x248>)
400025f6:	f7fe fac1 	bl	40000b7c <putstring>
400025fa:	2000      	movs	r0, #0
400025fc:	2101      	movs	r1, #1
400025fe:	f7fe fabe 	bl	40000b7e <putdata>
40002602:	488d      	ldr	r0, [pc, #564]	; (40002838 <ddr3Init+0x24c>)
40002604:	f7fe faba 	bl	40000b7c <putstring>
40002608:	4b8c      	ldr	r3, [pc, #560]	; (4000283c <ddr3Init+0x250>)
4000260a:	681b      	ldr	r3, [r3, #0]
4000260c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
40002610:	2b01      	cmp	r3, #1
40002612:	d00d      	beq.n	40002630 <ddr3Init+0x44>
40002614:	d311      	bcc.n	4000263a <ddr3Init+0x4e>
40002616:	2b03      	cmp	r3, #3
40002618:	d114      	bne.n	40002644 <ddr3Init+0x58>
4000261a:	4b89      	ldr	r3, [pc, #548]	; (40002840 <ddr3Init+0x254>)
4000261c:	681a      	ldr	r2, [r3, #0]
4000261e:	f042 0210 	orr.w	r2, r2, #16
40002622:	601a      	str	r2, [r3, #0]
40002624:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
40002628:	681a      	ldr	r2, [r3, #0]
4000262a:	f042 0210 	orr.w	r2, r2, #16
4000262e:	601a      	str	r2, [r3, #0]
40002630:	4b84      	ldr	r3, [pc, #528]	; (40002844 <ddr3Init+0x258>)
40002632:	681a      	ldr	r2, [r3, #0]
40002634:	f042 0210 	orr.w	r2, r2, #16
40002638:	601a      	str	r2, [r3, #0]
4000263a:	4b83      	ldr	r3, [pc, #524]	; (40002848 <ddr3Init+0x25c>)
4000263c:	681a      	ldr	r2, [r3, #0]
4000263e:	f042 0210 	orr.w	r2, r2, #16
40002642:	601a      	str	r2, [r3, #0]
40002644:	f00c f926 	bl	4000e894 <mvSysEnvSuspendWakeupCheck>
40002648:	2802      	cmp	r0, #2
4000264a:	d104      	bne.n	40002656 <ddr3Init+0x6a>
4000264c:	4b7f      	ldr	r3, [pc, #508]	; (4000284c <ddr3Init+0x260>)
4000264e:	681a      	ldr	r2, [r3, #0]
40002650:	f042 0202 	orr.w	r2, r2, #2
40002654:	601a      	str	r2, [r3, #0]
40002656:	4b7e      	ldr	r3, [pc, #504]	; (40002850 <ddr3Init+0x264>)
40002658:	681b      	ldr	r3, [r3, #0]
4000265a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
4000265e:	d001      	beq.n	40002664 <ddr3Init+0x78>
40002660:	487c      	ldr	r0, [pc, #496]	; (40002854 <ddr3Init+0x268>)
40002662:	e0d6      	b.n	40002812 <ddr3Init+0x226>
40002664:	497c      	ldr	r1, [pc, #496]	; (40002858 <ddr3Init+0x26c>)
40002666:	4a7d      	ldr	r2, [pc, #500]	; (4000285c <ddr3Init+0x270>)
40002668:	6808      	ldr	r0, [r1, #0]
4000266a:	4002      	ands	r2, r0
4000266c:	a822      	add	r0, sp, #136	; 0x88
4000266e:	f042 0224 	orr.w	r2, r2, #36	; 0x24
40002672:	f442 325b 	orr.w	r2, r2, #224256	; 0x36c00
40002676:	600a      	str	r2, [r1, #0]
40002678:	4a79      	ldr	r2, [pc, #484]	; (40002860 <ddr3Init+0x274>)
4000267a:	6013      	str	r3, [r2, #0]
4000267c:	4a79      	ldr	r2, [pc, #484]	; (40002864 <ddr3Init+0x278>)
4000267e:	f840 3d0c 	str.w	r3, [r0, #-12]!
40002682:	6013      	str	r3, [r2, #0]
40002684:	f7ff fe6c 	bl	40002360 <ddr3GetTopologyMap>
40002688:	1e01      	subs	r1, r0, #0
4000268a:	d006      	beq.n	4000269a <ddr3Init+0xae>
4000268c:	4876      	ldr	r0, [pc, #472]	; (40002868 <ddr3Init+0x27c>)
4000268e:	f240 132f 	movw	r3, #303	; 0x12f
40002692:	4a76      	ldr	r2, [pc, #472]	; (4000286c <ddr3Init+0x280>)
40002694:	f00b ff6a 	bl	4000e56c <mvPrintf>
40002698:	e03e      	b.n	40002718 <ddr3Init+0x12c>
4000269a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
4000269c:	aa01      	add	r2, sp, #4
4000269e:	791e      	ldrb	r6, [r3, #4]
400026a0:	4b73      	ldr	r3, [pc, #460]	; (40002870 <ddr3Init+0x284>)
400026a2:	6019      	str	r1, [r3, #0]
400026a4:	4b73      	ldr	r3, [pc, #460]	; (40002874 <ddr3Init+0x288>)
400026a6:	4974      	ldr	r1, [pc, #464]	; (40002878 <ddr3Init+0x28c>)
400026a8:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
400026ac:	3304      	adds	r3, #4
400026ae:	428b      	cmp	r3, r1
400026b0:	6800      	ldr	r0, [r0, #0]
400026b2:	f842 0b04 	str.w	r0, [r2], #4
400026b6:	d1f7      	bne.n	400026a8 <ddr3Init+0xbc>
400026b8:	2200      	movs	r2, #0
400026ba:	2501      	movs	r5, #1
400026bc:	4613      	mov	r3, r2
400026be:	4614      	mov	r4, r2
400026c0:	fa05 f103 	lsl.w	r1, r5, r3
400026c4:	4231      	tst	r1, r6
400026c6:	d024      	beq.n	40002712 <ddr3Init+0x126>
400026c8:	2b02      	cmp	r3, #2
400026ca:	d008      	beq.n	400026de <ddr3Init+0xf2>
400026cc:	2b03      	cmp	r3, #3
400026ce:	d009      	beq.n	400026e4 <ddr3Init+0xf8>
400026d0:	2b01      	cmp	r3, #1
400026d2:	bf0c      	ite	eq
400026d4:	f44f 6150 	moveq.w	r1, #3328	; 0xd00
400026d8:	f44f 6160 	movne.w	r1, #3584	; 0xe00
400026dc:	e004      	b.n	400026e8 <ddr3Init+0xfc>
400026de:	f44f 6130 	mov.w	r1, #2816	; 0xb00
400026e2:	e001      	b.n	400026e8 <ddr3Init+0xfc>
400026e4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
400026e8:	4864      	ldr	r0, [pc, #400]	; (4000287c <ddr3Init+0x290>)
400026ea:	4308      	orrs	r0, r1
400026ec:	0111      	lsls	r1, r2, #4
400026ee:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
400026f2:	f101 0740 	add.w	r7, r1, #64	; 0x40
400026f6:	f047 4750 	orr.w	r7, r7, #3489660928	; 0xd0000000
400026fa:	6038      	str	r0, [r7, #0]
400026fc:	f101 0044 	add.w	r0, r1, #68	; 0x44
40002700:	3148      	adds	r1, #72	; 0x48
40002702:	0717      	lsls	r7, r2, #28
40002704:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40002708:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
4000270c:	3201      	adds	r2, #1
4000270e:	6007      	str	r7, [r0, #0]
40002710:	600c      	str	r4, [r1, #0]
40002712:	3301      	adds	r3, #1
40002714:	2b04      	cmp	r3, #4
40002716:	d1d3      	bne.n	400026c0 <ddr3Init+0xd4>
40002718:	f7ff fe42 	bl	400023a0 <ddr3LoadTopologyMap>
4000271c:	1e04      	subs	r4, r0, #0
4000271e:	d001      	beq.n	40002724 <ddr3Init+0x138>
40002720:	4857      	ldr	r0, [pc, #348]	; (40002880 <ddr3Init+0x294>)
40002722:	e049      	b.n	400027b8 <ddr3Init+0x1cc>
40002724:	4d57      	ldr	r5, [pc, #348]	; (40002884 <ddr3Init+0x298>)
40002726:	4628      	mov	r0, r5
40002728:	f7ff fe1a 	bl	40002360 <ddr3GetTopologyMap>
4000272c:	1e04      	subs	r4, r0, #0
4000272e:	d005      	beq.n	4000273c <ddr3Init+0x150>
40002730:	484d      	ldr	r0, [pc, #308]	; (40002868 <ddr3Init+0x27c>)
40002732:	4621      	mov	r1, r4
40002734:	4a4d      	ldr	r2, [pc, #308]	; (4000286c <ddr3Init+0x280>)
40002736:	f240 3362 	movw	r3, #866	; 0x362
4000273a:	e017      	b.n	4000276c <ddr3Init+0x180>
4000273c:	682b      	ldr	r3, [r5, #0]
4000273e:	aa20      	add	r2, sp, #128	; 0x80
40002740:	7819      	ldrb	r1, [r3, #0]
40002742:	f002 fd07 	bl	40005154 <ddr3TipGetFirstActiveIf>
40002746:	1e04      	subs	r4, r0, #0
40002748:	d005      	beq.n	40002756 <ddr3Init+0x16a>
4000274a:	4847      	ldr	r0, [pc, #284]	; (40002868 <ddr3Init+0x27c>)
4000274c:	4621      	mov	r1, r4
4000274e:	4a47      	ldr	r2, [pc, #284]	; (4000286c <ddr3Init+0x280>)
40002750:	f240 3365 	movw	r3, #869	; 0x365
40002754:	e00a      	b.n	4000276c <ddr3Init+0x180>
40002756:	9920      	ldr	r1, [sp, #128]	; 0x80
40002758:	aa21      	add	r2, sp, #132	; 0x84
4000275a:	f001 fdc5 	bl	400042e8 <mvCalcCsNum>
4000275e:	1e04      	subs	r4, r0, #0
40002760:	d007      	beq.n	40002772 <ddr3Init+0x186>
40002762:	4841      	ldr	r0, [pc, #260]	; (40002868 <ddr3Init+0x27c>)
40002764:	4621      	mov	r1, r4
40002766:	4a41      	ldr	r2, [pc, #260]	; (4000286c <ddr3Init+0x280>)
40002768:	f240 3367 	movw	r3, #871	; 0x367
4000276c:	f00b fefe 	bl	4000e56c <mvPrintf>
40002770:	e054      	b.n	4000281c <ddr3Init+0x230>
40002772:	23a0      	movs	r3, #160	; 0xa0
40002774:	9311      	str	r3, [sp, #68]	; 0x44
40002776:	230a      	movs	r3, #10
40002778:	9312      	str	r3, [sp, #72]	; 0x48
4000277a:	237b      	movs	r3, #123	; 0x7b
4000277c:	9313      	str	r3, [sp, #76]	; 0x4c
4000277e:	9314      	str	r3, [sp, #80]	; 0x50
40002780:	234a      	movs	r3, #74	; 0x4a
40002782:	9315      	str	r3, [sp, #84]	; 0x54
40002784:	a911      	add	r1, sp, #68	; 0x44
40002786:	9316      	str	r3, [sp, #88]	; 0x58
40002788:	232d      	movs	r3, #45	; 0x2d
4000278a:	9317      	str	r3, [sp, #92]	; 0x5c
4000278c:	9318      	str	r3, [sp, #96]	; 0x60
4000278e:	9319      	str	r3, [sp, #100]	; 0x64
40002790:	931a      	str	r3, [sp, #104]	; 0x68
40002792:	2302      	movs	r3, #2
40002794:	931b      	str	r3, [sp, #108]	; 0x6c
40002796:	2344      	movs	r3, #68	; 0x44
40002798:	931d      	str	r3, [sp, #116]	; 0x74
4000279a:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000279c:	941e      	str	r4, [sp, #120]	; 0x78
4000279e:	2b01      	cmp	r3, #1
400027a0:	bf0c      	ite	eq
400027a2:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
400027a6:	f04f 1312 	movne.w	r3, #1179666	; 0x120012
400027aa:	2000      	movs	r0, #0
400027ac:	931c      	str	r3, [sp, #112]	; 0x70
400027ae:	f001 fd07 	bl	400041c0 <ddr3TipTuneTrainingParams>
400027b2:	1e04      	subs	r4, r0, #0
400027b4:	d035      	beq.n	40002822 <ddr3Init+0x236>
400027b6:	4834      	ldr	r0, [pc, #208]	; (40002888 <ddr3Init+0x29c>)
400027b8:	4b34      	ldr	r3, [pc, #208]	; (4000288c <ddr3Init+0x2a0>)
400027ba:	6819      	ldr	r1, [r3, #0]
400027bc:	f00b fed6 	bl	4000e56c <mvPrintf>
400027c0:	e02c      	b.n	4000281c <ddr3Init+0x230>
400027c2:	f00c f999 	bl	4000eaf8 <mvSysEnvGetCSEnaFromReg>
400027c6:	4b2b      	ldr	r3, [pc, #172]	; (40002874 <ddr3Init+0x288>)
400027c8:	492b      	ldr	r1, [pc, #172]	; (40002878 <ddr3Init+0x28c>)
400027ca:	aa01      	add	r2, sp, #4
400027cc:	4604      	mov	r4, r0
400027ce:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
400027d2:	f852 5b04 	ldr.w	r5, [r2], #4
400027d6:	3304      	adds	r3, #4
400027d8:	428b      	cmp	r3, r1
400027da:	6005      	str	r5, [r0, #0]
400027dc:	d1f7      	bne.n	400027ce <ddr3Init+0x1e2>
400027de:	4b2b      	ldr	r3, [pc, #172]	; (4000288c <ddr3Init+0x2a0>)
400027e0:	482b      	ldr	r0, [pc, #172]	; (40002890 <ddr3Init+0x2a4>)
400027e2:	6819      	ldr	r1, [r3, #0]
400027e4:	f00b fec2 	bl	4000e56c <mvPrintf>
400027e8:	4620      	mov	r0, r4
400027ea:	f7ff febb 	bl	40002564 <ddr3FastPathDynamicCsSizeConfig>
400027ee:	b110      	cbz	r0, 400027f6 <ddr3Init+0x20a>
400027f0:	4828      	ldr	r0, [pc, #160]	; (40002894 <ddr3Init+0x2a8>)
400027f2:	f00b febb 	bl	4000e56c <mvPrintf>
400027f6:	4b16      	ldr	r3, [pc, #88]	; (40002850 <ddr3Init+0x264>)
400027f8:	681a      	ldr	r2, [r3, #0]
400027fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
400027fe:	601a      	str	r2, [r3, #0]
40002800:	f7ff fde8 	bl	400023d4 <ddr3NewTipDlbConfig>
40002804:	f009 f8b4 	bl	4000b970 <ddr3IfEccEnabled>
40002808:	2801      	cmp	r0, #1
4000280a:	d101      	bne.n	40002810 <ddr3Init+0x224>
4000280c:	f009 fb16 	bl	4000be3c <ddr3NewTipEccScrub>
40002810:	4821      	ldr	r0, [pc, #132]	; (40002898 <ddr3Init+0x2ac>)
40002812:	4b1e      	ldr	r3, [pc, #120]	; (4000288c <ddr3Init+0x2a0>)
40002814:	2400      	movs	r4, #0
40002816:	6819      	ldr	r1, [r3, #0]
40002818:	f00b fea8 	bl	4000e56c <mvPrintf>
4000281c:	4620      	mov	r0, r4
4000281e:	b023      	add	sp, #140	; 0x8c
40002820:	bdf0      	pop	{r4, r5, r6, r7, pc}
40002822:	200b      	movs	r0, #11
40002824:	2103      	movs	r1, #3
40002826:	f000 f839 	bl	4000289c <ddr3HwsSetLogLevel>
4000282a:	f009 f92b 	bl	4000ba84 <ddr3HwsHwTraining>
4000282e:	1e04      	subs	r4, r0, #0
40002830:	d0c7      	beq.n	400027c2 <ddr3Init+0x1d6>
40002832:	e7c0      	b.n	400027b6 <ddr3Init+0x1ca>
40002834:	4000f898 	mulmi	r0, r8, r8
40002838:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
4000283c:	d0018600 	andle	r8, r1, r0, lsl #12
40002840:	d0021b00 	andle	r1, r2, r0, lsl #22
40002844:	d0021900 	andle	r1, r2, r0, lsl #18
40002848:	d0021800 	andle	r1, r2, r0, lsl #16
4000284c:	d0001480 	andle	r1, r0, r0, lsl #9
40002850:	d00182d0 	ldrdle	r8, [r1], -r0
40002854:	4000f68a 	andmi	pc, r0, sl, lsl #13
40002858:	d00015c8 	andle	r1, r0, r8, asr #11
4000285c:	fffc01c0 			; <UNDEFINED> instruction: 0xfffc01c0
40002860:	d00014a8 	andle	r1, r0, r8, lsr #9
40002864:	d0008c04 	andle	r8, r0, r4, lsl #24
40002868:	4000f619 	andmi	pc, r0, r9, lsl r6	; <UNPREDICTABLE>
4000286c:	4000f636 	andmi	pc, r0, r6, lsr r6	; <UNPREDICTABLE>
40002870:	d00200e8 	andle	r0, r2, r8, ror #1
40002874:	00020040 	andeq	r0, r2, r0, asr #32
40002878:	00020080 	andeq	r0, r2, r0, lsl #1
4000287c:	0fff0001 	svceq	0x00ff0001
40002880:	4000f6b3 			; <UNDEFINED> instruction: 0x4000f6b3
40002884:	400205d8 	ldrdmi	r0, [r2], -r8
40002888:	4000f6e0 	andmi	pc, r0, r0, ror #13
4000288c:	40014450 	andmi	r4, r1, r0, asr r4
40002890:	4000f6ff 	strdmi	pc, [r0], -pc	; <UNPREDICTABLE>
40002894:	4000f741 	andmi	pc, r0, r1, asr #14
40002898:	4000f769 	andmi	pc, r0, r9, ror #14

Disassembly of section .text.ddr3HwsSetLogLevel:

4000289c <ddr3HwsSetLogLevel>:
ddr3HwsSetLogLevel():
4000289c:	280a      	cmp	r0, #10
4000289e:	d81c      	bhi.n	400028da <ddr3HwsSetLogLevel+0x3e>
400028a0:	e8df f000 	tbb	[pc, r0]
400028a4:	0c0a0806 	stceq	8, cr0, [sl], {6}
400028a8:	111b1b0e 	tstne	fp, lr, lsl #22
400028ac:	00151329 	andseq	r1, r5, r9, lsr #6
400028b0:	4b12      	ldr	r3, [pc, #72]	; (400028fc <ddr3HwsSetLogLevel+0x60>)
400028b2:	e021      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028b4:	4b12      	ldr	r3, [pc, #72]	; (40002900 <ddr3HwsSetLogLevel+0x64>)
400028b6:	e01f      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028b8:	4b12      	ldr	r3, [pc, #72]	; (40002904 <ddr3HwsSetLogLevel+0x68>)
400028ba:	e01d      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028bc:	4b12      	ldr	r3, [pc, #72]	; (40002908 <ddr3HwsSetLogLevel+0x6c>)
400028be:	e01b      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028c0:	4b12      	ldr	r3, [pc, #72]	; (4000290c <ddr3HwsSetLogLevel+0x70>)
400028c2:	6019      	str	r1, [r3, #0]
400028c4:	4770      	bx	lr
400028c6:	4b12      	ldr	r3, [pc, #72]	; (40002910 <ddr3HwsSetLogLevel+0x74>)
400028c8:	e016      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028ca:	4b12      	ldr	r3, [pc, #72]	; (40002914 <ddr3HwsSetLogLevel+0x78>)
400028cc:	e014      	b.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028ce:	2901      	cmp	r1, #1
400028d0:	4b11      	ldr	r3, [pc, #68]	; (40002918 <ddr3HwsSetLogLevel+0x7c>)
400028d2:	d011      	beq.n	400028f8 <ddr3HwsSetLogLevel+0x5c>
400028d4:	2200      	movs	r2, #0
400028d6:	701a      	strb	r2, [r3, #0]
400028d8:	4770      	bx	lr
400028da:	4b08      	ldr	r3, [pc, #32]	; (400028fc <ddr3HwsSetLogLevel+0x60>)
400028dc:	7019      	strb	r1, [r3, #0]
400028de:	4b08      	ldr	r3, [pc, #32]	; (40002900 <ddr3HwsSetLogLevel+0x64>)
400028e0:	7019      	strb	r1, [r3, #0]
400028e2:	4b08      	ldr	r3, [pc, #32]	; (40002904 <ddr3HwsSetLogLevel+0x68>)
400028e4:	7019      	strb	r1, [r3, #0]
400028e6:	4b08      	ldr	r3, [pc, #32]	; (40002908 <ddr3HwsSetLogLevel+0x6c>)
400028e8:	7019      	strb	r1, [r3, #0]
400028ea:	4b08      	ldr	r3, [pc, #32]	; (4000290c <ddr3HwsSetLogLevel+0x70>)
400028ec:	6019      	str	r1, [r3, #0]
400028ee:	4b08      	ldr	r3, [pc, #32]	; (40002910 <ddr3HwsSetLogLevel+0x74>)
400028f0:	7019      	strb	r1, [r3, #0]
400028f2:	4b08      	ldr	r3, [pc, #32]	; (40002914 <ddr3HwsSetLogLevel+0x78>)
400028f4:	7019      	strb	r1, [r3, #0]
400028f6:	4b09      	ldr	r3, [pc, #36]	; (4000291c <ddr3HwsSetLogLevel+0x80>)
400028f8:	7019      	strb	r1, [r3, #0]
400028fa:	4770      	bx	lr
400028fc:	4001457e 	andmi	r4, r1, lr, ror r5
40002900:	40014579 	andmi	r4, r1, r9, ror r5
40002904:	4001457f 	andmi	r4, r1, pc, ror r5
40002908:	4001457d 	andmi	r4, r1, sp, ror r5
4000290c:	40014584 	andmi	r4, r1, r4, lsl #11
40002910:	40014588 	andmi	r4, r1, r8, lsl #11
40002914:	40014578 	andmi	r4, r1, r8, ror r5
40002918:	4002095c 	andmi	r0, r2, ip, asr r9
4000291c:	40014580 	andmi	r4, r1, r0, lsl #11

Disassembly of section .text.ddr3TipRegDump:

40002920 <ddr3TipRegDump>:
ddr3TipRegDump():
40002920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002924:	2102      	movs	r1, #2
40002926:	b087      	sub	sp, #28
40002928:	4607      	mov	r7, r0
4000292a:	f008 fc37 	bl	4000b19c <ddr3TipDevAttrGet>
4000292e:	4e42      	ldr	r6, [pc, #264]	; (40002a38 <ddr3TipRegDump+0x118>)
40002930:	f8df 9118 	ldr.w	r9, [pc, #280]	; 40002a4c <ddr3TipRegDump+0x12c>
40002934:	ad05      	add	r5, sp, #20
40002936:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
4000293a:	f04f 38ff 	mov.w	r8, #4294967295
4000293e:	f641 1bf0 	movw	fp, #6640	; 0x19f0
40002942:	fa5f fa80 	uxtb.w	sl, r0
40002946:	483d      	ldr	r0, [pc, #244]	; (40002a3c <ddr3TipRegDump+0x11c>)
40002948:	f00b fe10 	bl	4000e56c <mvPrintf>
4000294c:	483c      	ldr	r0, [pc, #240]	; (40002a40 <ddr3TipRegDump+0x120>)
4000294e:	4621      	mov	r1, r4
40002950:	f00b fe0c 	bl	4000e56c <mvPrintf>
40002954:	6833      	ldr	r3, [r6, #0]
40002956:	781b      	ldrb	r3, [r3, #0]
40002958:	07d8      	lsls	r0, r3, #31
4000295a:	d50f      	bpl.n	4000297c <ddr3TipRegDump+0x5c>
4000295c:	2100      	movs	r1, #0
4000295e:	4638      	mov	r0, r7
40002960:	4623      	mov	r3, r4
40002962:	e88d 0120 	stmia.w	sp, {r5, r8}
40002966:	460a      	mov	r2, r1
40002968:	f001 ffac 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000296c:	f8c9 0000 	str.w	r0, [r9]
40002970:	2800      	cmp	r0, #0
40002972:	d14a      	bne.n	40002a0a <ddr3TipRegDump+0xea>
40002974:	4832      	ldr	r0, [pc, #200]	; (40002a40 <ddr3TipRegDump+0x120>)
40002976:	9905      	ldr	r1, [sp, #20]
40002978:	f00b fdf8 	bl	4000e56c <mvPrintf>
4000297c:	4831      	ldr	r0, [pc, #196]	; (40002a44 <ddr3TipRegDump+0x124>)
4000297e:	3404      	adds	r4, #4
40002980:	f00b fdf4 	bl	4000e56c <mvPrintf>
40002984:	455c      	cmp	r4, fp
40002986:	d1e1      	bne.n	4000294c <ddr3TipRegDump+0x2c>
40002988:	482f      	ldr	r0, [pc, #188]	; (40002a48 <ddr3TipRegDump+0x128>)
4000298a:	2400      	movs	r4, #0
4000298c:	f00b fdee 	bl	4000e56c <mvPrintf>
40002990:	4e29      	ldr	r6, [pc, #164]	; (40002a38 <ddr3TipRegDump+0x118>)
40002992:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40002a4c <ddr3TipRegDump+0x12c>
40002996:	f10d 0810 	add.w	r8, sp, #16
4000299a:	4621      	mov	r1, r4
4000299c:	4828      	ldr	r0, [pc, #160]	; (40002a40 <ddr3TipRegDump+0x120>)
4000299e:	f00b fde5 	bl	4000e56c <mvPrintf>
400029a2:	6833      	ldr	r3, [r6, #0]
400029a4:	781b      	ldrb	r3, [r3, #0]
400029a6:	07d9      	lsls	r1, r3, #31
400029a8:	d53b      	bpl.n	40002a22 <ddr3TipRegDump+0x102>
400029aa:	2500      	movs	r5, #0
400029ac:	e016      	b.n	400029dc <ddr3TipRegDump+0xbc>
400029ae:	6833      	ldr	r3, [r6, #0]
400029b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400029b4:	fa43 f305 	asr.w	r3, r3, r5
400029b8:	07da      	lsls	r2, r3, #31
400029ba:	d50e      	bpl.n	400029da <ddr3TipRegDump+0xba>
400029bc:	2100      	movs	r1, #0
400029be:	4638      	mov	r0, r7
400029c0:	462b      	mov	r3, r5
400029c2:	460a      	mov	r2, r1
400029c4:	e88d 0112 	stmia.w	sp, {r1, r4, r8}
400029c8:	f002 f888 	bl	40004adc <mvHwsDdr3TipBUSRead>
400029cc:	f8c9 0000 	str.w	r0, [r9]
400029d0:	b9d8      	cbnz	r0, 40002a0a <ddr3TipRegDump+0xea>
400029d2:	481b      	ldr	r0, [pc, #108]	; (40002a40 <ddr3TipRegDump+0x120>)
400029d4:	9904      	ldr	r1, [sp, #16]
400029d6:	f00b fdc9 	bl	4000e56c <mvPrintf>
400029da:	3501      	adds	r5, #1
400029dc:	4555      	cmp	r5, sl
400029de:	d3e6      	bcc.n	400029ae <ddr3TipRegDump+0x8e>
400029e0:	2500      	movs	r5, #0
400029e2:	e01c      	b.n	40002a1e <ddr3TipRegDump+0xfe>
400029e4:	6833      	ldr	r3, [r6, #0]
400029e6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400029ea:	fa43 f305 	asr.w	r3, r3, r5
400029ee:	07db      	lsls	r3, r3, #31
400029f0:	d514      	bpl.n	40002a1c <ddr3TipRegDump+0xfc>
400029f2:	2100      	movs	r1, #0
400029f4:	2301      	movs	r3, #1
400029f6:	4638      	mov	r0, r7
400029f8:	e88d 0118 	stmia.w	sp, {r3, r4, r8}
400029fc:	460a      	mov	r2, r1
400029fe:	462b      	mov	r3, r5
40002a00:	f002 f86c 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002a04:	f8c9 0000 	str.w	r0, [r9]
40002a08:	b120      	cbz	r0, 40002a14 <ddr3TipRegDump+0xf4>
40002a0a:	f009 fa5f 	bl	4000becc <gtBreakOnFail>
40002a0e:	4b0f      	ldr	r3, [pc, #60]	; (40002a4c <ddr3TipRegDump+0x12c>)
40002a10:	6818      	ldr	r0, [r3, #0]
40002a12:	e00e      	b.n	40002a32 <ddr3TipRegDump+0x112>
40002a14:	480a      	ldr	r0, [pc, #40]	; (40002a40 <ddr3TipRegDump+0x120>)
40002a16:	9904      	ldr	r1, [sp, #16]
40002a18:	f00b fda8 	bl	4000e56c <mvPrintf>
40002a1c:	3501      	adds	r5, #1
40002a1e:	4555      	cmp	r5, sl
40002a20:	d1e0      	bne.n	400029e4 <ddr3TipRegDump+0xc4>
40002a22:	4808      	ldr	r0, [pc, #32]	; (40002a44 <ddr3TipRegDump+0x124>)
40002a24:	3401      	adds	r4, #1
40002a26:	f00b fda1 	bl	4000e56c <mvPrintf>
40002a2a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
40002a2e:	d1b4      	bne.n	4000299a <ddr3TipRegDump+0x7a>
40002a30:	2000      	movs	r0, #0
40002a32:	b007      	add	sp, #28
40002a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002a38:	400205d8 	ldrdmi	r0, [r2], -r8
40002a3c:	4000f799 	mulmi	r0, r9, r7
40002a40:	4000f7b0 			; <UNDEFINED> instruction: 0x4000f7b0
40002a44:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40002a48:	4000f7b6 			; <UNDEFINED> instruction: 0x4000f7b6
40002a4c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipInitConfigFunc:

40002a50 <mvHwsDdr3TipInitConfigFunc>:
mvHwsDdr3TipInitConfigFunc():
40002a50:	b508      	push	{r3, lr}
40002a52:	b139      	cbz	r1, 40002a64 <mvHwsDdr3TipInitConfigFunc+0x14>
40002a54:	4b04      	ldr	r3, [pc, #16]	; (40002a68 <mvHwsDdr3TipInitConfigFunc+0x18>)
40002a56:	222c      	movs	r2, #44	; 0x2c
40002a58:	fb02 3000 	mla	r0, r2, r0, r3
40002a5c:	f009 fa37 	bl	4000bece <osMemCpy>
40002a60:	2000      	movs	r0, #0
40002a62:	bd08      	pop	{r3, pc}
40002a64:	2004      	movs	r0, #4
40002a66:	bd08      	pop	{r3, pc}
40002a68:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipGetResultPtr:

40002a6c <ddr3TipGetResultPtr>:
ddr3TipGetResultPtr():
40002a6c:	4b01      	ldr	r3, [pc, #4]	; (40002a74 <ddr3TipGetResultPtr+0x8>)
40002a6e:	1818      	adds	r0, r3, r0
40002a70:	4770      	bx	lr
40002a72:	bf00      	nop
40002a74:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipGetDeviceInfo:

40002a78 <ddr3TipGetDeviceInfo>:
ddr3TipGetDeviceInfo():
40002a78:	b508      	push	{r3, lr}
40002a7a:	222c      	movs	r2, #44	; 0x2c
40002a7c:	4b04      	ldr	r3, [pc, #16]	; (40002a90 <ddr3TipGetDeviceInfo+0x18>)
40002a7e:	fb02 3300 	mla	r3, r2, r0, r3
40002a82:	691b      	ldr	r3, [r3, #16]
40002a84:	b113      	cbz	r3, 40002a8c <ddr3TipGetDeviceInfo+0x14>
40002a86:	b2c0      	uxtb	r0, r0
40002a88:	4798      	blx	r3
40002a8a:	bd08      	pop	{r3, pc}
40002a8c:	2001      	movs	r0, #1
40002a8e:	bd08      	pop	{r3, pc}
40002a90:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipPrintStabilityLog:

40002a94 <ddr3TipPrintStabilityLog>:
ddr3TipPrintStabilityLog():
40002a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002a98:	b08f      	sub	sp, #60	; 0x3c
40002a9a:	4605      	mov	r5, r0
40002a9c:	f006 f90a 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40002aa0:	4f7d      	ldr	r7, [pc, #500]	; (40002c98 <ddr3TipPrintStabilityLog+0x204>)
40002aa2:	683b      	ldr	r3, [r7, #0]
40002aa4:	781b      	ldrb	r3, [r3, #0]
40002aa6:	9005      	str	r0, [sp, #20]
40002aa8:	07d8      	lsls	r0, r3, #31
40002aaa:	d52e      	bpl.n	40002b0a <ddr3TipPrintStabilityLog+0x76>
40002aac:	487b      	ldr	r0, [pc, #492]	; (40002c9c <ddr3TipPrintStabilityLog+0x208>)
40002aae:	2400      	movs	r4, #0
40002ab0:	f00b fd5c 	bl	4000e56c <mvPrintf>
40002ab4:	e026      	b.n	40002b04 <ddr3TipPrintStabilityLog+0x70>
40002ab6:	4621      	mov	r1, r4
40002ab8:	4879      	ldr	r0, [pc, #484]	; (40002ca0 <ddr3TipPrintStabilityLog+0x20c>)
40002aba:	f00b fd57 	bl	4000e56c <mvPrintf>
40002abe:	4879      	ldr	r0, [pc, #484]	; (40002ca4 <ddr3TipPrintStabilityLog+0x210>)
40002ac0:	f00b fd54 	bl	4000e56c <mvPrintf>
40002ac4:	683b      	ldr	r3, [r7, #0]
40002ac6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002aca:	07d9      	lsls	r1, r3, #31
40002acc:	d518      	bpl.n	40002b00 <ddr3TipPrintStabilityLog+0x6c>
40002ace:	4876      	ldr	r0, [pc, #472]	; (40002ca8 <ddr3TipPrintStabilityLog+0x214>)
40002ad0:	2600      	movs	r6, #0
40002ad2:	f00b fd4b 	bl	4000e56c <mvPrintf>
40002ad6:	4875      	ldr	r0, [pc, #468]	; (40002cac <ddr3TipPrintStabilityLog+0x218>)
40002ad8:	f00b fd48 	bl	4000e56c <mvPrintf>
40002adc:	4631      	mov	r1, r6
40002ade:	4874      	ldr	r0, [pc, #464]	; (40002cb0 <ddr3TipPrintStabilityLog+0x21c>)
40002ae0:	3601      	adds	r6, #1
40002ae2:	f00b fd43 	bl	4000e56c <mvPrintf>
40002ae6:	2e0b      	cmp	r6, #11
40002ae8:	d1f8      	bne.n	40002adc <ddr3TipPrintStabilityLog+0x48>
40002aea:	4870      	ldr	r0, [pc, #448]	; (40002cac <ddr3TipPrintStabilityLog+0x218>)
40002aec:	2600      	movs	r6, #0
40002aee:	f00b fd3d 	bl	4000e56c <mvPrintf>
40002af2:	4631      	mov	r1, r6
40002af4:	486f      	ldr	r0, [pc, #444]	; (40002cb4 <ddr3TipPrintStabilityLog+0x220>)
40002af6:	3601      	adds	r6, #1
40002af8:	f00b fd38 	bl	4000e56c <mvPrintf>
40002afc:	2e0b      	cmp	r6, #11
40002afe:	d1f8      	bne.n	40002af2 <ddr3TipPrintStabilityLog+0x5e>
40002b00:	3401      	adds	r4, #1
40002b02:	b2e4      	uxtb	r4, r4
40002b04:	9a05      	ldr	r2, [sp, #20]
40002b06:	4294      	cmp	r4, r2
40002b08:	d3d5      	bcc.n	40002ab6 <ddr3TipPrintStabilityLog+0x22>
40002b0a:	4866      	ldr	r0, [pc, #408]	; (40002ca4 <ddr3TipPrintStabilityLog+0x210>)
40002b0c:	f00b fd2e 	bl	4000e56c <mvPrintf>
40002b10:	4b61      	ldr	r3, [pc, #388]	; (40002c98 <ddr3TipPrintStabilityLog+0x204>)
40002b12:	681b      	ldr	r3, [r3, #0]
40002b14:	781b      	ldrb	r3, [r3, #0]
40002b16:	07da      	lsls	r2, r3, #31
40002b18:	f140 816b 	bpl.w	40002df2 <ddr3TipPrintStabilityLog+0x35e>
40002b1c:	4b66      	ldr	r3, [pc, #408]	; (40002cb8 <ddr3TipPrintStabilityLog+0x224>)
40002b1e:	222c      	movs	r2, #44	; 0x2c
40002b20:	fb02 3305 	mla	r3, r2, r5, r3
40002b24:	69da      	ldr	r2, [r3, #28]
40002b26:	b112      	cbz	r2, 40002b2e <ddr3TipPrintStabilityLog+0x9a>
40002b28:	b2e8      	uxtb	r0, r5
40002b2a:	4790      	blx	r2
40002b2c:	4602      	mov	r2, r0
40002b2e:	4863      	ldr	r0, [pc, #396]	; (40002cbc <ddr3TipPrintStabilityLog+0x228>)
40002b30:	2100      	movs	r1, #0
40002b32:	f00b fd1b 	bl	4000e56c <mvPrintf>
40002b36:	2100      	movs	r1, #0
40002b38:	4628      	mov	r0, r5
40002b3a:	f241 43c8 	movw	r3, #5320	; 0x14c8
40002b3e:	460a      	mov	r2, r1
40002b40:	ac0d      	add	r4, sp, #52	; 0x34
40002b42:	f04f 37ff 	mov.w	r7, #4294967295
40002b46:	9400      	str	r4, [sp, #0]
40002b48:	9701      	str	r7, [sp, #4]
40002b4a:	f001 febb 	bl	400048c4 <mvHwsDdr3TipIFRead>
40002b4e:	4e5c      	ldr	r6, [pc, #368]	; (40002cc0 <ddr3TipPrintStabilityLog+0x22c>)
40002b50:	4680      	mov	r8, r0
40002b52:	6030      	str	r0, [r6, #0]
40002b54:	bb38      	cbnz	r0, 40002ba6 <ddr3TipPrintStabilityLog+0x112>
40002b56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40002b58:	485a      	ldr	r0, [pc, #360]	; (40002cc4 <ddr3TipPrintStabilityLog+0x230>)
40002b5a:	f3c2 1105 	ubfx	r1, r2, #4, #6
40002b5e:	f3c2 2285 	ubfx	r2, r2, #10, #6
40002b62:	f00b fd03 	bl	4000e56c <mvPrintf>
40002b66:	4641      	mov	r1, r8
40002b68:	4642      	mov	r2, r8
40002b6a:	4628      	mov	r0, r5
40002b6c:	f241 73c8 	movw	r3, #6088	; 0x17c8
40002b70:	e88d 0090 	stmia.w	sp, {r4, r7}
40002b74:	f001 fea6 	bl	400048c4 <mvHwsDdr3TipIFRead>
40002b78:	4680      	mov	r8, r0
40002b7a:	6030      	str	r0, [r6, #0]
40002b7c:	b998      	cbnz	r0, 40002ba6 <ddr3TipPrintStabilityLog+0x112>
40002b7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40002b80:	4850      	ldr	r0, [pc, #320]	; (40002cc4 <ddr3TipPrintStabilityLog+0x230>)
40002b82:	f3c2 1105 	ubfx	r1, r2, #4, #6
40002b86:	f3c2 2285 	ubfx	r2, r2, #10, #6
40002b8a:	f00b fcef 	bl	4000e56c <mvPrintf>
40002b8e:	4628      	mov	r0, r5
40002b90:	4641      	mov	r1, r8
40002b92:	4642      	mov	r2, r8
40002b94:	f641 53c8 	movw	r3, #7624	; 0x1dc8
40002b98:	e88d 0090 	stmia.w	sp, {r4, r7}
40002b9c:	f001 fe92 	bl	400048c4 <mvHwsDdr3TipIFRead>
40002ba0:	4607      	mov	r7, r0
40002ba2:	6030      	str	r0, [r6, #0]
40002ba4:	b118      	cbz	r0, 40002bae <ddr3TipPrintStabilityLog+0x11a>
40002ba6:	f009 f991 	bl	4000becc <gtBreakOnFail>
40002baa:	6830      	ldr	r0, [r6, #0]
40002bac:	e125      	b.n	40002dfa <ddr3TipPrintStabilityLog+0x366>
40002bae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40002bb0:	f10d 0830 	add.w	r8, sp, #48	; 0x30
40002bb4:	4843      	ldr	r0, [pc, #268]	; (40002cc4 <ddr3TipPrintStabilityLog+0x230>)
40002bb6:	f3c2 4105 	ubfx	r1, r2, #16, #6
40002bba:	f3c2 5285 	ubfx	r2, r2, #22, #6
40002bbe:	f00b fcd5 	bl	4000e56c <mvPrintf>
40002bc2:	e112      	b.n	40002dea <ddr3TipPrintStabilityLog+0x356>
40002bc4:	4836      	ldr	r0, [pc, #216]	; (40002ca0 <ddr3TipPrintStabilityLog+0x20c>)
40002bc6:	4639      	mov	r1, r7
40002bc8:	f00b fcd0 	bl	4000e56c <mvPrintf>
40002bcc:	231f      	movs	r3, #31
40002bce:	ea4f 0987 	mov.w	r9, r7, lsl #2
40002bd2:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
40002bd6:	fa03 f30b 	lsl.w	r3, r3, fp
40002bda:	9306      	str	r3, [sp, #24]
40002bdc:	f109 0302 	add.w	r3, r9, #2
40002be0:	9307      	str	r3, [sp, #28]
40002be2:	f109 0303 	add.w	r3, r9, #3
40002be6:	9309      	str	r3, [sp, #36]	; 0x24
40002be8:	1c7b      	adds	r3, r7, #1
40002bea:	2600      	movs	r6, #0
40002bec:	f109 0201 	add.w	r2, r9, #1
40002bf0:	9208      	str	r2, [sp, #32]
40002bf2:	011b      	lsls	r3, r3, #4
40002bf4:	930a      	str	r3, [sp, #40]	; 0x28
40002bf6:	1d7b      	adds	r3, r7, #5
40002bf8:	46b2      	mov	sl, r6
40002bfa:	011b      	lsls	r3, r3, #4
40002bfc:	930b      	str	r3, [sp, #44]	; 0x2c
40002bfe:	4829      	ldr	r0, [pc, #164]	; (40002ca4 <ddr3TipPrintStabilityLog+0x210>)
40002c00:	f00b fcb4 	bl	4000e56c <mvPrintf>
40002c04:	4a24      	ldr	r2, [pc, #144]	; (40002c98 <ddr3TipPrintStabilityLog+0x204>)
40002c06:	6813      	ldr	r3, [r2, #0]
40002c08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002c0c:	fa43 f306 	asr.w	r3, r3, r6
40002c10:	07db      	lsls	r3, r3, #31
40002c12:	f140 80e4 	bpl.w	40002dde <ddr3TipPrintStabilityLog+0x34a>
40002c16:	2100      	movs	r1, #0
40002c18:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
40002c1c:	4628      	mov	r0, r5
40002c1e:	9301      	str	r3, [sp, #4]
40002c20:	460a      	mov	r2, r1
40002c22:	4633      	mov	r3, r6
40002c24:	f8cd a000 	str.w	sl, [sp]
40002c28:	f8cd 8008 	str.w	r8, [sp, #8]
40002c2c:	f001 ff56 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002c30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40002c32:	4824      	ldr	r0, [pc, #144]	; (40002cc4 <ddr3TipPrintStabilityLog+0x230>)
40002c34:	f002 011f 	and.w	r1, r2, #31
40002c38:	f3c2 1244 	ubfx	r2, r2, #5, #5
40002c3c:	f00b fc96 	bl	4000e56c <mvPrintf>
40002c40:	2100      	movs	r1, #0
40002c42:	4633      	mov	r3, r6
40002c44:	4628      	mov	r0, r5
40002c46:	460a      	mov	r2, r1
40002c48:	f8cd a000 	str.w	sl, [sp]
40002c4c:	f8cd 9004 	str.w	r9, [sp, #4]
40002c50:	f8cd 8008 	str.w	r8, [sp, #8]
40002c54:	f001 ff42 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002c58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40002c5a:	481b      	ldr	r0, [pc, #108]	; (40002cc8 <ddr3TipPrintStabilityLog+0x234>)
40002c5c:	f003 021f 	and.w	r2, r3, #31
40002c60:	f3c3 1382 	ubfx	r3, r3, #6, #3
40002c64:	eb02 1143 	add.w	r1, r2, r3, lsl #5
40002c68:	f00b fc80 	bl	4000e56c <mvPrintf>
40002c6c:	2100      	movs	r1, #0
40002c6e:	ab0d      	add	r3, sp, #52	; 0x34
40002c70:	4628      	mov	r0, r5
40002c72:	9300      	str	r3, [sp, #0]
40002c74:	460a      	mov	r2, r1
40002c76:	f04f 33ff 	mov.w	r3, #4294967295
40002c7a:	9301      	str	r3, [sp, #4]
40002c7c:	f241 5338 	movw	r3, #5432	; 0x1538
40002c80:	f001 fe20 	bl	400048c4 <mvHwsDdr3TipIFRead>
40002c84:	4a0e      	ldr	r2, [pc, #56]	; (40002cc0 <ddr3TipPrintStabilityLog+0x22c>)
40002c86:	4604      	mov	r4, r0
40002c88:	6010      	str	r0, [r2, #0]
40002c8a:	b1f8      	cbz	r0, 40002ccc <ddr3TipPrintStabilityLog+0x238>
40002c8c:	f009 f91e 	bl	4000becc <gtBreakOnFail>
40002c90:	4b0b      	ldr	r3, [pc, #44]	; (40002cc0 <ddr3TipPrintStabilityLog+0x22c>)
40002c92:	6818      	ldr	r0, [r3, #0]
40002c94:	e0b1      	b.n	40002dfa <ddr3TipPrintStabilityLog+0x366>
40002c96:	bf00      	nop
40002c98:	400205d8 	ldrdmi	r0, [r2], -r8
40002c9c:	4000f7d4 	ldrdmi	pc, [r0], -r4
40002ca0:	4000f83a 	andmi	pc, r0, sl, lsr r8	; <UNPREDICTABLE>
40002ca4:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40002ca8:	4000f842 	andmi	pc, r0, r2, asr #16
40002cac:	4000f896 	mulmi	r0, r6, r8
40002cb0:	4000f899 	mulmi	r0, r9, r8
40002cb4:	4000f8a6 	andmi	pc, r0, r6, lsr #17
40002cb8:	4002058c 	andmi	r0, r2, ip, lsl #11
40002cbc:	4000f8b3 			; <UNDEFINED> instruction: 0x4000f8b3
40002cc0:	40020868 	andmi	r0, r2, r8, ror #16
40002cc4:	4000f8b9 			; <UNDEFINED> instruction: 0x4000f8b9
40002cc8:	4000f8c3 	andmi	pc, r0, r3, asr #17
40002ccc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40002cce:	4621      	mov	r1, r4
40002cd0:	9a06      	ldr	r2, [sp, #24]
40002cd2:	9000      	str	r0, [sp, #0]
40002cd4:	4628      	mov	r0, r5
40002cd6:	4013      	ands	r3, r2
40002cd8:	4622      	mov	r2, r4
40002cda:	f8cd 8008 	str.w	r8, [sp, #8]
40002cde:	fa23 f30b 	lsr.w	r3, r3, fp
40002ce2:	930d      	str	r3, [sp, #52]	; 0x34
40002ce4:	9b07      	ldr	r3, [sp, #28]
40002ce6:	9301      	str	r3, [sp, #4]
40002ce8:	4633      	mov	r3, r6
40002cea:	f001 fef7 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002cee:	980d      	ldr	r0, [sp, #52]	; 0x34
40002cf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40002cf2:	f003 021f 	and.w	r2, r3, #31
40002cf6:	f3c3 1382 	ubfx	r3, r3, #6, #3
40002cfa:	eb03 0140 	add.w	r1, r3, r0, lsl #1
40002cfe:	9000      	str	r0, [sp, #0]
40002d00:	483f      	ldr	r0, [pc, #252]	; (40002e00 <ddr3TipPrintStabilityLog+0x36c>)
40002d02:	eb02 1141 	add.w	r1, r2, r1, lsl #5
40002d06:	f00b fc31 	bl	4000e56c <mvPrintf>
40002d0a:	9a08      	ldr	r2, [sp, #32]
40002d0c:	4633      	mov	r3, r6
40002d0e:	4621      	mov	r1, r4
40002d10:	4628      	mov	r0, r5
40002d12:	9400      	str	r4, [sp, #0]
40002d14:	9201      	str	r2, [sp, #4]
40002d16:	4622      	mov	r2, r4
40002d18:	f8cd 8008 	str.w	r8, [sp, #8]
40002d1c:	f001 fede 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002d20:	990c      	ldr	r1, [sp, #48]	; 0x30
40002d22:	4838      	ldr	r0, [pc, #224]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002d24:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002d28:	f00b fc20 	bl	4000e56c <mvPrintf>
40002d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
40002d2e:	4622      	mov	r2, r4
40002d30:	4621      	mov	r1, r4
40002d32:	4628      	mov	r0, r5
40002d34:	9400      	str	r4, [sp, #0]
40002d36:	9301      	str	r3, [sp, #4]
40002d38:	4633      	mov	r3, r6
40002d3a:	f8cd 8008 	str.w	r8, [sp, #8]
40002d3e:	f001 fecd 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002d42:	990c      	ldr	r1, [sp, #48]	; 0x30
40002d44:	482f      	ldr	r0, [pc, #188]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002d46:	f001 011f 	and.w	r1, r1, #31
40002d4a:	f00b fc0f 	bl	4000e56c <mvPrintf>
40002d4e:	4622      	mov	r2, r4
40002d50:	23a8      	movs	r3, #168	; 0xa8
40002d52:	4621      	mov	r1, r4
40002d54:	9301      	str	r3, [sp, #4]
40002d56:	4628      	mov	r0, r5
40002d58:	4633      	mov	r3, r6
40002d5a:	9400      	str	r4, [sp, #0]
40002d5c:	f8cd 8008 	str.w	r8, [sp, #8]
40002d60:	f001 febc 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002d64:	990c      	ldr	r1, [sp, #48]	; 0x30
40002d66:	4827      	ldr	r0, [pc, #156]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002d68:	f001 0107 	and.w	r1, r1, #7
40002d6c:	f00b fbfe 	bl	4000e56c <mvPrintf>
40002d70:	4824      	ldr	r0, [pc, #144]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002d72:	4621      	mov	r1, r4
40002d74:	f00b fbfa 	bl	4000e56c <mvPrintf>
40002d78:	4823      	ldr	r0, [pc, #140]	; (40002e08 <ddr3TipPrintStabilityLog+0x374>)
40002d7a:	f00b fbf7 	bl	4000e56c <mvPrintf>
40002d7e:	2100      	movs	r1, #0
40002d80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40002d82:	4628      	mov	r0, r5
40002d84:	f8cd a000 	str.w	sl, [sp]
40002d88:	18a3      	adds	r3, r4, r2
40002d8a:	460a      	mov	r2, r1
40002d8c:	9301      	str	r3, [sp, #4]
40002d8e:	4633      	mov	r3, r6
40002d90:	f8cd 8008 	str.w	r8, [sp, #8]
40002d94:	f001 fea2 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002d98:	990c      	ldr	r1, [sp, #48]	; 0x30
40002d9a:	3401      	adds	r4, #1
40002d9c:	4819      	ldr	r0, [pc, #100]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002d9e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002da2:	f00b fbe3 	bl	4000e56c <mvPrintf>
40002da6:	2c0b      	cmp	r4, #11
40002da8:	d1e9      	bne.n	40002d7e <ddr3TipPrintStabilityLog+0x2ea>
40002daa:	4817      	ldr	r0, [pc, #92]	; (40002e08 <ddr3TipPrintStabilityLog+0x374>)
40002dac:	2400      	movs	r4, #0
40002dae:	f00b fbdd 	bl	4000e56c <mvPrintf>
40002db2:	2100      	movs	r1, #0
40002db4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40002db6:	4628      	mov	r0, r5
40002db8:	f8cd a000 	str.w	sl, [sp]
40002dbc:	18a3      	adds	r3, r4, r2
40002dbe:	460a      	mov	r2, r1
40002dc0:	9301      	str	r3, [sp, #4]
40002dc2:	4633      	mov	r3, r6
40002dc4:	f8cd 8008 	str.w	r8, [sp, #8]
40002dc8:	f001 fe88 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002dcc:	990c      	ldr	r1, [sp, #48]	; 0x30
40002dce:	3401      	adds	r4, #1
40002dd0:	480c      	ldr	r0, [pc, #48]	; (40002e04 <ddr3TipPrintStabilityLog+0x370>)
40002dd2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002dd6:	f00b fbc9 	bl	4000e56c <mvPrintf>
40002dda:	2c0b      	cmp	r4, #11
40002ddc:	d1e9      	bne.n	40002db2 <ddr3TipPrintStabilityLog+0x31e>
40002dde:	3601      	adds	r6, #1
40002de0:	2e05      	cmp	r6, #5
40002de2:	f47f af0c 	bne.w	40002bfe <ddr3TipPrintStabilityLog+0x16a>
40002de6:	3701      	adds	r7, #1
40002de8:	b2ff      	uxtb	r7, r7
40002dea:	9b05      	ldr	r3, [sp, #20]
40002dec:	429f      	cmp	r7, r3
40002dee:	f4ff aee9 	bcc.w	40002bc4 <ddr3TipPrintStabilityLog+0x130>
40002df2:	4806      	ldr	r0, [pc, #24]	; (40002e0c <ddr3TipPrintStabilityLog+0x378>)
40002df4:	f00b fbba 	bl	4000e56c <mvPrintf>
40002df8:	2000      	movs	r0, #0
40002dfa:	b00f      	add	sp, #60	; 0x3c
40002dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002e00:	4000f8c0 	andmi	pc, r0, r0, asr #17
40002e04:	4000f8bc 			; <UNDEFINED> instruction: 0x4000f8bc
40002e08:	4000f896 	mulmi	r0, r6, r8
40002e0c:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>

Disassembly of section .text.mvHwsDdr3TipReadAdllValue:

40002e10 <mvHwsDdr3TipReadAdllValue>:
mvHwsDdr3TipReadAdllValue():
40002e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002e14:	4688      	mov	r8, r1
40002e16:	b087      	sub	sp, #28
40002e18:	2102      	movs	r1, #2
40002e1a:	461f      	mov	r7, r3
40002e1c:	4681      	mov	r9, r0
40002e1e:	4616      	mov	r6, r2
40002e20:	f008 f9bc 	bl	4000b19c <ddr3TipDevAttrGet>
40002e24:	4d16      	ldr	r5, [pc, #88]	; (40002e80 <mvHwsDdr3TipReadAdllValue+0x70>)
40002e26:	682b      	ldr	r3, [r5, #0]
40002e28:	fa5f fa80 	uxtb.w	sl, r0
40002e2c:	7818      	ldrb	r0, [r3, #0]
40002e2e:	f010 0001 	ands.w	r0, r0, #1
40002e32:	d022      	beq.n	40002e7a <mvHwsDdr3TipReadAdllValue+0x6a>
40002e34:	2400      	movs	r4, #0
40002e36:	f10d 0b14 	add.w	fp, sp, #20
40002e3a:	e01b      	b.n	40002e74 <mvHwsDdr3TipReadAdllValue+0x64>
40002e3c:	682b      	ldr	r3, [r5, #0]
40002e3e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002e42:	fa43 f304 	asr.w	r3, r3, r4
40002e46:	07db      	lsls	r3, r3, #31
40002e48:	d513      	bpl.n	40002e72 <mvHwsDdr3TipReadAdllValue+0x62>
40002e4a:	2100      	movs	r1, #0
40002e4c:	4623      	mov	r3, r4
40002e4e:	4648      	mov	r0, r9
40002e50:	460a      	mov	r2, r1
40002e52:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40002e56:	f001 fe41 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002e5a:	4b0a      	ldr	r3, [pc, #40]	; (40002e84 <mvHwsDdr3TipReadAdllValue+0x74>)
40002e5c:	6018      	str	r0, [r3, #0]
40002e5e:	b120      	cbz	r0, 40002e6a <mvHwsDdr3TipReadAdllValue+0x5a>
40002e60:	f009 f834 	bl	4000becc <gtBreakOnFail>
40002e64:	4b07      	ldr	r3, [pc, #28]	; (40002e84 <mvHwsDdr3TipReadAdllValue+0x74>)
40002e66:	6818      	ldr	r0, [r3, #0]
40002e68:	e007      	b.n	40002e7a <mvHwsDdr3TipReadAdllValue+0x6a>
40002e6a:	9b05      	ldr	r3, [sp, #20]
40002e6c:	403b      	ands	r3, r7
40002e6e:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40002e72:	3401      	adds	r4, #1
40002e74:	4554      	cmp	r4, sl
40002e76:	d3e1      	bcc.n	40002e3c <mvHwsDdr3TipReadAdllValue+0x2c>
40002e78:	2000      	movs	r0, #0
40002e7a:	b007      	add	sp, #28
40002e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002e80:	400205d8 	ldrdmi	r0, [r2], -r8
40002e84:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipWriteAdllValue:

40002e88 <mvHwsDdr3TipWriteAdllValue>:
mvHwsDdr3TipWriteAdllValue():
40002e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002e8c:	460e      	mov	r6, r1
40002e8e:	b085      	sub	sp, #20
40002e90:	2102      	movs	r1, #2
40002e92:	4680      	mov	r8, r0
40002e94:	4617      	mov	r7, r2
40002e96:	f008 f981 	bl	4000b19c <ddr3TipDevAttrGet>
40002e9a:	4d17      	ldr	r5, [pc, #92]	; (40002ef8 <mvHwsDdr3TipWriteAdllValue+0x70>)
40002e9c:	682b      	ldr	r3, [r5, #0]
40002e9e:	fa5f f980 	uxtb.w	r9, r0
40002ea2:	7818      	ldrb	r0, [r3, #0]
40002ea4:	f010 0001 	ands.w	r0, r0, #1
40002ea8:	d023      	beq.n	40002ef2 <mvHwsDdr3TipWriteAdllValue+0x6a>
40002eaa:	2400      	movs	r4, #0
40002eac:	f8df b04c 	ldr.w	fp, [pc, #76]	; 40002efc <mvHwsDdr3TipWriteAdllValue+0x74>
40002eb0:	46a2      	mov	sl, r4
40002eb2:	e01b      	b.n	40002eec <mvHwsDdr3TipWriteAdllValue+0x64>
40002eb4:	682b      	ldr	r3, [r5, #0]
40002eb6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002eba:	fa43 f304 	asr.w	r3, r3, r4
40002ebe:	07da      	lsls	r2, r3, #31
40002ec0:	d513      	bpl.n	40002eea <mvHwsDdr3TipWriteAdllValue+0x62>
40002ec2:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
40002ec6:	2100      	movs	r1, #0
40002ec8:	4640      	mov	r0, r8
40002eca:	e88d 0410 	stmia.w	sp, {r4, sl}
40002ece:	460a      	mov	r2, r1
40002ed0:	9702      	str	r7, [sp, #8]
40002ed2:	9303      	str	r3, [sp, #12]
40002ed4:	460b      	mov	r3, r1
40002ed6:	f001 fe87 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40002eda:	f8cb 0000 	str.w	r0, [fp]
40002ede:	b120      	cbz	r0, 40002eea <mvHwsDdr3TipWriteAdllValue+0x62>
40002ee0:	f008 fff4 	bl	4000becc <gtBreakOnFail>
40002ee4:	4b05      	ldr	r3, [pc, #20]	; (40002efc <mvHwsDdr3TipWriteAdllValue+0x74>)
40002ee6:	6818      	ldr	r0, [r3, #0]
40002ee8:	e003      	b.n	40002ef2 <mvHwsDdr3TipWriteAdllValue+0x6a>
40002eea:	3401      	adds	r4, #1
40002eec:	454c      	cmp	r4, r9
40002eee:	d3e1      	bcc.n	40002eb4 <mvHwsDdr3TipWriteAdllValue+0x2c>
40002ef0:	2000      	movs	r0, #0
40002ef2:	b005      	add	sp, #20
40002ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002ef8:	400205d8 	ldrdmi	r0, [r2], -r8
40002efc:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.readPhaseValue:

40002f00 <readPhaseValue>:
readPhaseValue():
40002f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002f04:	4688      	mov	r8, r1
40002f06:	b087      	sub	sp, #28
40002f08:	2102      	movs	r1, #2
40002f0a:	461f      	mov	r7, r3
40002f0c:	4681      	mov	r9, r0
40002f0e:	4616      	mov	r6, r2
40002f10:	f008 f944 	bl	4000b19c <ddr3TipDevAttrGet>
40002f14:	4d16      	ldr	r5, [pc, #88]	; (40002f70 <readPhaseValue+0x70>)
40002f16:	682b      	ldr	r3, [r5, #0]
40002f18:	fa5f fa80 	uxtb.w	sl, r0
40002f1c:	7818      	ldrb	r0, [r3, #0]
40002f1e:	f010 0001 	ands.w	r0, r0, #1
40002f22:	d022      	beq.n	40002f6a <readPhaseValue+0x6a>
40002f24:	2400      	movs	r4, #0
40002f26:	f10d 0b14 	add.w	fp, sp, #20
40002f2a:	e01b      	b.n	40002f64 <readPhaseValue+0x64>
40002f2c:	682b      	ldr	r3, [r5, #0]
40002f2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002f32:	fa43 f304 	asr.w	r3, r3, r4
40002f36:	07d9      	lsls	r1, r3, #31
40002f38:	d513      	bpl.n	40002f62 <readPhaseValue+0x62>
40002f3a:	2100      	movs	r1, #0
40002f3c:	4623      	mov	r3, r4
40002f3e:	4648      	mov	r0, r9
40002f40:	460a      	mov	r2, r1
40002f42:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40002f46:	f001 fdc9 	bl	40004adc <mvHwsDdr3TipBUSRead>
40002f4a:	4b0a      	ldr	r3, [pc, #40]	; (40002f74 <readPhaseValue+0x74>)
40002f4c:	6018      	str	r0, [r3, #0]
40002f4e:	b120      	cbz	r0, 40002f5a <readPhaseValue+0x5a>
40002f50:	f008 ffbc 	bl	4000becc <gtBreakOnFail>
40002f54:	4b07      	ldr	r3, [pc, #28]	; (40002f74 <readPhaseValue+0x74>)
40002f56:	6818      	ldr	r0, [r3, #0]
40002f58:	e007      	b.n	40002f6a <readPhaseValue+0x6a>
40002f5a:	9b05      	ldr	r3, [sp, #20]
40002f5c:	403b      	ands	r3, r7
40002f5e:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40002f62:	3401      	adds	r4, #1
40002f64:	4554      	cmp	r4, sl
40002f66:	d3e1      	bcc.n	40002f2c <readPhaseValue+0x2c>
40002f68:	2000      	movs	r0, #0
40002f6a:	b007      	add	sp, #28
40002f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002f70:	400205d8 	ldrdmi	r0, [r2], -r8
40002f74:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.writeLevelingValue:

40002f78 <writeLevelingValue>:
writeLevelingValue():
40002f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002f7c:	460e      	mov	r6, r1
40002f7e:	b085      	sub	sp, #20
40002f80:	2102      	movs	r1, #2
40002f82:	4617      	mov	r7, r2
40002f84:	4699      	mov	r9, r3
40002f86:	4682      	mov	sl, r0
40002f88:	f008 f908 	bl	4000b19c <ddr3TipDevAttrGet>
40002f8c:	4b19      	ldr	r3, [pc, #100]	; (40002ff4 <writeLevelingValue+0x7c>)
40002f8e:	681a      	ldr	r2, [r3, #0]
40002f90:	fa5f fb80 	uxtb.w	fp, r0
40002f94:	7810      	ldrb	r0, [r2, #0]
40002f96:	f010 0001 	ands.w	r0, r0, #1
40002f9a:	d027      	beq.n	40002fec <writeLevelingValue+0x74>
40002f9c:	2400      	movs	r4, #0
40002f9e:	4698      	mov	r8, r3
40002fa0:	4625      	mov	r5, r4
40002fa2:	e020      	b.n	40002fe6 <writeLevelingValue+0x6e>
40002fa4:	f8d8 3000 	ldr.w	r3, [r8]
40002fa8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002fac:	fa43 f305 	asr.w	r3, r3, r5
40002fb0:	07d8      	lsls	r0, r3, #31
40002fb2:	d516      	bpl.n	40002fe2 <writeLevelingValue+0x6a>
40002fb4:	9500      	str	r5, [sp, #0]
40002fb6:	2300      	movs	r3, #0
40002fb8:	f8cd 9008 	str.w	r9, [sp, #8]
40002fbc:	2100      	movs	r1, #0
40002fbe:	9301      	str	r3, [sp, #4]
40002fc0:	4650      	mov	r0, sl
40002fc2:	593a      	ldr	r2, [r7, r4]
40002fc4:	5933      	ldr	r3, [r6, r4]
40002fc6:	18d3      	adds	r3, r2, r3
40002fc8:	460a      	mov	r2, r1
40002fca:	9303      	str	r3, [sp, #12]
40002fcc:	460b      	mov	r3, r1
40002fce:	f001 fe0b 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40002fd2:	4b09      	ldr	r3, [pc, #36]	; (40002ff8 <writeLevelingValue+0x80>)
40002fd4:	6018      	str	r0, [r3, #0]
40002fd6:	b120      	cbz	r0, 40002fe2 <writeLevelingValue+0x6a>
40002fd8:	f008 ff78 	bl	4000becc <gtBreakOnFail>
40002fdc:	4b06      	ldr	r3, [pc, #24]	; (40002ff8 <writeLevelingValue+0x80>)
40002fde:	6818      	ldr	r0, [r3, #0]
40002fe0:	e004      	b.n	40002fec <writeLevelingValue+0x74>
40002fe2:	3501      	adds	r5, #1
40002fe4:	3404      	adds	r4, #4
40002fe6:	455d      	cmp	r5, fp
40002fe8:	d3dc      	bcc.n	40002fa4 <writeLevelingValue+0x2c>
40002fea:	2000      	movs	r0, #0
40002fec:	b005      	add	sp, #20
40002fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002ff2:	bf00      	nop
40002ff4:	400205d8 	ldrdmi	r0, [r2], -r8
40002ff8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.printAdll:

40002ffc <printAdll>:
printAdll():
40002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40002ffe:	460f      	mov	r7, r1
40003000:	2102      	movs	r1, #2
40003002:	2400      	movs	r4, #0
40003004:	f008 f8ca 	bl	4000b19c <ddr3TipDevAttrGet>
40003008:	4d0b      	ldr	r5, [pc, #44]	; (40003038 <printAdll+0x3c>)
4000300a:	4606      	mov	r6, r0
4000300c:	e00c      	b.n	40003028 <printAdll+0x2c>
4000300e:	682b      	ldr	r3, [r5, #0]
40003010:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40003014:	fa43 f304 	asr.w	r3, r3, r4
40003018:	07db      	lsls	r3, r3, #31
4000301a:	d504      	bpl.n	40003026 <printAdll+0x2a>
4000301c:	4807      	ldr	r0, [pc, #28]	; (4000303c <printAdll+0x40>)
4000301e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40003022:	f00b faa3 	bl	4000e56c <mvPrintf>
40003026:	3401      	adds	r4, #1
40003028:	42b4      	cmp	r4, r6
4000302a:	d1f0      	bne.n	4000300e <printAdll+0x12>
4000302c:	4804      	ldr	r0, [pc, #16]	; (40003040 <printAdll+0x44>)
4000302e:	f00b fa9d 	bl	4000e56c <mvPrintf>
40003032:	2000      	movs	r0, #0
40003034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003036:	bf00      	nop
40003038:	400205d8 	ldrdmi	r0, [r2], -r8
4000303c:	4000f92a 	andmi	pc, r0, sl, lsr #18
40003040:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>

Disassembly of section .text.printPh:

40003044 <printPh>:
printPh():
40003044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40003046:	460f      	mov	r7, r1
40003048:	2102      	movs	r1, #2
4000304a:	2400      	movs	r4, #0
4000304c:	f008 f8a6 	bl	4000b19c <ddr3TipDevAttrGet>
40003050:	4d0b      	ldr	r5, [pc, #44]	; (40003080 <printPh+0x3c>)
40003052:	4606      	mov	r6, r0
40003054:	e00d      	b.n	40003072 <printPh+0x2e>
40003056:	682b      	ldr	r3, [r5, #0]
40003058:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000305c:	fa43 f304 	asr.w	r3, r3, r4
40003060:	07da      	lsls	r2, r3, #31
40003062:	d505      	bpl.n	40003070 <printPh+0x2c>
40003064:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40003068:	4806      	ldr	r0, [pc, #24]	; (40003084 <printPh+0x40>)
4000306a:	0989      	lsrs	r1, r1, #6
4000306c:	f00b fa7e 	bl	4000e56c <mvPrintf>
40003070:	3401      	adds	r4, #1
40003072:	42b4      	cmp	r4, r6
40003074:	d1ef      	bne.n	40003056 <printPh+0x12>
40003076:	4804      	ldr	r0, [pc, #16]	; (40003088 <printPh+0x44>)
40003078:	f00b fa78 	bl	4000e56c <mvPrintf>
4000307c:	2000      	movs	r0, #0
4000307e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003080:	400205d8 	ldrdmi	r0, [r2], -r8
40003084:	4000f92a 	andmi	pc, r0, sl, lsr #18
40003088:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>

Disassembly of section .text.ddr3TipRunSweepTest:

4000308c <ddr3TipRunSweepTest>:
ddr3TipRunSweepTest():
4000308c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003090:	b093      	sub	sp, #76	; 0x4c
40003092:	2600      	movs	r6, #0
40003094:	2a00      	cmp	r2, #0
40003096:	bf14      	ite	ne
40003098:	2503      	movne	r5, #3
4000309a:	2501      	moveq	r5, #1
4000309c:	9207      	str	r2, [sp, #28]
4000309e:	4604      	mov	r4, r0
400030a0:	9308      	str	r3, [sp, #32]
400030a2:	9611      	str	r6, [sp, #68]	; 0x44
400030a4:	f005 fe06 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
400030a8:	2102      	movs	r1, #2
400030aa:	900c      	str	r0, [sp, #48]	; 0x30
400030ac:	4620      	mov	r0, r4
400030ae:	f008 f875 	bl	4000b19c <ddr3TipDevAttrGet>
400030b2:	9a08      	ldr	r2, [sp, #32]
400030b4:	2a01      	cmp	r2, #1
400030b6:	d105      	bne.n	400030c4 <ddr3TipRunSweepTest+0x38>
400030b8:	fa5f fb80 	uxtb.w	fp, r0
400030bc:	9609      	str	r6, [sp, #36]	; 0x24
400030be:	f10b 3bff 	add.w	fp, fp, #4294967295
400030c2:	e002      	b.n	400030ca <ddr3TipRunSweepTest+0x3e>
400030c4:	46b3      	mov	fp, r6
400030c6:	2301      	movs	r3, #1
400030c8:	9309      	str	r3, [sp, #36]	; 0x24
400030ca:	2600      	movs	r6, #0
400030cc:	4f88      	ldr	r7, [pc, #544]	; (400032f0 <ddr3TipRunSweepTest+0x264>)
400030ce:	9606      	str	r6, [sp, #24]
400030d0:	e0fa      	b.n	400032c8 <ddr3TipRunSweepTest+0x23c>
400030d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
400030d6:	3201      	adds	r2, #1
400030d8:	455a      	cmp	r2, fp
400030da:	d9fa      	bls.n	400030d2 <ddr3TipRunSweepTest+0x46>
400030dc:	4a85      	ldr	r2, [pc, #532]	; (400032f4 <ddr3TipRunSweepTest+0x268>)
400030de:	3314      	adds	r3, #20
400030e0:	4293      	cmp	r3, r2
400030e2:	d003      	beq.n	400030ec <ddr3TipRunSweepTest+0x60>
400030e4:	2800      	cmp	r0, #0
400030e6:	d0f9      	beq.n	400030dc <ddr3TipRunSweepTest+0x50>
400030e8:	2200      	movs	r2, #0
400030ea:	e7f2      	b.n	400030d2 <ddr3TipRunSweepTest+0x46>
400030ec:	4982      	ldr	r1, [pc, #520]	; (400032f8 <ddr3TipRunSweepTest+0x26c>)
400030ee:	2600      	movs	r6, #0
400030f0:	462a      	mov	r2, r5
400030f2:	4620      	mov	r0, r4
400030f4:	f04f 33ff 	mov.w	r3, #4294967295
400030f8:	46a9      	mov	r9, r5
400030fa:	600e      	str	r6, [r1, #0]
400030fc:	4625      	mov	r5, r4
400030fe:	604e      	str	r6, [r1, #4]
40003100:	608e      	str	r6, [r1, #8]
40003102:	60ce      	str	r6, [r1, #12]
40003104:	610e      	str	r6, [r1, #16]
40003106:	f7ff fe83 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
4000310a:	f8df a22c 	ldr.w	sl, [pc, #556]	; 40003338 <ddr3TipRunSweepTest+0x2ac>
4000310e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
40003112:	e064      	b.n	400031de <ddr3TipRunSweepTest+0x152>
40003114:	4b79      	ldr	r3, [pc, #484]	; (400032fc <ddr3TipRunSweepTest+0x270>)
40003116:	f893 b000 	ldrb.w	fp, [r3]
4000311a:	e03e      	b.n	4000319a <ddr3TipRunSweepTest+0x10e>
4000311c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
4000311e:	2200      	movs	r2, #0
40003120:	4628      	mov	r0, r5
40003122:	2101      	movs	r1, #1
40003124:	9201      	str	r2, [sp, #4]
40003126:	9303      	str	r3, [sp, #12]
40003128:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000312a:	9600      	str	r6, [sp, #0]
4000312c:	f8cd 9008 	str.w	r9, [sp, #8]
40003130:	f001 fd5a 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40003134:	4a72      	ldr	r2, [pc, #456]	; (40003300 <ddr3TipRunSweepTest+0x274>)
40003136:	4680      	mov	r8, r0
40003138:	6010      	str	r0, [r2, #0]
4000313a:	b120      	cbz	r0, 40003146 <ddr3TipRunSweepTest+0xba>
4000313c:	f008 fec6 	bl	4000becc <gtBreakOnFail>
40003140:	4b6f      	ldr	r3, [pc, #444]	; (40003300 <ddr3TipRunSweepTest+0x274>)
40003142:	6818      	ldr	r0, [r3, #0]
40003144:	e0d1      	b.n	400032ea <ddr3TipRunSweepTest+0x25e>
40003146:	4a6f      	ldr	r2, [pc, #444]	; (40003304 <ddr3TipRunSweepTest+0x278>)
40003148:	4628      	mov	r0, r5
4000314a:	9b06      	ldr	r3, [sp, #24]
4000314c:	7811      	ldrb	r1, [r2, #0]
4000314e:	aa11      	add	r2, sp, #68	; 0x44
40003150:	f000 ffd0 	bl	400040f4 <mvHwsDdr3RunBist>
40003154:	683b      	ldr	r3, [r7, #0]
40003156:	781b      	ldrb	r3, [r3, #0]
40003158:	07db      	lsls	r3, r3, #31
4000315a:	d516      	bpl.n	4000318a <ddr3TipRunSweepTest+0xfe>
4000315c:	f85a 2004 	ldr.w	r2, [sl, r4]
40003160:	9b11      	ldr	r3, [sp, #68]	; 0x44
40003162:	18d3      	adds	r3, r2, r3
40003164:	f84a 3004 	str.w	r3, [sl, r4]
40003168:	9b08      	ldr	r3, [sp, #32]
4000316a:	2b01      	cmp	r3, #1
4000316c:	d10d      	bne.n	4000318a <ddr3TipRunSweepTest+0xfe>
4000316e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40003170:	4628      	mov	r0, r5
40003172:	e88d 0340 	stmia.w	sp, {r6, r8, r9}
40003176:	4641      	mov	r1, r8
40003178:	6813      	ldr	r3, [r2, #0]
4000317a:	4642      	mov	r2, r8
4000317c:	9303      	str	r3, [sp, #12]
4000317e:	4643      	mov	r3, r8
40003180:	f001 fd32 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40003184:	4b5e      	ldr	r3, [pc, #376]	; (40003300 <ddr3TipRunSweepTest+0x274>)
40003186:	6018      	str	r0, [r3, #0]
40003188:	b910      	cbnz	r0, 40003190 <ddr3TipRunSweepTest+0x104>
4000318a:	f10b 0b01 	add.w	fp, fp, #1
4000318e:	e004      	b.n	4000319a <ddr3TipRunSweepTest+0x10e>
40003190:	4e5b      	ldr	r6, [pc, #364]	; (40003300 <ddr3TipRunSweepTest+0x274>)
40003192:	f008 fe9b 	bl	4000becc <gtBreakOnFail>
40003196:	6830      	ldr	r0, [r6, #0]
40003198:	e0a7      	b.n	400032ea <ddr3TipRunSweepTest+0x25e>
4000319a:	4a5b      	ldr	r2, [pc, #364]	; (40003308 <ddr3TipRunSweepTest+0x27c>)
4000319c:	7813      	ldrb	r3, [r2, #0]
4000319e:	459b      	cmp	fp, r3
400031a0:	d3bc      	bcc.n	4000311c <ddr3TipRunSweepTest+0x90>
400031a2:	9b05      	ldr	r3, [sp, #20]
400031a4:	3b01      	subs	r3, #1
400031a6:	9305      	str	r3, [sp, #20]
400031a8:	d1b4      	bne.n	40003114 <ddr3TipRunSweepTest+0x88>
400031aa:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
400031ae:	3414      	adds	r4, #20
400031b0:	f108 0801 	add.w	r8, r8, #1
400031b4:	f1b8 0f20 	cmp.w	r8, #32
400031b8:	d00b      	beq.n	400031d2 <ddr3TipRunSweepTest+0x146>
400031ba:	9a07      	ldr	r2, [sp, #28]
400031bc:	ea4f 0348 	mov.w	r3, r8, lsl #1
400031c0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
400031c4:	2a00      	cmp	r2, #0
400031c6:	bf18      	it	ne
400031c8:	4643      	movne	r3, r8
400031ca:	930d      	str	r3, [sp, #52]	; 0x34
400031cc:	2302      	movs	r3, #2
400031ce:	9305      	str	r3, [sp, #20]
400031d0:	e7a0      	b.n	40003114 <ddr3TipRunSweepTest+0x88>
400031d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400031d4:	3601      	adds	r6, #1
400031d6:	f10a 0a04 	add.w	sl, sl, #4
400031da:	4296      	cmp	r6, r2
400031dc:	d806      	bhi.n	400031ec <ddr3TipRunSweepTest+0x160>
400031de:	2400      	movs	r4, #0
400031e0:	4b45      	ldr	r3, [pc, #276]	; (400032f8 <ddr3TipRunSweepTest+0x26c>)
400031e2:	46a0      	mov	r8, r4
400031e4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
400031e8:	930e      	str	r3, [sp, #56]	; 0x38
400031ea:	e7e6      	b.n	400031ba <ddr3TipRunSweepTest+0x12e>
400031ec:	4b47      	ldr	r3, [pc, #284]	; (4000330c <ddr3TipRunSweepTest+0x280>)
400031ee:	462c      	mov	r4, r5
400031f0:	9e07      	ldr	r6, [sp, #28]
400031f2:	464d      	mov	r5, r9
400031f4:	4a46      	ldr	r2, [pc, #280]	; (40003310 <ddr3TipRunSweepTest+0x284>)
400031f6:	4847      	ldr	r0, [pc, #284]	; (40003314 <ddr3TipRunSweepTest+0x288>)
400031f8:	2e00      	cmp	r6, #0
400031fa:	bf08      	it	eq
400031fc:	461a      	moveq	r2, r3
400031fe:	9906      	ldr	r1, [sp, #24]
40003200:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
40003204:	f00b f9b2 	bl	4000e56c <mvPrintf>
40003208:	683b      	ldr	r3, [r7, #0]
4000320a:	781b      	ldrb	r3, [r3, #0]
4000320c:	07de      	lsls	r6, r3, #31
4000320e:	d517      	bpl.n	40003240 <ddr3TipRunSweepTest+0x1b4>
40003210:	9e08      	ldr	r6, [sp, #32]
40003212:	2e01      	cmp	r6, #1
40003214:	d110      	bne.n	40003238 <ddr3TipRunSweepTest+0x1ac>
40003216:	9e05      	ldr	r6, [sp, #20]
40003218:	683b      	ldr	r3, [r7, #0]
4000321a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000321e:	fa43 f306 	asr.w	r3, r3, r6
40003222:	07d8      	lsls	r0, r3, #31
40003224:	d504      	bpl.n	40003230 <ddr3TipRunSweepTest+0x1a4>
40003226:	483c      	ldr	r0, [pc, #240]	; (40003318 <ddr3TipRunSweepTest+0x28c>)
40003228:	2100      	movs	r1, #0
4000322a:	4632      	mov	r2, r6
4000322c:	f00b f99e 	bl	4000e56c <mvPrintf>
40003230:	3601      	adds	r6, #1
40003232:	455e      	cmp	r6, fp
40003234:	d9f0      	bls.n	40003218 <ddr3TipRunSweepTest+0x18c>
40003236:	e003      	b.n	40003240 <ddr3TipRunSweepTest+0x1b4>
40003238:	4838      	ldr	r0, [pc, #224]	; (4000331c <ddr3TipRunSweepTest+0x290>)
4000323a:	9905      	ldr	r1, [sp, #20]
4000323c:	f00b f996 	bl	4000e56c <mvPrintf>
40003240:	4837      	ldr	r0, [pc, #220]	; (40003320 <ddr3TipRunSweepTest+0x294>)
40003242:	2600      	movs	r6, #0
40003244:	f00b f992 	bl	4000e56c <mvPrintf>
40003248:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
4000324c:	9a07      	ldr	r2, [sp, #28]
4000324e:	b912      	cbnz	r2, 40003256 <ddr3TipRunSweepTest+0x1ca>
40003250:	0072      	lsls	r2, r6, #1
40003252:	492e      	ldr	r1, [pc, #184]	; (4000330c <ddr3TipRunSweepTest+0x280>)
40003254:	e001      	b.n	4000325a <ddr3TipRunSweepTest+0x1ce>
40003256:	492e      	ldr	r1, [pc, #184]	; (40003310 <ddr3TipRunSweepTest+0x284>)
40003258:	4632      	mov	r2, r6
4000325a:	4832      	ldr	r0, [pc, #200]	; (40003324 <ddr3TipRunSweepTest+0x298>)
4000325c:	f00b f986 	bl	4000e56c <mvPrintf>
40003260:	683b      	ldr	r3, [r7, #0]
40003262:	781b      	ldrb	r3, [r3, #0]
40003264:	07d9      	lsls	r1, r3, #31
40003266:	d50a      	bpl.n	4000327e <ddr3TipRunSweepTest+0x1f2>
40003268:	f04f 0900 	mov.w	r9, #0
4000326c:	f858 1029 	ldr.w	r1, [r8, r9, lsl #2]
40003270:	f109 0901 	add.w	r9, r9, #1
40003274:	482c      	ldr	r0, [pc, #176]	; (40003328 <ddr3TipRunSweepTest+0x29c>)
40003276:	f00b f979 	bl	4000e56c <mvPrintf>
4000327a:	45d9      	cmp	r9, fp
4000327c:	d9f6      	bls.n	4000326c <ddr3TipRunSweepTest+0x1e0>
4000327e:	4828      	ldr	r0, [pc, #160]	; (40003320 <ddr3TipRunSweepTest+0x294>)
40003280:	3601      	adds	r6, #1
40003282:	f00b f973 	bl	4000e56c <mvPrintf>
40003286:	2e20      	cmp	r6, #32
40003288:	f108 0814 	add.w	r8, r8, #20
4000328c:	d1de      	bne.n	4000324c <ddr3TipRunSweepTest+0x1c0>
4000328e:	462a      	mov	r2, r5
40003290:	4919      	ldr	r1, [pc, #100]	; (400032f8 <ddr3TipRunSweepTest+0x26c>)
40003292:	4620      	mov	r0, r4
40003294:	f7ff fdf8 	bl	40002e88 <mvHwsDdr3TipWriteAdllValue>
40003298:	462a      	mov	r2, r5
4000329a:	4917      	ldr	r1, [pc, #92]	; (400032f8 <ddr3TipRunSweepTest+0x26c>)
4000329c:	f04f 33ff 	mov.w	r3, #4294967295
400032a0:	4620      	mov	r0, r4
400032a2:	3504      	adds	r5, #4
400032a4:	f7ff fdb4 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
400032a8:	4b20      	ldr	r3, [pc, #128]	; (4000332c <ddr3TipRunSweepTest+0x2a0>)
400032aa:	9e07      	ldr	r6, [sp, #28]
400032ac:	4920      	ldr	r1, [pc, #128]	; (40003330 <ddr3TipRunSweepTest+0x2a4>)
400032ae:	4821      	ldr	r0, [pc, #132]	; (40003334 <ddr3TipRunSweepTest+0x2a8>)
400032b0:	2e00      	cmp	r6, #0
400032b2:	bf08      	it	eq
400032b4:	4619      	moveq	r1, r3
400032b6:	f00b f959 	bl	4000e56c <mvPrintf>
400032ba:	4620      	mov	r0, r4
400032bc:	490e      	ldr	r1, [pc, #56]	; (400032f8 <ddr3TipRunSweepTest+0x26c>)
400032be:	f7ff fe9d 	bl	40002ffc <printAdll>
400032c2:	9e06      	ldr	r6, [sp, #24]
400032c4:	3601      	adds	r6, #1
400032c6:	9606      	str	r6, [sp, #24]
400032c8:	9e06      	ldr	r6, [sp, #24]
400032ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
400032cc:	4296      	cmp	r6, r2
400032ce:	d008      	beq.n	400032e2 <ddr3TipRunSweepTest+0x256>
400032d0:	683b      	ldr	r3, [r7, #0]
400032d2:	2100      	movs	r1, #0
400032d4:	4e18      	ldr	r6, [pc, #96]	; (40003338 <ddr3TipRunSweepTest+0x2ac>)
400032d6:	7818      	ldrb	r0, [r3, #0]
400032d8:	960a      	str	r6, [sp, #40]	; 0x28
400032da:	4633      	mov	r3, r6
400032dc:	f000 0001 	and.w	r0, r0, #1
400032e0:	e700      	b.n	400030e4 <ddr3TipRunSweepTest+0x58>
400032e2:	4620      	mov	r0, r4
400032e4:	f002 fd1c 	bl	40005d20 <ddr3TipResetFifoPtr>
400032e8:	2000      	movs	r0, #0
400032ea:	b013      	add	sp, #76	; 0x4c
400032ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400032f0:	400205d8 	ldrdmi	r0, [r2], -r8
400032f4:	4002049c 	mulmi	r2, ip, r4
400032f8:	4002053c 	andmi	r0, r2, ip, lsr r5
400032fc:	4001457b 	andmi	r4, r1, fp, ror r5
40003300:	40020868 	andmi	r0, r2, r8, ror #16
40003304:	40014589 	andmi	r4, r1, r9, lsl #11
40003308:	4001457c 	andmi	r4, r1, ip, ror r5
4000330c:	4000f8cd 	andmi	pc, r0, sp, asr #17
40003310:	4000f8d0 	ldrdmi	pc, [r0], -r0
40003314:	4000f8d9 	ldrdmi	pc, [r0], -r9
40003318:	4000f8fb 	strdmi	pc, [r0], -fp
4000331c:	4000f90a 	andmi	pc, r0, sl, lsl #18
40003320:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40003324:	4000f913 	andmi	pc, r0, r3, lsl r9	; <UNPREDICTABLE>
40003328:	4000f92f 	andmi	pc, r0, pc, lsr #18
4000332c:	4000f8d3 	ldrdmi	pc, [r0], -r3
40003330:	4000f8d6 	ldrdmi	pc, [r0], -r6
40003334:	4000f936 	andmi	pc, r0, r6, lsr r9	; <UNPREDICTABLE>
40003338:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipRunLevelingSweepTest:

4000333c <ddr3TipRunLevelingSweepTest>:
ddr3TipRunLevelingSweepTest():
4000333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003340:	b097      	sub	sp, #92	; 0x5c
40003342:	2600      	movs	r6, #0
40003344:	1e15      	subs	r5, r2, #0
40003346:	bf0c      	ite	eq
40003348:	46ab      	moveq	fp, r5
4000334a:	f04f 0b02 	movne.w	fp, #2
4000334e:	4604      	mov	r4, r0
40003350:	930f      	str	r3, [sp, #60]	; 0x3c
40003352:	9615      	str	r6, [sp, #84]	; 0x54
40003354:	f005 fcae 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40003358:	2102      	movs	r1, #2
4000335a:	9010      	str	r0, [sp, #64]	; 0x40
4000335c:	4620      	mov	r0, r4
4000335e:	f007 ff1d 	bl	4000b19c <ddr3TipDevAttrGet>
40003362:	990f      	ldr	r1, [sp, #60]	; 0x3c
40003364:	2901      	cmp	r1, #1
40003366:	d104      	bne.n	40003372 <ddr3TipRunLevelingSweepTest+0x36>
40003368:	b2c0      	uxtb	r0, r0
4000336a:	9607      	str	r6, [sp, #28]
4000336c:	3801      	subs	r0, #1
4000336e:	9006      	str	r0, [sp, #24]
40003370:	e002      	b.n	40003378 <ddr3TipRunLevelingSweepTest+0x3c>
40003372:	2201      	movs	r2, #1
40003374:	9606      	str	r6, [sp, #24]
40003376:	9207      	str	r2, [sp, #28]
40003378:	2601      	movs	r6, #1
4000337a:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40003630 <ddr3TipRunLevelingSweepTest+0x2f4>
4000337e:	9605      	str	r6, [sp, #20]
40003380:	2600      	movs	r6, #0
40003382:	9608      	str	r6, [sp, #32]
40003384:	e1d8      	b.n	40003738 <ddr3TipRunLevelingSweepTest+0x3fc>
40003386:	9e06      	ldr	r6, [sp, #24]
40003388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
4000338c:	3201      	adds	r2, #1
4000338e:	42b2      	cmp	r2, r6
40003390:	d9f9      	bls.n	40003386 <ddr3TipRunLevelingSweepTest+0x4a>
40003392:	4a9c      	ldr	r2, [pc, #624]	; (40003604 <ddr3TipRunLevelingSweepTest+0x2c8>)
40003394:	3314      	adds	r3, #20
40003396:	4293      	cmp	r3, r2
40003398:	d003      	beq.n	400033a2 <ddr3TipRunLevelingSweepTest+0x66>
4000339a:	2800      	cmp	r0, #0
4000339c:	d0f9      	beq.n	40003392 <ddr3TipRunLevelingSweepTest+0x56>
4000339e:	2200      	movs	r2, #0
400033a0:	e7f1      	b.n	40003386 <ddr3TipRunLevelingSweepTest+0x4a>
400033a2:	2300      	movs	r3, #0
400033a4:	4e98      	ldr	r6, [pc, #608]	; (40003608 <ddr3TipRunLevelingSweepTest+0x2cc>)
400033a6:	4899      	ldr	r0, [pc, #612]	; (4000360c <ddr3TipRunLevelingSweepTest+0x2d0>)
400033a8:	4999      	ldr	r1, [pc, #612]	; (40003610 <ddr3TipRunLevelingSweepTest+0x2d4>)
400033aa:	461a      	mov	r2, r3
400033ac:	519a      	str	r2, [r3, r6]
400033ae:	501a      	str	r2, [r3, r0]
400033b0:	505a      	str	r2, [r3, r1]
400033b2:	3304      	adds	r3, #4
400033b4:	2b14      	cmp	r3, #20
400033b6:	d1f9      	bne.n	400033ac <ddr3TipRunLevelingSweepTest+0x70>
400033b8:	4993      	ldr	r1, [pc, #588]	; (40003608 <ddr3TipRunLevelingSweepTest+0x2cc>)
400033ba:	465a      	mov	r2, fp
400033bc:	231f      	movs	r3, #31
400033be:	4620      	mov	r0, r4
400033c0:	f7ff fd26 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
400033c4:	4620      	mov	r0, r4
400033c6:	4991      	ldr	r1, [pc, #580]	; (4000360c <ddr3TipRunLevelingSweepTest+0x2d0>)
400033c8:	465a      	mov	r2, fp
400033ca:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
400033ce:	f7ff fd97 	bl	40002f00 <readPhaseValue>
400033d2:	b935      	cbnz	r5, 400033e2 <ddr3TipRunLevelingSweepTest+0xa6>
400033d4:	4620      	mov	r0, r4
400033d6:	498e      	ldr	r1, [pc, #568]	; (40003610 <ddr3TipRunLevelingSweepTest+0x2d4>)
400033d8:	9a05      	ldr	r2, [sp, #20]
400033da:	f04f 33ff 	mov.w	r3, #4294967295
400033de:	f7ff fd17 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
400033e2:	2700      	movs	r7, #0
400033e4:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
400033e8:	46a1      	mov	r9, r4
400033ea:	46ba      	mov	sl, r7
400033ec:	e100      	b.n	400035f0 <ddr3TipRunLevelingSweepTest+0x2b4>
400033ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
400033f0:	9913      	ldr	r1, [sp, #76]	; 0x4c
400033f2:	f8d3 c000 	ldr.w	ip, [r3]
400033f6:	680b      	ldr	r3, [r1, #0]
400033f8:	099b      	lsrs	r3, r3, #6
400033fa:	eb0c 1343 	add.w	r3, ip, r3, lsl #5
400033fe:	b11d      	cbz	r5, 40003408 <ddr3TipRunLevelingSweepTest+0xcc>
40003400:	2b30      	cmp	r3, #48	; 0x30
40003402:	d906      	bls.n	40003412 <ddr3TipRunLevelingSweepTest+0xd6>
40003404:	3b30      	subs	r3, #48	; 0x30
40003406:	e005      	b.n	40003414 <ddr3TipRunLevelingSweepTest+0xd8>
40003408:	2b20      	cmp	r3, #32
4000340a:	f240 81aa 	bls.w	40003762 <ddr3TipRunLevelingSweepTest+0x426>
4000340e:	3b20      	subs	r3, #32
40003410:	e1a8      	b.n	40003764 <ddr3TipRunLevelingSweepTest+0x428>
40003412:	2300      	movs	r3, #0
40003414:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40003416:	189b      	adds	r3, r3, r2
40003418:	9911      	ldr	r1, [sp, #68]	; 0x44
4000341a:	4c7e      	ldr	r4, [pc, #504]	; (40003614 <ddr3TipRunLevelingSweepTest+0x2d8>)
4000341c:	6809      	ldr	r1, [r1, #0]
4000341e:	401c      	ands	r4, r3
40003420:	2c00      	cmp	r4, #0
40003422:	910b      	str	r1, [sp, #44]	; 0x2c
40003424:	da03      	bge.n	4000342e <ddr3TipRunLevelingSweepTest+0xf2>
40003426:	3c01      	subs	r4, #1
40003428:	f064 041f 	orn	r4, r4, #31
4000342c:	3401      	adds	r4, #1
4000342e:	1b1b      	subs	r3, r3, r4
40003430:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40003432:	bf48      	it	mi
40003434:	331f      	addmi	r3, #31
40003436:	2100      	movs	r1, #0
40003438:	4648      	mov	r0, r9
4000343a:	f8cd c010 	str.w	ip, [sp, #16]
4000343e:	115b      	asrs	r3, r3, #5
40003440:	9202      	str	r2, [sp, #8]
40003442:	460a      	mov	r2, r1
40003444:	f8cd a000 	str.w	sl, [sp]
40003448:	eb04 1383 	add.w	r3, r4, r3, lsl #6
4000344c:	9303      	str	r3, [sp, #12]
4000344e:	9b07      	ldr	r3, [sp, #28]
40003450:	9101      	str	r1, [sp, #4]
40003452:	f001 fbc9 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40003456:	f8dd c010 	ldr.w	ip, [sp, #16]
4000345a:	f8cb 0000 	str.w	r0, [fp]
4000345e:	2800      	cmp	r0, #0
40003460:	d16b      	bne.n	4000353a <ddr3TipRunLevelingSweepTest+0x1fe>
40003462:	b9dd      	cbnz	r5, 4000349c <ddr3TipRunLevelingSweepTest+0x160>
40003464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
40003466:	9905      	ldr	r1, [sp, #20]
40003468:	ebcc 0c03 	rsb	ip, ip, r3
4000346c:	4b6a      	ldr	r3, [pc, #424]	; (40003618 <ddr3TipRunLevelingSweepTest+0x2dc>)
4000346e:	4464      	add	r4, ip
40003470:	f8cd a000 	str.w	sl, [sp]
40003474:	4023      	ands	r3, r4
40003476:	9501      	str	r5, [sp, #4]
40003478:	2b00      	cmp	r3, #0
4000347a:	9102      	str	r1, [sp, #8]
4000347c:	da03      	bge.n	40003486 <ddr3TipRunLevelingSweepTest+0x14a>
4000347e:	3b01      	subs	r3, #1
40003480:	f063 033f 	orn	r3, r3, #63	; 0x3f
40003484:	3301      	adds	r3, #1
40003486:	2100      	movs	r1, #0
40003488:	9303      	str	r3, [sp, #12]
4000348a:	4648      	mov	r0, r9
4000348c:	9b07      	ldr	r3, [sp, #28]
4000348e:	460a      	mov	r2, r1
40003490:	f001 fbaa 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40003494:	f8cb 0000 	str.w	r0, [fp]
40003498:	2800      	cmp	r0, #0
4000349a:	d14e      	bne.n	4000353a <ddr3TipRunLevelingSweepTest+0x1fe>
4000349c:	4b5f      	ldr	r3, [pc, #380]	; (4000361c <ddr3TipRunLevelingSweepTest+0x2e0>)
4000349e:	781b      	ldrb	r3, [r3, #0]
400034a0:	930b      	str	r3, [sp, #44]	; 0x2c
400034a2:	e053      	b.n	4000354c <ddr3TipRunLevelingSweepTest+0x210>
400034a4:	4a5e      	ldr	r2, [pc, #376]	; (40003620 <ddr3TipRunLevelingSweepTest+0x2e4>)
400034a6:	4648      	mov	r0, r9
400034a8:	9b08      	ldr	r3, [sp, #32]
400034aa:	7811      	ldrb	r1, [r2, #0]
400034ac:	aa15      	add	r2, sp, #84	; 0x54
400034ae:	f000 fe21 	bl	400040f4 <mvHwsDdr3RunBist>
400034b2:	4648      	mov	r0, r9
400034b4:	f002 fc34 	bl	40005d20 <ddr3TipResetFifoPtr>
400034b8:	f8d8 3000 	ldr.w	r3, [r8]
400034bc:	781b      	ldrb	r3, [r3, #0]
400034be:	07db      	lsls	r3, r3, #31
400034c0:	d532      	bpl.n	40003528 <ddr3TipRunLevelingSweepTest+0x1ec>
400034c2:	f1ba 0f04 	cmp.w	sl, #4
400034c6:	d12b      	bne.n	40003520 <ddr3TipRunLevelingSweepTest+0x1e4>
400034c8:	2100      	movs	r1, #0
400034ca:	ab14      	add	r3, sp, #80	; 0x50
400034cc:	4648      	mov	r0, r9
400034ce:	9300      	str	r3, [sp, #0]
400034d0:	460a      	mov	r2, r1
400034d2:	f241 4358 	movw	r3, #5208	; 0x1458
400034d6:	f04f 34ff 	mov.w	r4, #4294967295
400034da:	9401      	str	r4, [sp, #4]
400034dc:	f001 f9f2 	bl	400048c4 <mvHwsDdr3TipIFRead>
400034e0:	4601      	mov	r1, r0
400034e2:	f8cb 0000 	str.w	r0, [fp]
400034e6:	bb18      	cbnz	r0, 40003530 <ddr3TipRunLevelingSweepTest+0x1f4>
400034e8:	6932      	ldr	r2, [r6, #16]
400034ea:	4648      	mov	r0, r9
400034ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
400034ee:	18d3      	adds	r3, r2, r3
400034f0:	460a      	mov	r2, r1
400034f2:	6133      	str	r3, [r6, #16]
400034f4:	f241 4358 	movw	r3, #5208	; 0x1458
400034f8:	e88d 0012 	stmia.w	sp, {r1, r4}
400034fc:	f000 ff38 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003500:	4601      	mov	r1, r0
40003502:	f8cb 0000 	str.w	r0, [fp]
40003506:	b9c0      	cbnz	r0, 4000353a <ddr3TipRunLevelingSweepTest+0x1fe>
40003508:	4648      	mov	r0, r9
4000350a:	460a      	mov	r2, r1
4000350c:	f241 435c 	movw	r3, #5212	; 0x145c
40003510:	e88d 0012 	stmia.w	sp, {r1, r4}
40003514:	f000 ff2c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003518:	f8cb 0000 	str.w	r0, [fp]
4000351c:	b120      	cbz	r0, 40003528 <ddr3TipRunLevelingSweepTest+0x1ec>
4000351e:	e011      	b.n	40003544 <ddr3TipRunLevelingSweepTest+0x208>
40003520:	59f2      	ldr	r2, [r6, r7]
40003522:	9b15      	ldr	r3, [sp, #84]	; 0x54
40003524:	18d3      	adds	r3, r2, r3
40003526:	51f3      	str	r3, [r6, r7]
40003528:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000352a:	3101      	adds	r1, #1
4000352c:	910b      	str	r1, [sp, #44]	; 0x2c
4000352e:	e00d      	b.n	4000354c <ddr3TipRunLevelingSweepTest+0x210>
40003530:	f008 fccc 	bl	4000becc <gtBreakOnFail>
40003534:	4a3b      	ldr	r2, [pc, #236]	; (40003624 <ddr3TipRunLevelingSweepTest+0x2e8>)
40003536:	6810      	ldr	r0, [r2, #0]
40003538:	e110      	b.n	4000375c <ddr3TipRunLevelingSweepTest+0x420>
4000353a:	f008 fcc7 	bl	4000becc <gtBreakOnFail>
4000353e:	4b39      	ldr	r3, [pc, #228]	; (40003624 <ddr3TipRunLevelingSweepTest+0x2e8>)
40003540:	6818      	ldr	r0, [r3, #0]
40003542:	e10b      	b.n	4000375c <ddr3TipRunLevelingSweepTest+0x420>
40003544:	f008 fcc2 	bl	4000becc <gtBreakOnFail>
40003548:	4e36      	ldr	r6, [pc, #216]	; (40003624 <ddr3TipRunLevelingSweepTest+0x2e8>)
4000354a:	e04f      	b.n	400035ec <ddr3TipRunLevelingSweepTest+0x2b0>
4000354c:	4936      	ldr	r1, [pc, #216]	; (40003628 <ddr3TipRunLevelingSweepTest+0x2ec>)
4000354e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40003550:	780b      	ldrb	r3, [r1, #0]
40003552:	429a      	cmp	r2, r3
40003554:	d3a6      	bcc.n	400034a4 <ddr3TipRunLevelingSweepTest+0x168>
40003556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
40003558:	3b01      	subs	r3, #1
4000355a:	930a      	str	r3, [sp, #40]	; 0x28
4000355c:	f47f af47 	bne.w	400033ee <ddr3TipRunLevelingSweepTest+0xb2>
40003560:	9909      	ldr	r1, [sp, #36]	; 0x24
40003562:	3614      	adds	r6, #20
40003564:	3101      	adds	r1, #1
40003566:	9109      	str	r1, [sp, #36]	; 0x24
40003568:	2920      	cmp	r1, #32
4000356a:	d010      	beq.n	4000358e <ddr3TipRunLevelingSweepTest+0x252>
4000356c:	b91d      	cbnz	r5, 40003576 <ddr3TipRunLevelingSweepTest+0x23a>
4000356e:	9a09      	ldr	r2, [sp, #36]	; 0x24
40003570:	0052      	lsls	r2, r2, #1
40003572:	920c      	str	r2, [sp, #48]	; 0x30
40003574:	e003      	b.n	4000357e <ddr3TipRunLevelingSweepTest+0x242>
40003576:	2303      	movs	r3, #3
40003578:	9909      	ldr	r1, [sp, #36]	; 0x24
4000357a:	434b      	muls	r3, r1
4000357c:	930c      	str	r3, [sp, #48]	; 0x30
4000357e:	4b24      	ldr	r3, [pc, #144]	; (40003610 <ddr3TipRunLevelingSweepTest+0x2d4>)
40003580:	2203      	movs	r2, #3
40003582:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 40003624 <ddr3TipRunLevelingSweepTest+0x2e8>
40003586:	18fb      	adds	r3, r7, r3
40003588:	920a      	str	r2, [sp, #40]	; 0x28
4000358a:	9311      	str	r3, [sp, #68]	; 0x44
4000358c:	e72f      	b.n	400033ee <ddr3TipRunLevelingSweepTest+0xb2>
4000358e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
40003590:	4648      	mov	r0, r9
40003592:	4b1e      	ldr	r3, [pc, #120]	; (4000360c <ddr3TipRunLevelingSweepTest+0x2d0>)
40003594:	491c      	ldr	r1, [pc, #112]	; (40003608 <ddr3TipRunLevelingSweepTest+0x2cc>)
40003596:	9601      	str	r6, [sp, #4]
40003598:	9e0d      	ldr	r6, [sp, #52]	; 0x34
4000359a:	f8cd a000 	str.w	sl, [sp]
4000359e:	9602      	str	r6, [sp, #8]
400035a0:	58fa      	ldr	r2, [r7, r3]
400035a2:	587b      	ldr	r3, [r7, r1]
400035a4:	990a      	ldr	r1, [sp, #40]	; 0x28
400035a6:	18d3      	adds	r3, r2, r3
400035a8:	9303      	str	r3, [sp, #12]
400035aa:	9b07      	ldr	r3, [sp, #28]
400035ac:	460a      	mov	r2, r1
400035ae:	4e1d      	ldr	r6, [pc, #116]	; (40003624 <ddr3TipRunLevelingSweepTest+0x2e8>)
400035b0:	f001 fb1a 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
400035b4:	6030      	str	r0, [r6, #0]
400035b6:	b9b8      	cbnz	r0, 400035e8 <ddr3TipRunLevelingSweepTest+0x2ac>
400035b8:	b97d      	cbnz	r5, 400035da <ddr3TipRunLevelingSweepTest+0x29e>
400035ba:	9a05      	ldr	r2, [sp, #20]
400035bc:	4648      	mov	r0, r9
400035be:	4b14      	ldr	r3, [pc, #80]	; (40003610 <ddr3TipRunLevelingSweepTest+0x2d4>)
400035c0:	4629      	mov	r1, r5
400035c2:	f8cd a000 	str.w	sl, [sp]
400035c6:	9202      	str	r2, [sp, #8]
400035c8:	462a      	mov	r2, r5
400035ca:	9501      	str	r5, [sp, #4]
400035cc:	58fb      	ldr	r3, [r7, r3]
400035ce:	9303      	str	r3, [sp, #12]
400035d0:	9b07      	ldr	r3, [sp, #28]
400035d2:	f001 fb09 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
400035d6:	6030      	str	r0, [r6, #0]
400035d8:	b930      	cbnz	r0, 400035e8 <ddr3TipRunLevelingSweepTest+0x2ac>
400035da:	9e06      	ldr	r6, [sp, #24]
400035dc:	f10a 0a01 	add.w	sl, sl, #1
400035e0:	3704      	adds	r7, #4
400035e2:	45b2      	cmp	sl, r6
400035e4:	d904      	bls.n	400035f0 <ddr3TipRunLevelingSweepTest+0x2b4>
400035e6:	e025      	b.n	40003634 <ddr3TipRunLevelingSweepTest+0x2f8>
400035e8:	f008 fc70 	bl	4000becc <gtBreakOnFail>
400035ec:	6830      	ldr	r0, [r6, #0]
400035ee:	e0b5      	b.n	4000375c <ddr3TipRunLevelingSweepTest+0x420>
400035f0:	4a05      	ldr	r2, [pc, #20]	; (40003608 <ddr3TipRunLevelingSweepTest+0x2cc>)
400035f2:	2100      	movs	r1, #0
400035f4:	4b05      	ldr	r3, [pc, #20]	; (4000360c <ddr3TipRunLevelingSweepTest+0x2d0>)
400035f6:	18ba      	adds	r2, r7, r2
400035f8:	4e0c      	ldr	r6, [pc, #48]	; (4000362c <ddr3TipRunLevelingSweepTest+0x2f0>)
400035fa:	18fb      	adds	r3, r7, r3
400035fc:	9109      	str	r1, [sp, #36]	; 0x24
400035fe:	9212      	str	r2, [sp, #72]	; 0x48
40003600:	9313      	str	r3, [sp, #76]	; 0x4c
40003602:	e7b3      	b.n	4000356c <ddr3TipRunLevelingSweepTest+0x230>
40003604:	4002049c 	mulmi	r2, ip, r4
40003608:	4002053c 	andmi	r0, r2, ip, lsr r5
4000360c:	400204ec 	andmi	r0, r2, ip, ror #9
40003610:	4002049c 	mulmi	r2, ip, r4
40003614:	8000001f 	andhi	r0, r0, pc, lsl r0
40003618:	8000003f 	andhi	r0, r0, pc, lsr r0
4000361c:	4001457b 	andmi	r4, r1, fp, ror r5
40003620:	40014589 	andmi	r4, r1, r9, lsl #11
40003624:	40020868 	andmi	r0, r2, r8, ror #16
40003628:	4001457c 	andmi	r4, r1, ip, ror r5
4000362c:	4002021c 	andmi	r0, r2, ip, lsl r2
40003630:	400205d8 	ldrdmi	r0, [r2], -r8
40003634:	4b4d      	ldr	r3, [pc, #308]	; (4000376c <ddr3TipRunLevelingSweepTest+0x430>)
40003636:	464c      	mov	r4, r9
40003638:	4a4d      	ldr	r2, [pc, #308]	; (40003770 <ddr3TipRunLevelingSweepTest+0x434>)
4000363a:	484e      	ldr	r0, [pc, #312]	; (40003774 <ddr3TipRunLevelingSweepTest+0x438>)
4000363c:	2d00      	cmp	r5, #0
4000363e:	bf08      	it	eq
40003640:	461a      	moveq	r2, r3
40003642:	9908      	ldr	r1, [sp, #32]
40003644:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
40003648:	f00a ff90 	bl	4000e56c <mvPrintf>
4000364c:	f8d8 3000 	ldr.w	r3, [r8]
40003650:	781b      	ldrb	r3, [r3, #0]
40003652:	07d8      	lsls	r0, r3, #31
40003654:	d519      	bpl.n	4000368a <ddr3TipRunLevelingSweepTest+0x34e>
40003656:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
40003658:	2e01      	cmp	r6, #1
4000365a:	d112      	bne.n	40003682 <ddr3TipRunLevelingSweepTest+0x346>
4000365c:	2600      	movs	r6, #0
4000365e:	f8d8 3000 	ldr.w	r3, [r8]
40003662:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40003666:	fa43 f306 	asr.w	r3, r3, r6
4000366a:	07d9      	lsls	r1, r3, #31
4000366c:	d504      	bpl.n	40003678 <ddr3TipRunLevelingSweepTest+0x33c>
4000366e:	4842      	ldr	r0, [pc, #264]	; (40003778 <ddr3TipRunLevelingSweepTest+0x43c>)
40003670:	2100      	movs	r1, #0
40003672:	4632      	mov	r2, r6
40003674:	f00a ff7a 	bl	4000e56c <mvPrintf>
40003678:	9906      	ldr	r1, [sp, #24]
4000367a:	3601      	adds	r6, #1
4000367c:	428e      	cmp	r6, r1
4000367e:	d9ee      	bls.n	4000365e <ddr3TipRunLevelingSweepTest+0x322>
40003680:	e003      	b.n	4000368a <ddr3TipRunLevelingSweepTest+0x34e>
40003682:	483e      	ldr	r0, [pc, #248]	; (4000377c <ddr3TipRunLevelingSweepTest+0x440>)
40003684:	2100      	movs	r1, #0
40003686:	f00a ff71 	bl	4000e56c <mvPrintf>
4000368a:	483d      	ldr	r0, [pc, #244]	; (40003780 <ddr3TipRunLevelingSweepTest+0x444>)
4000368c:	f06f 072f 	mvn.w	r7, #47	; 0x2f
40003690:	f00a ff6c 	bl	4000e56c <mvPrintf>
40003694:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
40003698:	f06f 061f 	mvn.w	r6, #31
4000369c:	b915      	cbnz	r5, 400036a4 <ddr3TipRunLevelingSweepTest+0x368>
4000369e:	4632      	mov	r2, r6
400036a0:	4932      	ldr	r1, [pc, #200]	; (4000376c <ddr3TipRunLevelingSweepTest+0x430>)
400036a2:	e001      	b.n	400036a8 <ddr3TipRunLevelingSweepTest+0x36c>
400036a4:	4932      	ldr	r1, [pc, #200]	; (40003770 <ddr3TipRunLevelingSweepTest+0x434>)
400036a6:	463a      	mov	r2, r7
400036a8:	4836      	ldr	r0, [pc, #216]	; (40003784 <ddr3TipRunLevelingSweepTest+0x448>)
400036aa:	f00a ff5f 	bl	4000e56c <mvPrintf>
400036ae:	f8d8 3000 	ldr.w	r3, [r8]
400036b2:	781b      	ldrb	r3, [r3, #0]
400036b4:	07da      	lsls	r2, r3, #31
400036b6:	d50b      	bpl.n	400036d0 <ddr3TipRunLevelingSweepTest+0x394>
400036b8:	f04f 0a00 	mov.w	sl, #0
400036bc:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
400036c0:	f10a 0a01 	add.w	sl, sl, #1
400036c4:	4830      	ldr	r0, [pc, #192]	; (40003788 <ddr3TipRunLevelingSweepTest+0x44c>)
400036c6:	f00a ff51 	bl	4000e56c <mvPrintf>
400036ca:	9a06      	ldr	r2, [sp, #24]
400036cc:	4592      	cmp	sl, r2
400036ce:	d9f5      	bls.n	400036bc <ddr3TipRunLevelingSweepTest+0x380>
400036d0:	482b      	ldr	r0, [pc, #172]	; (40003780 <ddr3TipRunLevelingSweepTest+0x444>)
400036d2:	3602      	adds	r6, #2
400036d4:	f00a ff4a 	bl	4000e56c <mvPrintf>
400036d8:	3703      	adds	r7, #3
400036da:	2e20      	cmp	r6, #32
400036dc:	f109 0914 	add.w	r9, r9, #20
400036e0:	d1dc      	bne.n	4000369c <ddr3TipRunLevelingSweepTest+0x360>
400036e2:	4620      	mov	r0, r4
400036e4:	4929      	ldr	r1, [pc, #164]	; (4000378c <ddr3TipRunLevelingSweepTest+0x450>)
400036e6:	4a2a      	ldr	r2, [pc, #168]	; (40003790 <ddr3TipRunLevelingSweepTest+0x454>)
400036e8:	465b      	mov	r3, fp
400036ea:	f7ff fc45 	bl	40002f78 <writeLevelingValue>
400036ee:	b925      	cbnz	r5, 400036fa <ddr3TipRunLevelingSweepTest+0x3be>
400036f0:	4620      	mov	r0, r4
400036f2:	4928      	ldr	r1, [pc, #160]	; (40003794 <ddr3TipRunLevelingSweepTest+0x458>)
400036f4:	9a05      	ldr	r2, [sp, #20]
400036f6:	f7ff fbc7 	bl	40002e88 <mvHwsDdr3TipWriteAdllValue>
400036fa:	465a      	mov	r2, fp
400036fc:	4923      	ldr	r1, [pc, #140]	; (4000378c <ddr3TipRunLevelingSweepTest+0x450>)
400036fe:	f04f 33ff 	mov.w	r3, #4294967295
40003702:	4620      	mov	r0, r4
40003704:	f7ff fb84 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
40003708:	4b23      	ldr	r3, [pc, #140]	; (40003798 <ddr3TipRunLevelingSweepTest+0x45c>)
4000370a:	4924      	ldr	r1, [pc, #144]	; (4000379c <ddr3TipRunLevelingSweepTest+0x460>)
4000370c:	f10b 0b04 	add.w	fp, fp, #4
40003710:	4823      	ldr	r0, [pc, #140]	; (400037a0 <ddr3TipRunLevelingSweepTest+0x464>)
40003712:	2d00      	cmp	r5, #0
40003714:	bf08      	it	eq
40003716:	4619      	moveq	r1, r3
40003718:	f00a ff28 	bl	4000e56c <mvPrintf>
4000371c:	491b      	ldr	r1, [pc, #108]	; (4000378c <ddr3TipRunLevelingSweepTest+0x450>)
4000371e:	4620      	mov	r0, r4
40003720:	f7ff fc6c 	bl	40002ffc <printAdll>
40003724:	4620      	mov	r0, r4
40003726:	491a      	ldr	r1, [pc, #104]	; (40003790 <ddr3TipRunLevelingSweepTest+0x454>)
40003728:	f7ff fc8c 	bl	40003044 <printPh>
4000372c:	9e08      	ldr	r6, [sp, #32]
4000372e:	3601      	adds	r6, #1
40003730:	9608      	str	r6, [sp, #32]
40003732:	9e05      	ldr	r6, [sp, #20]
40003734:	3604      	adds	r6, #4
40003736:	9605      	str	r6, [sp, #20]
40003738:	9e08      	ldr	r6, [sp, #32]
4000373a:	9910      	ldr	r1, [sp, #64]	; 0x40
4000373c:	428e      	cmp	r6, r1
4000373e:	d009      	beq.n	40003754 <ddr3TipRunLevelingSweepTest+0x418>
40003740:	f8d8 3000 	ldr.w	r3, [r8]
40003744:	2100      	movs	r1, #0
40003746:	4e17      	ldr	r6, [pc, #92]	; (400037a4 <ddr3TipRunLevelingSweepTest+0x468>)
40003748:	7818      	ldrb	r0, [r3, #0]
4000374a:	960e      	str	r6, [sp, #56]	; 0x38
4000374c:	4633      	mov	r3, r6
4000374e:	f000 0001 	and.w	r0, r0, #1
40003752:	e622      	b.n	4000339a <ddr3TipRunLevelingSweepTest+0x5e>
40003754:	4620      	mov	r0, r4
40003756:	f002 fae3 	bl	40005d20 <ddr3TipResetFifoPtr>
4000375a:	2000      	movs	r0, #0
4000375c:	b017      	add	sp, #92	; 0x5c
4000375e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40003762:	462b      	mov	r3, r5
40003764:	990c      	ldr	r1, [sp, #48]	; 0x30
40003766:	185b      	adds	r3, r3, r1
40003768:	e656      	b.n	40003418 <ddr3TipRunLevelingSweepTest+0xdc>
4000376a:	bf00      	nop
4000376c:	4000f8cd 	andmi	pc, r0, sp, asr #17
40003770:	4000f8d0 	ldrdmi	pc, [r0], -r0
40003774:	4000f945 	andmi	pc, r0, r5, asr #18
40003778:	4000f8fb 	strdmi	pc, [r0], -fp
4000377c:	4000f90a 	andmi	pc, r0, sl, lsl #18
40003780:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40003784:	4000f96a 	andmi	pc, r0, sl, ror #18
40003788:	4000f92f 	andmi	pc, r0, pc, lsr #18
4000378c:	4002053c 	andmi	r0, r2, ip, lsr r5
40003790:	400204ec 	andmi	r0, r2, ip, ror #9
40003794:	4002049c 	mulmi	r2, ip, r4
40003798:	4000f8d3 	ldrdmi	pc, [r0], -r3
4000379c:	4000f8d6 	ldrdmi	pc, [r0], -r6
400037a0:	4000f98e 	andmi	pc, r0, lr, lsl #19
400037a4:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipPrintLog:

400037a8 <ddr3TipPrintLog>:
ddr3TipPrintLog():
400037a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
400037aa:	4604      	mov	r4, r0
400037ac:	4b28      	ldr	r3, [pc, #160]	; (40003850 <ddr3TipPrintLog+0xa8>)
400037ae:	781b      	ldrb	r3, [r3, #0]
400037b0:	b91b      	cbnz	r3, 400037ba <ddr3TipPrintLog+0x12>
400037b2:	4b28      	ldr	r3, [pc, #160]	; (40003854 <ddr3TipPrintLog+0xac>)
400037b4:	781b      	ldrb	r3, [r3, #0]
400037b6:	2b00      	cmp	r3, #0
400037b8:	d065      	beq.n	40003886 <ddr3TipPrintLog+0xde>
400037ba:	4b27      	ldr	r3, [pc, #156]	; (40003858 <ddr3TipPrintLog+0xb0>)
400037bc:	2158      	movs	r1, #88	; 0x58
400037be:	4827      	ldr	r0, [pc, #156]	; (4000385c <ddr3TipPrintLog+0xb4>)
400037c0:	681a      	ldr	r2, [r3, #0]
400037c2:	4b27      	ldr	r3, [pc, #156]	; (40003860 <ddr3TipPrintLog+0xb8>)
400037c4:	681b      	ldr	r3, [r3, #0]
400037c6:	fb01 2303 	mla	r3, r1, r3, r2
400037ca:	f893 6057 	ldrb.w	r6, [r3, #87]	; 0x57
400037ce:	4b21      	ldr	r3, [pc, #132]	; (40003854 <ddr3TipPrintLog+0xac>)
400037d0:	781d      	ldrb	r5, [r3, #0]
400037d2:	3500      	adds	r5, #0
400037d4:	bf18      	it	ne
400037d6:	2501      	movne	r5, #1
400037d8:	f00a fec8 	bl	4000e56c <mvPrintf>
400037dc:	2e0f      	cmp	r6, #15
400037de:	4821      	ldr	r0, [pc, #132]	; (40003864 <ddr3TipPrintLog+0xbc>)
400037e0:	bf96      	itet	ls
400037e2:	4b21      	ldrls	r3, [pc, #132]	; (40003868 <ddr3TipPrintLog+0xc0>)
400037e4:	4921      	ldrhi	r1, [pc, #132]	; (4000386c <ddr3TipPrintLog+0xc4>)
400037e6:	f853 1026 	ldrls.w	r1, [r3, r6, lsl #2]
400037ea:	4e21      	ldr	r6, [pc, #132]	; (40003870 <ddr3TipPrintLog+0xc8>)
400037ec:	f00a febe 	bl	4000e56c <mvPrintf>
400037f0:	2201      	movs	r2, #1
400037f2:	462b      	mov	r3, r5
400037f4:	4620      	mov	r0, r4
400037f6:	7831      	ldrb	r1, [r6, #0]
400037f8:	f7ff fc48 	bl	4000308c <ddr3TipRunSweepTest>
400037fc:	2200      	movs	r2, #0
400037fe:	462b      	mov	r3, r5
40003800:	4620      	mov	r0, r4
40003802:	7831      	ldrb	r1, [r6, #0]
40003804:	f7ff fc42 	bl	4000308c <ddr3TipRunSweepTest>
40003808:	4b1a      	ldr	r3, [pc, #104]	; (40003874 <ddr3TipPrintLog+0xcc>)
4000380a:	781f      	ldrb	r7, [r3, #0]
4000380c:	2f01      	cmp	r7, #1
4000380e:	d10b      	bne.n	40003828 <ddr3TipPrintLog+0x80>
40003810:	7831      	ldrb	r1, [r6, #0]
40003812:	2200      	movs	r2, #0
40003814:	462b      	mov	r3, r5
40003816:	4620      	mov	r0, r4
40003818:	f7ff fd90 	bl	4000333c <ddr3TipRunLevelingSweepTest>
4000381c:	4620      	mov	r0, r4
4000381e:	7831      	ldrb	r1, [r6, #0]
40003820:	463a      	mov	r2, r7
40003822:	462b      	mov	r3, r5
40003824:	f7ff fd8a 	bl	4000333c <ddr3TipRunLevelingSweepTest>
40003828:	4620      	mov	r0, r4
4000382a:	4d13      	ldr	r5, [pc, #76]	; (40003878 <ddr3TipPrintLog+0xd0>)
4000382c:	f008 fbf2 	bl	4000c014 <ddr3TipPrintAllPbsResult>
40003830:	4620      	mov	r0, r4
40003832:	f006 fcb5 	bl	4000a1a0 <ddr3TipPrintWLSuppResult>
40003836:	4811      	ldr	r0, [pc, #68]	; (4000387c <ddr3TipPrintLog+0xd4>)
40003838:	f00a fe98 	bl	4000e56c <mvPrintf>
4000383c:	4620      	mov	r0, r4
4000383e:	f002 fbd7 	bl	40005ff0 <ddr3TipRestoreDunitRegs>
40003842:	6028      	str	r0, [r5, #0]
40003844:	b1e0      	cbz	r0, 40003880 <ddr3TipPrintLog+0xd8>
40003846:	f008 fb41 	bl	4000becc <gtBreakOnFail>
4000384a:	6828      	ldr	r0, [r5, #0]
4000384c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000384e:	bf00      	nop
40003850:	40020953 	andmi	r0, r2, r3, asr r9
40003854:	40020952 	andmi	r0, r2, r2, asr r9
40003858:	400205d8 	ldrdmi	r0, [r2], -r8
4000385c:	4000f9b3 			; <UNDEFINED> instruction: 0x4000f9b3
40003860:	40020980 	andmi	r0, r2, r0, lsl #19
40003864:	4000f9d4 	ldrdmi	pc, [r0], -r4
40003868:	40011fd0 	ldrdmi	r1, [r1], -r0
4000386c:	4000f9a1 	andmi	pc, r0, r1, lsr #19
40003870:	40014581 	andmi	r4, r1, r1, lsl #11
40003874:	40020954 	andmi	r0, r2, r4, asr r9
40003878:	40020868 	andmi	r0, r2, r8, ror #16
4000387c:	4000f9f0 	strdmi	pc, [r0], -r0
40003880:	4620      	mov	r0, r4
40003882:	f7ff f84d 	bl	40002920 <ddr3TipRegDump>
40003886:	4b93      	ldr	r3, [pc, #588]	; (40003ad4 <ddr3TipPrintLog+0x32c>)
40003888:	681b      	ldr	r3, [r3, #0]
4000388a:	7818      	ldrb	r0, [r3, #0]
4000388c:	f010 0001 	ands.w	r0, r0, #1
40003890:	f000 817b 	beq.w	40003b8a <ddr3TipPrintLog+0x3e2>
40003894:	4b90      	ldr	r3, [pc, #576]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003896:	781b      	ldrb	r3, [r3, #0]
40003898:	2b02      	cmp	r3, #2
4000389a:	d803      	bhi.n	400038a4 <ddr3TipPrintLog+0xfc>
4000389c:	488f      	ldr	r0, [pc, #572]	; (40003adc <ddr3TipPrintLog+0x334>)
4000389e:	2100      	movs	r1, #0
400038a0:	f00a fe64 	bl	4000e56c <mvPrintf>
400038a4:	4b8e      	ldr	r3, [pc, #568]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400038a6:	681b      	ldr	r3, [r3, #0]
400038a8:	07db      	lsls	r3, r3, #31
400038aa:	d50e      	bpl.n	400038ca <ddr3TipPrintLog+0x122>
400038ac:	4b8a      	ldr	r3, [pc, #552]	; (40003ad8 <ddr3TipPrintLog+0x330>)
400038ae:	781b      	ldrb	r3, [r3, #0]
400038b0:	2b02      	cmp	r3, #2
400038b2:	d80a      	bhi.n	400038ca <ddr3TipPrintLog+0x122>
400038b4:	4b8b      	ldr	r3, [pc, #556]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
400038b6:	488c      	ldr	r0, [pc, #560]	; (40003ae8 <ddr3TipPrintLog+0x340>)
400038b8:	781b      	ldrb	r3, [r3, #0]
400038ba:	2b02      	cmp	r3, #2
400038bc:	bf96      	itet	ls
400038be:	4a8b      	ldrls	r2, [pc, #556]	; (40003aec <ddr3TipPrintLog+0x344>)
400038c0:	498b      	ldrhi	r1, [pc, #556]	; (40003af0 <ddr3TipPrintLog+0x348>)
400038c2:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400038c6:	f00a fe51 	bl	4000e56c <mvPrintf>
400038ca:	4b85      	ldr	r3, [pc, #532]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400038cc:	681b      	ldr	r3, [r3, #0]
400038ce:	0758      	lsls	r0, r3, #29
400038d0:	d50e      	bpl.n	400038f0 <ddr3TipPrintLog+0x148>
400038d2:	4b81      	ldr	r3, [pc, #516]	; (40003ad8 <ddr3TipPrintLog+0x330>)
400038d4:	781b      	ldrb	r3, [r3, #0]
400038d6:	2b02      	cmp	r3, #2
400038d8:	d80a      	bhi.n	400038f0 <ddr3TipPrintLog+0x148>
400038da:	4b82      	ldr	r3, [pc, #520]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
400038dc:	4885      	ldr	r0, [pc, #532]	; (40003af4 <ddr3TipPrintLog+0x34c>)
400038de:	789b      	ldrb	r3, [r3, #2]
400038e0:	2b02      	cmp	r3, #2
400038e2:	bf96      	itet	ls
400038e4:	4a81      	ldrls	r2, [pc, #516]	; (40003aec <ddr3TipPrintLog+0x344>)
400038e6:	4982      	ldrhi	r1, [pc, #520]	; (40003af0 <ddr3TipPrintLog+0x348>)
400038e8:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400038ec:	f00a fe3e 	bl	4000e56c <mvPrintf>
400038f0:	4b7b      	ldr	r3, [pc, #492]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400038f2:	681b      	ldr	r3, [r3, #0]
400038f4:	0719      	lsls	r1, r3, #28
400038f6:	d50e      	bpl.n	40003916 <ddr3TipPrintLog+0x16e>
400038f8:	4b77      	ldr	r3, [pc, #476]	; (40003ad8 <ddr3TipPrintLog+0x330>)
400038fa:	781b      	ldrb	r3, [r3, #0]
400038fc:	2b02      	cmp	r3, #2
400038fe:	d80a      	bhi.n	40003916 <ddr3TipPrintLog+0x16e>
40003900:	4b78      	ldr	r3, [pc, #480]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003902:	487d      	ldr	r0, [pc, #500]	; (40003af8 <ddr3TipPrintLog+0x350>)
40003904:	78db      	ldrb	r3, [r3, #3]
40003906:	2b02      	cmp	r3, #2
40003908:	bf96      	itet	ls
4000390a:	4a78      	ldrls	r2, [pc, #480]	; (40003aec <ddr3TipPrintLog+0x344>)
4000390c:	4978      	ldrhi	r1, [pc, #480]	; (40003af0 <ddr3TipPrintLog+0x348>)
4000390e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003912:	f00a fe2b 	bl	4000e56c <mvPrintf>
40003916:	4b72      	ldr	r3, [pc, #456]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003918:	681b      	ldr	r3, [r3, #0]
4000391a:	06da      	lsls	r2, r3, #27
4000391c:	d50e      	bpl.n	4000393c <ddr3TipPrintLog+0x194>
4000391e:	4b6e      	ldr	r3, [pc, #440]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003920:	781b      	ldrb	r3, [r3, #0]
40003922:	2b02      	cmp	r3, #2
40003924:	d80a      	bhi.n	4000393c <ddr3TipPrintLog+0x194>
40003926:	4b6f      	ldr	r3, [pc, #444]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003928:	4874      	ldr	r0, [pc, #464]	; (40003afc <ddr3TipPrintLog+0x354>)
4000392a:	791b      	ldrb	r3, [r3, #4]
4000392c:	2b02      	cmp	r3, #2
4000392e:	bf96      	itet	ls
40003930:	4a6e      	ldrls	r2, [pc, #440]	; (40003aec <ddr3TipPrintLog+0x344>)
40003932:	496f      	ldrhi	r1, [pc, #444]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003934:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003938:	f00a fe18 	bl	4000e56c <mvPrintf>
4000393c:	4b68      	ldr	r3, [pc, #416]	; (40003ae0 <ddr3TipPrintLog+0x338>)
4000393e:	681b      	ldr	r3, [r3, #0]
40003940:	069b      	lsls	r3, r3, #26
40003942:	d50e      	bpl.n	40003962 <ddr3TipPrintLog+0x1ba>
40003944:	4b64      	ldr	r3, [pc, #400]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003946:	781b      	ldrb	r3, [r3, #0]
40003948:	2b02      	cmp	r3, #2
4000394a:	d80a      	bhi.n	40003962 <ddr3TipPrintLog+0x1ba>
4000394c:	4b65      	ldr	r3, [pc, #404]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
4000394e:	486c      	ldr	r0, [pc, #432]	; (40003b00 <ddr3TipPrintLog+0x358>)
40003950:	795b      	ldrb	r3, [r3, #5]
40003952:	2b02      	cmp	r3, #2
40003954:	bf96      	itet	ls
40003956:	4a65      	ldrls	r2, [pc, #404]	; (40003aec <ddr3TipPrintLog+0x344>)
40003958:	4965      	ldrhi	r1, [pc, #404]	; (40003af0 <ddr3TipPrintLog+0x348>)
4000395a:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000395e:	f00a fe05 	bl	4000e56c <mvPrintf>
40003962:	4b5f      	ldr	r3, [pc, #380]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003964:	681b      	ldr	r3, [r3, #0]
40003966:	0658      	lsls	r0, r3, #25
40003968:	d50e      	bpl.n	40003988 <ddr3TipPrintLog+0x1e0>
4000396a:	4b5b      	ldr	r3, [pc, #364]	; (40003ad8 <ddr3TipPrintLog+0x330>)
4000396c:	781b      	ldrb	r3, [r3, #0]
4000396e:	2b02      	cmp	r3, #2
40003970:	d80a      	bhi.n	40003988 <ddr3TipPrintLog+0x1e0>
40003972:	4b5c      	ldr	r3, [pc, #368]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003974:	4860      	ldr	r0, [pc, #384]	; (40003af8 <ddr3TipPrintLog+0x350>)
40003976:	799b      	ldrb	r3, [r3, #6]
40003978:	2b02      	cmp	r3, #2
4000397a:	bf96      	itet	ls
4000397c:	4a5b      	ldrls	r2, [pc, #364]	; (40003aec <ddr3TipPrintLog+0x344>)
4000397e:	495c      	ldrhi	r1, [pc, #368]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003980:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003984:	f00a fdf2 	bl	4000e56c <mvPrintf>
40003988:	4b55      	ldr	r3, [pc, #340]	; (40003ae0 <ddr3TipPrintLog+0x338>)
4000398a:	681b      	ldr	r3, [r3, #0]
4000398c:	0619      	lsls	r1, r3, #24
4000398e:	d50e      	bpl.n	400039ae <ddr3TipPrintLog+0x206>
40003990:	4b51      	ldr	r3, [pc, #324]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003992:	781b      	ldrb	r3, [r3, #0]
40003994:	2b02      	cmp	r3, #2
40003996:	d80a      	bhi.n	400039ae <ddr3TipPrintLog+0x206>
40003998:	4b52      	ldr	r3, [pc, #328]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
4000399a:	485a      	ldr	r0, [pc, #360]	; (40003b04 <ddr3TipPrintLog+0x35c>)
4000399c:	79db      	ldrb	r3, [r3, #7]
4000399e:	2b02      	cmp	r3, #2
400039a0:	bf96      	itet	ls
400039a2:	4a52      	ldrls	r2, [pc, #328]	; (40003aec <ddr3TipPrintLog+0x344>)
400039a4:	4952      	ldrhi	r1, [pc, #328]	; (40003af0 <ddr3TipPrintLog+0x348>)
400039a6:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400039aa:	f00a fddf 	bl	4000e56c <mvPrintf>
400039ae:	4b4c      	ldr	r3, [pc, #304]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400039b0:	681b      	ldr	r3, [r3, #0]
400039b2:	059a      	lsls	r2, r3, #22
400039b4:	d50e      	bpl.n	400039d4 <ddr3TipPrintLog+0x22c>
400039b6:	4b48      	ldr	r3, [pc, #288]	; (40003ad8 <ddr3TipPrintLog+0x330>)
400039b8:	781b      	ldrb	r3, [r3, #0]
400039ba:	2b02      	cmp	r3, #2
400039bc:	d80a      	bhi.n	400039d4 <ddr3TipPrintLog+0x22c>
400039be:	4b49      	ldr	r3, [pc, #292]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
400039c0:	4851      	ldr	r0, [pc, #324]	; (40003b08 <ddr3TipPrintLog+0x360>)
400039c2:	7a1b      	ldrb	r3, [r3, #8]
400039c4:	2b02      	cmp	r3, #2
400039c6:	bf96      	itet	ls
400039c8:	4a48      	ldrls	r2, [pc, #288]	; (40003aec <ddr3TipPrintLog+0x344>)
400039ca:	4949      	ldrhi	r1, [pc, #292]	; (40003af0 <ddr3TipPrintLog+0x348>)
400039cc:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400039d0:	f00a fdcc 	bl	4000e56c <mvPrintf>
400039d4:	4b42      	ldr	r3, [pc, #264]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400039d6:	681b      	ldr	r3, [r3, #0]
400039d8:	055b      	lsls	r3, r3, #21
400039da:	d50e      	bpl.n	400039fa <ddr3TipPrintLog+0x252>
400039dc:	4b3e      	ldr	r3, [pc, #248]	; (40003ad8 <ddr3TipPrintLog+0x330>)
400039de:	781b      	ldrb	r3, [r3, #0]
400039e0:	2b02      	cmp	r3, #2
400039e2:	d80a      	bhi.n	400039fa <ddr3TipPrintLog+0x252>
400039e4:	4b3f      	ldr	r3, [pc, #252]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
400039e6:	4849      	ldr	r0, [pc, #292]	; (40003b0c <ddr3TipPrintLog+0x364>)
400039e8:	7a5b      	ldrb	r3, [r3, #9]
400039ea:	2b02      	cmp	r3, #2
400039ec:	bf96      	itet	ls
400039ee:	4a3f      	ldrls	r2, [pc, #252]	; (40003aec <ddr3TipPrintLog+0x344>)
400039f0:	493f      	ldrhi	r1, [pc, #252]	; (40003af0 <ddr3TipPrintLog+0x348>)
400039f2:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400039f6:	f00a fdb9 	bl	4000e56c <mvPrintf>
400039fa:	4b39      	ldr	r3, [pc, #228]	; (40003ae0 <ddr3TipPrintLog+0x338>)
400039fc:	681b      	ldr	r3, [r3, #0]
400039fe:	0518      	lsls	r0, r3, #20
40003a00:	d50e      	bpl.n	40003a20 <ddr3TipPrintLog+0x278>
40003a02:	4b35      	ldr	r3, [pc, #212]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003a04:	781b      	ldrb	r3, [r3, #0]
40003a06:	2b02      	cmp	r3, #2
40003a08:	d80a      	bhi.n	40003a20 <ddr3TipPrintLog+0x278>
40003a0a:	4b36      	ldr	r3, [pc, #216]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003a0c:	4840      	ldr	r0, [pc, #256]	; (40003b10 <ddr3TipPrintLog+0x368>)
40003a0e:	7a9b      	ldrb	r3, [r3, #10]
40003a10:	2b02      	cmp	r3, #2
40003a12:	bf96      	itet	ls
40003a14:	4a35      	ldrls	r2, [pc, #212]	; (40003aec <ddr3TipPrintLog+0x344>)
40003a16:	4936      	ldrhi	r1, [pc, #216]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003a18:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a1c:	f00a fda6 	bl	4000e56c <mvPrintf>
40003a20:	4b2f      	ldr	r3, [pc, #188]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003a22:	681b      	ldr	r3, [r3, #0]
40003a24:	04d9      	lsls	r1, r3, #19
40003a26:	d50e      	bpl.n	40003a46 <ddr3TipPrintLog+0x29e>
40003a28:	4b2b      	ldr	r3, [pc, #172]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003a2a:	781b      	ldrb	r3, [r3, #0]
40003a2c:	2b02      	cmp	r3, #2
40003a2e:	d80a      	bhi.n	40003a46 <ddr3TipPrintLog+0x29e>
40003a30:	4b2c      	ldr	r3, [pc, #176]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003a32:	4838      	ldr	r0, [pc, #224]	; (40003b14 <ddr3TipPrintLog+0x36c>)
40003a34:	7adb      	ldrb	r3, [r3, #11]
40003a36:	2b02      	cmp	r3, #2
40003a38:	bf96      	itet	ls
40003a3a:	4a2c      	ldrls	r2, [pc, #176]	; (40003aec <ddr3TipPrintLog+0x344>)
40003a3c:	492c      	ldrhi	r1, [pc, #176]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003a3e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a42:	f00a fd93 	bl	4000e56c <mvPrintf>
40003a46:	4b26      	ldr	r3, [pc, #152]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003a48:	681b      	ldr	r3, [r3, #0]
40003a4a:	045a      	lsls	r2, r3, #17
40003a4c:	d50e      	bpl.n	40003a6c <ddr3TipPrintLog+0x2c4>
40003a4e:	4b22      	ldr	r3, [pc, #136]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003a50:	781b      	ldrb	r3, [r3, #0]
40003a52:	2b02      	cmp	r3, #2
40003a54:	d80a      	bhi.n	40003a6c <ddr3TipPrintLog+0x2c4>
40003a56:	4b23      	ldr	r3, [pc, #140]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003a58:	482f      	ldr	r0, [pc, #188]	; (40003b18 <ddr3TipPrintLog+0x370>)
40003a5a:	7b5b      	ldrb	r3, [r3, #13]
40003a5c:	2b02      	cmp	r3, #2
40003a5e:	bf96      	itet	ls
40003a60:	4a22      	ldrls	r2, [pc, #136]	; (40003aec <ddr3TipPrintLog+0x344>)
40003a62:	4923      	ldrhi	r1, [pc, #140]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003a64:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a68:	f00a fd80 	bl	4000e56c <mvPrintf>
40003a6c:	4b1c      	ldr	r3, [pc, #112]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003a6e:	681b      	ldr	r3, [r3, #0]
40003a70:	03db      	lsls	r3, r3, #15
40003a72:	d50e      	bpl.n	40003a92 <ddr3TipPrintLog+0x2ea>
40003a74:	4b18      	ldr	r3, [pc, #96]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003a76:	781b      	ldrb	r3, [r3, #0]
40003a78:	2b02      	cmp	r3, #2
40003a7a:	d80a      	bhi.n	40003a92 <ddr3TipPrintLog+0x2ea>
40003a7c:	4b19      	ldr	r3, [pc, #100]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003a7e:	4827      	ldr	r0, [pc, #156]	; (40003b1c <ddr3TipPrintLog+0x374>)
40003a80:	7b9b      	ldrb	r3, [r3, #14]
40003a82:	2b02      	cmp	r3, #2
40003a84:	bf96      	itet	ls
40003a86:	4a19      	ldrls	r2, [pc, #100]	; (40003aec <ddr3TipPrintLog+0x344>)
40003a88:	4919      	ldrhi	r1, [pc, #100]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003a8a:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a8e:	f00a fd6d 	bl	4000e56c <mvPrintf>
40003a92:	4b13      	ldr	r3, [pc, #76]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003a94:	681b      	ldr	r3, [r3, #0]
40003a96:	0398      	lsls	r0, r3, #14
40003a98:	d50e      	bpl.n	40003ab8 <ddr3TipPrintLog+0x310>
40003a9a:	4b0f      	ldr	r3, [pc, #60]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003a9c:	781b      	ldrb	r3, [r3, #0]
40003a9e:	2b02      	cmp	r3, #2
40003aa0:	d80a      	bhi.n	40003ab8 <ddr3TipPrintLog+0x310>
40003aa2:	4b10      	ldr	r3, [pc, #64]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003aa4:	481e      	ldr	r0, [pc, #120]	; (40003b20 <ddr3TipPrintLog+0x378>)
40003aa6:	7bdb      	ldrb	r3, [r3, #15]
40003aa8:	2b02      	cmp	r3, #2
40003aaa:	bf96      	itet	ls
40003aac:	4a0f      	ldrls	r2, [pc, #60]	; (40003aec <ddr3TipPrintLog+0x344>)
40003aae:	4910      	ldrhi	r1, [pc, #64]	; (40003af0 <ddr3TipPrintLog+0x348>)
40003ab0:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003ab4:	f00a fd5a 	bl	4000e56c <mvPrintf>
40003ab8:	4b09      	ldr	r3, [pc, #36]	; (40003ae0 <ddr3TipPrintLog+0x338>)
40003aba:	681b      	ldr	r3, [r3, #0]
40003abc:	02d9      	lsls	r1, r3, #11
40003abe:	d53a      	bpl.n	40003b36 <ddr3TipPrintLog+0x38e>
40003ac0:	4b05      	ldr	r3, [pc, #20]	; (40003ad8 <ddr3TipPrintLog+0x330>)
40003ac2:	781b      	ldrb	r3, [r3, #0]
40003ac4:	2b02      	cmp	r3, #2
40003ac6:	d836      	bhi.n	40003b36 <ddr3TipPrintLog+0x38e>
40003ac8:	4b06      	ldr	r3, [pc, #24]	; (40003ae4 <ddr3TipPrintLog+0x33c>)
40003aca:	4816      	ldr	r0, [pc, #88]	; (40003b24 <ddr3TipPrintLog+0x37c>)
40003acc:	7c9b      	ldrb	r3, [r3, #18]
40003ace:	2b02      	cmp	r3, #2
40003ad0:	e02a      	b.n	40003b28 <ddr3TipPrintLog+0x380>
40003ad2:	bf00      	nop
40003ad4:	400205d8 	ldrdmi	r0, [r2], -r8
40003ad8:	40014579 	andmi	r4, r1, r9, ror r5
40003adc:	4000fa10 	andmi	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
40003ae0:	400145f8 	strdmi	r4, [r1], -r8
40003ae4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40003ae8:	4000fa1f 	andmi	pc, r0, pc, lsl sl	; <UNPREDICTABLE>
40003aec:	40012024 	andmi	r2, r1, r4, lsr #32
40003af0:	4000f7cb 	andmi	pc, r0, fp, asr #15
40003af4:	4000fa35 	andmi	pc, r0, r5, lsr sl	; <UNPREDICTABLE>
40003af8:	4000fa4b 	andmi	pc, r0, fp, asr #20
40003afc:	4000fa5e 	andmi	pc, r0, lr, asr sl	; <UNPREDICTABLE>
40003b00:	4000fa77 	andmi	pc, r0, r7, ror sl	; <UNPREDICTABLE>
40003b04:	4000fa80 	andmi	pc, r0, r0, lsl #21
40003b08:	4000fa89 	andmi	pc, r0, r9, lsl #21
40003b0c:	4000fa97 	mulmi	r0, r7, sl
40003b10:	4000faa4 	andmi	pc, r0, r4, lsr #21
40003b14:	4000fab1 			; <UNDEFINED> instruction: 0x4000fab1
40003b18:	4000faca 	andmi	pc, r0, sl, asr #21
40003b1c:	4000fad6 	ldrdmi	pc, [r0], -r6
40003b20:	4000fae2 	andmi	pc, r0, r2, ror #21
40003b24:	4000faf3 	strdmi	pc, [r0], -r3
40003b28:	bf96      	itet	ls
40003b2a:	4a18      	ldrls	r2, [pc, #96]	; (40003b8c <ddr3TipPrintLog+0x3e4>)
40003b2c:	4918      	ldrhi	r1, [pc, #96]	; (40003b90 <ddr3TipPrintLog+0x3e8>)
40003b2e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003b32:	f00a fd1b 	bl	4000e56c <mvPrintf>
40003b36:	4b17      	ldr	r3, [pc, #92]	; (40003b94 <ddr3TipPrintLog+0x3ec>)
40003b38:	681b      	ldr	r3, [r3, #0]
40003b3a:	01da      	lsls	r2, r3, #7
40003b3c:	d50e      	bpl.n	40003b5c <ddr3TipPrintLog+0x3b4>
40003b3e:	4b16      	ldr	r3, [pc, #88]	; (40003b98 <ddr3TipPrintLog+0x3f0>)
40003b40:	781b      	ldrb	r3, [r3, #0]
40003b42:	2b02      	cmp	r3, #2
40003b44:	d80a      	bhi.n	40003b5c <ddr3TipPrintLog+0x3b4>
40003b46:	4b15      	ldr	r3, [pc, #84]	; (40003b9c <ddr3TipPrintLog+0x3f4>)
40003b48:	4815      	ldr	r0, [pc, #84]	; (40003ba0 <ddr3TipPrintLog+0x3f8>)
40003b4a:	7c5b      	ldrb	r3, [r3, #17]
40003b4c:	2b02      	cmp	r3, #2
40003b4e:	bf96      	itet	ls
40003b50:	4a0e      	ldrls	r2, [pc, #56]	; (40003b8c <ddr3TipPrintLog+0x3e4>)
40003b52:	490f      	ldrhi	r1, [pc, #60]	; (40003b90 <ddr3TipPrintLog+0x3e8>)
40003b54:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003b58:	f00a fd08 	bl	4000e56c <mvPrintf>
40003b5c:	4b0d      	ldr	r3, [pc, #52]	; (40003b94 <ddr3TipPrintLog+0x3ec>)
40003b5e:	6818      	ldr	r0, [r3, #0]
40003b60:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
40003b64:	d011      	beq.n	40003b8a <ddr3TipPrintLog+0x3e2>
40003b66:	4b0c      	ldr	r3, [pc, #48]	; (40003b98 <ddr3TipPrintLog+0x3f0>)
40003b68:	781b      	ldrb	r3, [r3, #0]
40003b6a:	2b02      	cmp	r3, #2
40003b6c:	d80c      	bhi.n	40003b88 <ddr3TipPrintLog+0x3e0>
40003b6e:	4b0b      	ldr	r3, [pc, #44]	; (40003b9c <ddr3TipPrintLog+0x3f4>)
40003b70:	480c      	ldr	r0, [pc, #48]	; (40003ba4 <ddr3TipPrintLog+0x3fc>)
40003b72:	7cdb      	ldrb	r3, [r3, #19]
40003b74:	2b02      	cmp	r3, #2
40003b76:	bf96      	itet	ls
40003b78:	4a04      	ldrls	r2, [pc, #16]	; (40003b8c <ddr3TipPrintLog+0x3e4>)
40003b7a:	4905      	ldrhi	r1, [pc, #20]	; (40003b90 <ddr3TipPrintLog+0x3e8>)
40003b7c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003b80:	f00a fcf4 	bl	4000e56c <mvPrintf>
40003b84:	2000      	movs	r0, #0
40003b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003b88:	2000      	movs	r0, #0
40003b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003b8c:	40012024 	andmi	r2, r1, r4, lsr #32
40003b90:	4000f7cb 	andmi	pc, r0, fp, asr #15
40003b94:	400145f8 	strdmi	r4, [r1], -r8
40003b98:	40014579 	andmi	r4, r1, r9, ror r5
40003b9c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40003ba0:	4000fb02 	andmi	pc, r0, r2, lsl #22
40003ba4:	4000fb19 	andmi	pc, r0, r9, lsl fp	; <UNPREDICTABLE>

Disassembly of section .text.printTopology:

40003ba8 <printTopology>:
printTopology():
40003ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40003baa:	4604      	mov	r4, r0
40003bac:	7821      	ldrb	r1, [r4, #0]
40003bae:	4838      	ldr	r0, [pc, #224]	; (40003c90 <printTopology+0xe8>)
40003bb0:	f00a fcdc 	bl	4000e56c <mvPrintf>
40003bb4:	2102      	movs	r1, #2
40003bb6:	2000      	movs	r0, #0
40003bb8:	f007 faf0 	bl	4000b19c <ddr3TipDevAttrGet>
40003bbc:	4601      	mov	r1, r0
40003bbe:	4835      	ldr	r0, [pc, #212]	; (40003c94 <printTopology+0xec>)
40003bc0:	f00a fcd4 	bl	4000e56c <mvPrintf>
40003bc4:	4834      	ldr	r0, [pc, #208]	; (40003c98 <printTopology+0xf0>)
40003bc6:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
40003bca:	f00a fccf 	bl	4000e56c <mvPrintf>
40003bce:	7823      	ldrb	r3, [r4, #0]
40003bd0:	07da      	lsls	r2, r3, #31
40003bd2:	d55b      	bpl.n	40003c8c <printTopology+0xe4>
40003bd4:	2100      	movs	r1, #0
40003bd6:	4831      	ldr	r0, [pc, #196]	; (40003c9c <printTopology+0xf4>)
40003bd8:	f00a fcc8 	bl	4000e56c <mvPrintf>
40003bdc:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
40003be0:	482f      	ldr	r0, [pc, #188]	; (40003ca0 <printTopology+0xf8>)
40003be2:	2b0f      	cmp	r3, #15
40003be4:	4f2f      	ldr	r7, [pc, #188]	; (40003ca4 <printTopology+0xfc>)
40003be6:	4e30      	ldr	r6, [pc, #192]	; (40003ca8 <printTopology+0x100>)
40003be8:	bf96      	itet	ls
40003bea:	4a30      	ldrls	r2, [pc, #192]	; (40003cac <printTopology+0x104>)
40003bec:	4930      	ldrhi	r1, [pc, #192]	; (40003cb0 <printTopology+0x108>)
40003bee:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003bf2:	f00a fcbb 	bl	4000e56c <mvPrintf>
40003bf6:	482f      	ldr	r0, [pc, #188]	; (40003cb4 <printTopology+0x10c>)
40003bf8:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
40003bfc:	f00a fcb6 	bl	4000e56c <mvPrintf>
40003c00:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
40003c04:	2104      	movs	r1, #4
40003c06:	482c      	ldr	r0, [pc, #176]	; (40003cb8 <printTopology+0x110>)
40003c08:	fa01 f103 	lsl.w	r1, r1, r3
40003c0c:	f00a fcae 	bl	4000e56c <mvPrintf>
40003c10:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
40003c14:	4829      	ldr	r0, [pc, #164]	; (40003cbc <printTopology+0x114>)
40003c16:	2b04      	cmp	r3, #4
40003c18:	bf96      	itet	ls
40003c1a:	4a29      	ldrls	r2, [pc, #164]	; (40003cc0 <printTopology+0x118>)
40003c1c:	4929      	ldrhi	r1, [pc, #164]	; (40003cc4 <printTopology+0x11c>)
40003c1e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003c22:	2500      	movs	r5, #0
40003c24:	f00a fca2 	bl	4000e56c <mvPrintf>
40003c28:	4827      	ldr	r0, [pc, #156]	; (40003cc8 <printTopology+0x120>)
40003c2a:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
40003c2e:	f00a fc9d 	bl	4000e56c <mvPrintf>
40003c32:	4826      	ldr	r0, [pc, #152]	; (40003ccc <printTopology+0x124>)
40003c34:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
40003c38:	f00a fc98 	bl	4000e56c <mvPrintf>
40003c3c:	4824      	ldr	r0, [pc, #144]	; (40003cd0 <printTopology+0x128>)
40003c3e:	f894 105a 	ldrb.w	r1, [r4, #90]	; 0x5a
40003c42:	f00a fc93 	bl	4000e56c <mvPrintf>
40003c46:	4823      	ldr	r0, [pc, #140]	; (40003cd4 <printTopology+0x12c>)
40003c48:	f00a fc90 	bl	4000e56c <mvPrintf>
40003c4c:	7922      	ldrb	r2, [r4, #4]
40003c4e:	4629      	mov	r1, r5
40003c50:	4821      	ldr	r0, [pc, #132]	; (40003cd8 <printTopology+0x130>)
40003c52:	3501      	adds	r5, #1
40003c54:	f00a fc8a 	bl	4000e56c <mvPrintf>
40003c58:	68a1      	ldr	r1, [r4, #8]
40003c5a:	4820      	ldr	r0, [pc, #128]	; (40003cdc <printTopology+0x134>)
40003c5c:	f00a fc86 	bl	4000e56c <mvPrintf>
40003c60:	68e1      	ldr	r1, [r4, #12]
40003c62:	481f      	ldr	r0, [pc, #124]	; (40003ce0 <printTopology+0x138>)
40003c64:	2901      	cmp	r1, #1
40003c66:	bf14      	ite	ne
40003c68:	4639      	movne	r1, r7
40003c6a:	4631      	moveq	r1, r6
40003c6c:	f00a fc7e 	bl	4000e56c <mvPrintf>
40003c70:	f854 1f10 	ldr.w	r1, [r4, #16]!
40003c74:	481b      	ldr	r0, [pc, #108]	; (40003ce4 <printTopology+0x13c>)
40003c76:	2901      	cmp	r1, #1
40003c78:	bf14      	ite	ne
40003c7a:	4639      	movne	r1, r7
40003c7c:	4631      	moveq	r1, r6
40003c7e:	f00a fc75 	bl	4000e56c <mvPrintf>
40003c82:	4814      	ldr	r0, [pc, #80]	; (40003cd4 <printTopology+0x12c>)
40003c84:	f00a fc72 	bl	4000e56c <mvPrintf>
40003c88:	2d04      	cmp	r5, #4
40003c8a:	d1df      	bne.n	40003c4c <printTopology+0xa4>
40003c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003c8e:	bf00      	nop
40003c90:	4000fb48 	andmi	pc, r0, r8, asr #22
40003c94:	4000fb5e 	andmi	pc, r0, lr, asr fp	; <UNPREDICTABLE>
40003c98:	4000fb6d 	andmi	pc, r0, sp, ror #22
40003c9c:	4000fb83 	andmi	pc, r0, r3, lsl #23
40003ca0:	4000fb97 	mulmi	r0, r7, fp
40003ca4:	4000fb3f 	andmi	pc, r0, pc, lsr fp	; <UNPREDICTABLE>
40003ca8:	4000fb37 	andmi	pc, r0, r7, lsr fp	; <UNPREDICTABLE>
40003cac:	40011fd0 	ldrdmi	r1, [r1], -r0
40003cb0:	4000f9a1 	andmi	pc, r0, r1, lsr #19
40003cb4:	4000fbac 	andmi	pc, r0, ip, lsr #23
40003cb8:	4000fbbc 			; <UNDEFINED> instruction: 0x4000fbbc
40003cbc:	4000fbcc 	andmi	pc, r0, ip, asr #23
40003cc0:	40012010 	andmi	r2, r1, r0, lsl r0
40003cc4:	4000fb28 	andmi	pc, r0, r8, lsr #22
40003cc8:	4000fbdb 	ldrdmi	pc, [r0], -fp
40003ccc:	4000fbe8 	andmi	pc, r0, r8, ror #23
40003cd0:	4000fbf4 	strdmi	pc, [r0], -r4
40003cd4:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
40003cd8:	4000fc07 	andmi	pc, r0, r7, lsl #24
40003cdc:	4000fc2b 	andmi	pc, r0, fp, lsr #24
40003ce0:	4000fc39 	andmi	pc, r0, r9, lsr ip	; <UNPREDICTABLE>
40003ce4:	4000fc4a 	andmi	pc, r0, sl, asr #24

Disassembly of section .text.printDeviceInfo:

40003ce8 <printDeviceInfo>:
printDeviceInfo():
40003ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
40003cea:	4605      	mov	r5, r0
40003cec:	f007 fa36 	bl	4000b15c <ddr3TipGetTopologyMap>
40003cf0:	4669      	mov	r1, sp
40003cf2:	4604      	mov	r4, r0
40003cf4:	4628      	mov	r0, r5
40003cf6:	f7fe febf 	bl	40002a78 <ddr3TipGetDeviceInfo>
40003cfa:	4d19      	ldr	r5, [pc, #100]	; (40003d60 <printDeviceInfo+0x78>)
40003cfc:	6028      	str	r0, [r5, #0]
40003cfe:	b118      	cbz	r0, 40003d08 <printDeviceInfo+0x20>
40003d00:	f008 f8e4 	bl	4000becc <gtBreakOnFail>
40003d04:	6828      	ldr	r0, [r5, #0]
40003d06:	e029      	b.n	40003d5c <printDeviceInfo+0x74>
40003d08:	4816      	ldr	r0, [pc, #88]	; (40003d64 <printDeviceInfo+0x7c>)
40003d0a:	f00a fc2f 	bl	4000e56c <mvPrintf>
40003d0e:	9b00      	ldr	r3, [sp, #0]
40003d10:	f5b3 4fd2 	cmp.w	r3, #26880	; 0x6900
40003d14:	d013      	beq.n	40003d3e <printDeviceInfo+0x56>
40003d16:	d803      	bhi.n	40003d20 <printDeviceInfo+0x38>
40003d18:	f5b3 4fd0 	cmp.w	r3, #26624	; 0x6800
40003d1c:	d10d      	bne.n	40003d3a <printDeviceInfo+0x52>
40003d1e:	e006      	b.n	40003d2e <printDeviceInfo+0x46>
40003d20:	f5b3 4f74 	cmp.w	r3, #62464	; 0xf400
40003d24:	d005      	beq.n	40003d32 <printDeviceInfo+0x4a>
40003d26:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
40003d2a:	d106      	bne.n	40003d3a <printDeviceInfo+0x52>
40003d2c:	e003      	b.n	40003d36 <printDeviceInfo+0x4e>
40003d2e:	490e      	ldr	r1, [pc, #56]	; (40003d68 <printDeviceInfo+0x80>)
40003d30:	e006      	b.n	40003d40 <printDeviceInfo+0x58>
40003d32:	490e      	ldr	r1, [pc, #56]	; (40003d6c <printDeviceInfo+0x84>)
40003d34:	e004      	b.n	40003d40 <printDeviceInfo+0x58>
40003d36:	490e      	ldr	r1, [pc, #56]	; (40003d70 <printDeviceInfo+0x88>)
40003d38:	e002      	b.n	40003d40 <printDeviceInfo+0x58>
40003d3a:	490e      	ldr	r1, [pc, #56]	; (40003d74 <printDeviceInfo+0x8c>)
40003d3c:	e000      	b.n	40003d40 <printDeviceInfo+0x58>
40003d3e:	490e      	ldr	r1, [pc, #56]	; (40003d78 <printDeviceInfo+0x90>)
40003d40:	480e      	ldr	r0, [pc, #56]	; (40003d7c <printDeviceInfo+0x94>)
40003d42:	f00a fc13 	bl	4000e56c <mvPrintf>
40003d46:	9901      	ldr	r1, [sp, #4]
40003d48:	480d      	ldr	r0, [pc, #52]	; (40003d80 <printDeviceInfo+0x98>)
40003d4a:	f00a fc0f 	bl	4000e56c <mvPrintf>
40003d4e:	4620      	mov	r0, r4
40003d50:	f7ff ff2a 	bl	40003ba8 <printTopology>
40003d54:	480b      	ldr	r0, [pc, #44]	; (40003d84 <printDeviceInfo+0x9c>)
40003d56:	f00a fc09 	bl	4000e56c <mvPrintf>
40003d5a:	2000      	movs	r0, #0
40003d5c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40003d5e:	bf00      	nop
40003d60:	40020868 	andmi	r0, r2, r8, ror #16
40003d64:	4000fc79 	andmi	pc, r0, r9, ror ip	; <UNPREDICTABLE>
40003d68:	4000fc56 	andmi	pc, r0, r6, asr ip	; <UNPREDICTABLE>
40003d6c:	4000fc62 	andmi	pc, r0, r2, ror #24
40003d70:	4000fc66 	andmi	pc, r0, r6, ror #24
40003d74:	4000fc6a 	andmi	pc, r0, sl, ror #24
40003d78:	4000fc5c 	andmi	pc, r0, ip, asr ip	; <UNPREDICTABLE>
40003d7c:	4000fc91 	mulmi	r0, r1, ip
40003d80:	4000fca1 	andmi	pc, r0, r1, lsr #25
40003d84:	4000fcb6 			; <UNDEFINED> instruction: 0x4000fcb6

Disassembly of section .text.RunXsbTest:

40003d88 <RunXsbTest>:
RunXsbTest():
40003d88:	2000      	movs	r0, #0
40003d8a:	4770      	bx	lr

Disassembly of section .text.ddr3TipBistOperation:

40003d8c <ddr3TipBistOperation>:
ddr3TipBistOperation():
40003d8c:	b573      	push	{r0, r1, r4, r5, r6, lr}
40003d8e:	460c      	mov	r4, r1
40003d90:	1e19      	subs	r1, r3, #0
40003d92:	4605      	mov	r5, r0
40003d94:	4616      	mov	r6, r2
40003d96:	d10c      	bne.n	40003db2 <ddr3TipBistOperation+0x26>
40003d98:	f007 fa00 	bl	4000b19c <ddr3TipDevAttrGet>
40003d9c:	2802      	cmp	r0, #2
40003d9e:	d902      	bls.n	40003da6 <ddr3TipBistOperation+0x1a>
40003da0:	f44f 7380 	mov.w	r3, #256	; 0x100
40003da4:	e00b      	b.n	40003dbe <ddr3TipBistOperation+0x32>
40003da6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40003daa:	9300      	str	r3, [sp, #0]
40003dac:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40003db0:	e00f      	b.n	40003dd2 <ddr3TipBistOperation+0x46>
40003db2:	2100      	movs	r1, #0
40003db4:	f007 f9f2 	bl	4000b19c <ddr3TipDevAttrGet>
40003db8:	2802      	cmp	r0, #2
40003dba:	d907      	bls.n	40003dcc <ddr3TipBistOperation+0x40>
40003dbc:	2301      	movs	r3, #1
40003dbe:	9300      	str	r3, [sp, #0]
40003dc0:	4628      	mov	r0, r5
40003dc2:	9301      	str	r3, [sp, #4]
40003dc4:	4621      	mov	r1, r4
40003dc6:	4632      	mov	r2, r6
40003dc8:	4b09      	ldr	r3, [pc, #36]	; (40003df0 <ddr3TipBistOperation+0x64>)
40003dca:	e008      	b.n	40003dde <ddr3TipBistOperation+0x52>
40003dcc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40003dd0:	9300      	str	r3, [sp, #0]
40003dd2:	9301      	str	r3, [sp, #4]
40003dd4:	4628      	mov	r0, r5
40003dd6:	4621      	mov	r1, r4
40003dd8:	4632      	mov	r2, r6
40003dda:	f241 6330 	movw	r3, #5680	; 0x1630
40003dde:	f000 fac7 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003de2:	4c04      	ldr	r4, [pc, #16]	; (40003df4 <ddr3TipBistOperation+0x68>)
40003de4:	6020      	str	r0, [r4, #0]
40003de6:	b110      	cbz	r0, 40003dee <ddr3TipBistOperation+0x62>
40003de8:	f008 f870 	bl	4000becc <gtBreakOnFail>
40003dec:	6820      	ldr	r0, [r4, #0]
40003dee:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40003df0:	000186d4 	ldrdeq	r8, [r1], -r4
40003df4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBistActivate:

40003df8 <ddr3TipBistActivate>:
ddr3TipBistActivate():
40003df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003dfc:	b08d      	sub	sp, #52	; 0x34
40003dfe:	4616      	mov	r6, r2
40003e00:	461c      	mov	r4, r3
40003e02:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
40003e06:	4605      	mov	r5, r0
40003e08:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
40003e0c:	4689      	mov	r9, r1
40003e0e:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
40003e12:	9208      	str	r2, [sp, #32]
40003e14:	9309      	str	r3, [sp, #36]	; 0x24
40003e16:	f003 fd8f 	bl	40007938 <ddr3TipGetPatternTable>
40003e1a:	2301      	movs	r3, #1
40003e1c:	4631      	mov	r1, r6
40003e1e:	9300      	str	r3, [sp, #0]
40003e20:	4622      	mov	r2, r4
40003e22:	9301      	str	r3, [sp, #4]
40003e24:	f241 6330 	movw	r3, #5680	; 0x1630
40003e28:	4f84      	ldr	r7, [pc, #528]	; (4000403c <ddr3TipBistActivate+0x244>)
40003e2a:	4682      	mov	sl, r0
40003e2c:	4628      	mov	r0, r5
40003e2e:	f000 fa9f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003e32:	6038      	str	r0, [r7, #0]
40003e34:	2800      	cmp	r0, #0
40003e36:	f040 80d6 	bne.w	40003fe6 <ddr3TipBistActivate+0x1ee>
40003e3a:	f04f 0b02 	mov.w	fp, #2
40003e3e:	4628      	mov	r0, r5
40003e40:	f1b8 0f01 	cmp.w	r8, #1
40003e44:	bf0c      	ite	eq
40003e46:	465b      	moveq	r3, fp
40003e48:	2300      	movne	r3, #0
40003e4a:	4631      	mov	r1, r6
40003e4c:	e88d 0808 	stmia.w	sp, {r3, fp}
40003e50:	4622      	mov	r2, r4
40003e52:	f241 6330 	movw	r3, #5680	; 0x1630
40003e56:	f000 fa8b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003e5a:	6038      	str	r0, [r7, #0]
40003e5c:	2800      	cmp	r0, #0
40003e5e:	f040 80c2 	bne.w	40003fe6 <ddr3TipBistActivate+0x1ee>
40003e62:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40003e64:	4628      	mov	r0, r5
40003e66:	4631      	mov	r1, r6
40003e68:	464b      	mov	r3, r9
40003e6a:	9200      	str	r2, [sp, #0]
40003e6c:	4622      	mov	r2, r4
40003e6e:	f003 fd75 	bl	4000795c <ddr3TipLoadPatternToOdpg>
40003e72:	6038      	str	r0, [r7, #0]
40003e74:	2800      	cmp	r0, #0
40003e76:	f040 80b6 	bne.w	40003fe6 <ddr3TipBistActivate+0x1ee>
40003e7a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40003e7c:	4628      	mov	r0, r5
40003e7e:	4631      	mov	r1, r6
40003e80:	4622      	mov	r2, r4
40003e82:	9300      	str	r3, [sp, #0]
40003e84:	f04f 33ff 	mov.w	r3, #4294967295
40003e88:	9301      	str	r3, [sp, #4]
40003e8a:	f241 633c 	movw	r3, #5692	; 0x163c
40003e8e:	f000 fa6f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003e92:	6038      	str	r0, [r7, #0]
40003e94:	2800      	cmp	r0, #0
40003e96:	f040 80a6 	bne.w	40003fe6 <ddr3TipBistActivate+0x1ee>
40003e9a:	f1b8 0f00 	cmp.w	r8, #0
40003e9e:	d105      	bne.n	40003eac <ddr3TipBistActivate+0xb4>
40003ea0:	230c      	movs	r3, #12
40003ea2:	fb03 a309 	mla	r3, r3, r9, sl
40003ea6:	7858      	ldrb	r0, [r3, #1]
40003ea8:	465b      	mov	r3, fp
40003eaa:	e000      	b.n	40003eae <ddr3TipBistActivate+0xb6>
40003eac:	4603      	mov	r3, r0
40003eae:	220c      	movs	r2, #12
40003eb0:	4f62      	ldr	r7, [pc, #392]	; (4000403c <ddr3TipBistActivate+0x244>)
40003eb2:	fb02 f909 	mul.w	r9, r2, r9
40003eb6:	eb0a 0209 	add.w	r2, sl, r9
40003eba:	f81a 1009 	ldrb.w	r1, [sl, r9]
40003ebe:	9001      	str	r0, [sp, #4]
40003ec0:	4628      	mov	r0, r5
40003ec2:	9100      	str	r1, [sp, #0]
40003ec4:	4631      	mov	r1, r6
40003ec6:	78d2      	ldrb	r2, [r2, #3]
40003ec8:	9303      	str	r3, [sp, #12]
40003eca:	f1d8 0301 	rsbs	r3, r8, #1
40003ece:	bf38      	it	cc
40003ed0:	2300      	movcc	r3, #0
40003ed2:	9304      	str	r3, [sp, #16]
40003ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
40003ed6:	9202      	str	r2, [sp, #8]
40003ed8:	4622      	mov	r2, r4
40003eda:	9305      	str	r3, [sp, #20]
40003edc:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
40003ee0:	9306      	str	r3, [sp, #24]
40003ee2:	9b08      	ldr	r3, [sp, #32]
40003ee4:	9307      	str	r3, [sp, #28]
40003ee6:	4643      	mov	r3, r8
40003ee8:	f003 fcba 	bl	40007860 <ddr3TipConfigureOdpg>
40003eec:	6038      	str	r0, [r7, #0]
40003eee:	2800      	cmp	r0, #0
40003ef0:	d179      	bne.n	40003fe6 <ddr3TipBistActivate+0x1ee>
40003ef2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40003ef4:	f04f 33ff 	mov.w	r3, #4294967295
40003ef8:	4628      	mov	r0, r5
40003efa:	9301      	str	r3, [sp, #4]
40003efc:	4631      	mov	r1, r6
40003efe:	f241 6338 	movw	r3, #5688	; 0x1638
40003f02:	9200      	str	r2, [sp, #0]
40003f04:	4622      	mov	r2, r4
40003f06:	f000 fa33 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003f0a:	6038      	str	r0, [r7, #0]
40003f0c:	2800      	cmp	r0, #0
40003f0e:	d16a      	bne.n	40003fe6 <ddr3TipBistActivate+0x1ee>
40003f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
40003f12:	4628      	mov	r0, r5
40003f14:	4631      	mov	r1, r6
40003f16:	4622      	mov	r2, r4
40003f18:	b913      	cbnz	r3, 40003f20 <ddr3TipBistActivate+0x128>
40003f1a:	f7ff ff37 	bl	40003d8c <ddr3TipBistOperation>
40003f1e:	e060      	b.n	40003fe2 <ddr3TipBistActivate+0x1ea>
40003f20:	2301      	movs	r3, #1
40003f22:	f7ff ff33 	bl	40003d8c <ddr3TipBistOperation>
40003f26:	6038      	str	r0, [r7, #0]
40003f28:	2800      	cmp	r0, #0
40003f2a:	d15c      	bne.n	40003fe6 <ddr3TipBistActivate+0x1ee>
40003f2c:	9a08      	ldr	r2, [sp, #32]
40003f2e:	2a04      	cmp	r2, #4
40003f30:	d05d      	beq.n	40003fee <ddr3TipBistActivate+0x1f6>
40003f32:	2e01      	cmp	r6, #1
40003f34:	bf14      	ite	ne
40003f36:	4623      	movne	r3, r4
40003f38:	2300      	moveq	r3, #0
40003f3a:	46b9      	mov	r9, r7
40003f3c:	9308      	str	r3, [sp, #32]
40003f3e:	4698      	mov	r8, r3
40003f40:	4a3f      	ldr	r2, [pc, #252]	; (40004040 <ddr3TipBistActivate+0x248>)
40003f42:	6813      	ldr	r3, [r2, #0]
40003f44:	781b      	ldrb	r3, [r3, #0]
40003f46:	fa43 f308 	asr.w	r3, r3, r8
40003f4a:	07d9      	lsls	r1, r3, #31
40003f4c:	d53d      	bpl.n	40003fca <ddr3TipBistActivate+0x1d2>
40003f4e:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
40003f52:	ab0b      	add	r3, sp, #44	; 0x2c
40003f54:	f04f 32ff 	mov.w	r2, #4294967295
40003f58:	9300      	str	r3, [sp, #0]
40003f5a:	4628      	mov	r0, r5
40003f5c:	9201      	str	r2, [sp, #4]
40003f5e:	2100      	movs	r1, #0
40003f60:	4622      	mov	r2, r4
40003f62:	4b38      	ldr	r3, [pc, #224]	; (40004044 <ddr3TipBistActivate+0x24c>)
40003f64:	f000 fcae 	bl	400048c4 <mvHwsDdr3TipIFRead>
40003f68:	4682      	mov	sl, r0
40003f6a:	f8c9 0000 	str.w	r0, [r9]
40003f6e:	b120      	cbz	r0, 40003f7a <ddr3TipBistActivate+0x182>
40003f70:	f007 ffac 	bl	4000becc <gtBreakOnFail>
40003f74:	4b31      	ldr	r3, [pc, #196]	; (4000403c <ddr3TipBistActivate+0x244>)
40003f76:	6818      	ldr	r0, [r3, #0]
40003f78:	e04b      	b.n	40004012 <ddr3TipBistActivate+0x21a>
40003f7a:	aa0b      	add	r2, sp, #44	; 0x2c
40003f7c:	4628      	mov	r0, r5
40003f7e:	4651      	mov	r1, sl
40003f80:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
40003f84:	f007 f90a 	bl	4000b19c <ddr3TipDevAttrGet>
40003f88:	f00b 0301 	and.w	r3, fp, #1
40003f8c:	2802      	cmp	r0, #2
40003f8e:	d901      	bls.n	40003f94 <ddr3TipBistActivate+0x19c>
40003f90:	b9c3      	cbnz	r3, 40003fc4 <ddr3TipBistActivate+0x1cc>
40003f92:	e01a      	b.n	40003fca <ddr3TipBistActivate+0x1d2>
40003f94:	b1b3      	cbz	r3, 40003fc4 <ddr3TipBistActivate+0x1cc>
40003f96:	4a2c      	ldr	r2, [pc, #176]	; (40004048 <ddr3TipBistActivate+0x250>)
40003f98:	6813      	ldr	r3, [r2, #0]
40003f9a:	b1b3      	cbz	r3, 40003fca <ddr3TipBistActivate+0x1d2>
40003f9c:	f02b 0301 	bic.w	r3, fp, #1
40003fa0:	4628      	mov	r0, r5
40003fa2:	9300      	str	r3, [sp, #0]
40003fa4:	4651      	mov	r1, sl
40003fa6:	f04f 33ff 	mov.w	r3, #4294967295
40003faa:	4622      	mov	r2, r4
40003fac:	9301      	str	r3, [sp, #4]
40003fae:	4b25      	ldr	r3, [pc, #148]	; (40004044 <ddr3TipBistActivate+0x24c>)
40003fb0:	f000 f9de 	bl	40004370 <mvHwsDdr3TipIFWrite>
40003fb4:	4b21      	ldr	r3, [pc, #132]	; (4000403c <ddr3TipBistActivate+0x244>)
40003fb6:	6018      	str	r0, [r3, #0]
40003fb8:	b138      	cbz	r0, 40003fca <ddr3TipBistActivate+0x1d2>
40003fba:	f007 ff87 	bl	4000becc <gtBreakOnFail>
40003fbe:	4a1f      	ldr	r2, [pc, #124]	; (4000403c <ddr3TipBistActivate+0x244>)
40003fc0:	6810      	ldr	r0, [r2, #0]
40003fc2:	e026      	b.n	40004012 <ddr3TipBistActivate+0x21a>
40003fc4:	3f01      	subs	r7, #1
40003fc6:	d1c4      	bne.n	40003f52 <ddr3TipBistActivate+0x15a>
40003fc8:	e026      	b.n	40004018 <ddr3TipBistActivate+0x220>
40003fca:	9b08      	ldr	r3, [sp, #32]
40003fcc:	f108 0801 	add.w	r8, r8, #1
40003fd0:	4598      	cmp	r8, r3
40003fd2:	d9b5      	bls.n	40003f40 <ddr3TipBistActivate+0x148>
40003fd4:	4628      	mov	r0, r5
40003fd6:	4631      	mov	r1, r6
40003fd8:	4622      	mov	r2, r4
40003fda:	2300      	movs	r3, #0
40003fdc:	f7ff fed6 	bl	40003d8c <ddr3TipBistOperation>
40003fe0:	4f16      	ldr	r7, [pc, #88]	; (4000403c <ddr3TipBistActivate+0x244>)
40003fe2:	6038      	str	r0, [r7, #0]
40003fe4:	b118      	cbz	r0, 40003fee <ddr3TipBistActivate+0x1f6>
40003fe6:	f007 ff71 	bl	4000becc <gtBreakOnFail>
40003fea:	6838      	ldr	r0, [r7, #0]
40003fec:	e011      	b.n	40004012 <ddr3TipBistActivate+0x21a>
40003fee:	2200      	movs	r2, #0
40003ff0:	f04f 33ff 	mov.w	r3, #4294967295
40003ff4:	4628      	mov	r0, r5
40003ff6:	e88d 000c 	stmia.w	sp, {r2, r3}
40003ffa:	4631      	mov	r1, r6
40003ffc:	4622      	mov	r2, r4
40003ffe:	f241 6330 	movw	r3, #5680	; 0x1630
40004002:	4c0e      	ldr	r4, [pc, #56]	; (4000403c <ddr3TipBistActivate+0x244>)
40004004:	f000 f9b4 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004008:	6020      	str	r0, [r4, #0]
4000400a:	b110      	cbz	r0, 40004012 <ddr3TipBistActivate+0x21a>
4000400c:	f007 ff5e 	bl	4000becc <gtBreakOnFail>
40004010:	6820      	ldr	r0, [r4, #0]
40004012:	b00d      	add	sp, #52	; 0x34
40004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004018:	f04f 33ff 	mov.w	r3, #4294967295
4000401c:	4622      	mov	r2, r4
4000401e:	9301      	str	r3, [sp, #4]
40004020:	4628      	mov	r0, r5
40004022:	4639      	mov	r1, r7
40004024:	f241 6330 	movw	r3, #5680	; 0x1630
40004028:	9700      	str	r7, [sp, #0]
4000402a:	f000 f9a1 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000402e:	4c03      	ldr	r4, [pc, #12]	; (4000403c <ddr3TipBistActivate+0x244>)
40004030:	6020      	str	r0, [r4, #0]
40004032:	2800      	cmp	r0, #0
40004034:	d1ea      	bne.n	4000400c <ddr3TipBistActivate+0x214>
40004036:	2001      	movs	r0, #1
40004038:	e7eb      	b.n	40004012 <ddr3TipBistActivate+0x21a>
4000403a:	bf00      	nop
4000403c:	40020868 	andmi	r0, r2, r8, ror #16
40004040:	400205d8 	ldrdmi	r0, [r2], -r8
40004044:	000186d4 	ldrdeq	r8, [r1], -r4
40004048:	4001457a 	andmi	r4, r1, sl, ror r5

Disassembly of section .text.ddr3TipBistReadResult:

4000404c <ddr3TipBistReadResult>:
ddr3TipBistReadResult():
4000404c:	4b28      	ldr	r3, [pc, #160]	; (400040f0 <ddr3TipBistReadResult+0xa4>)
4000404e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40004052:	4681      	mov	r9, r0
40004054:	681b      	ldr	r3, [r3, #0]
40004056:	b085      	sub	sp, #20
40004058:	460c      	mov	r4, r1
4000405a:	4690      	mov	r8, r2
4000405c:	781b      	ldrb	r3, [r3, #0]
4000405e:	fa43 f301 	asr.w	r3, r3, r1
40004062:	07db      	lsls	r3, r3, #31
40004064:	d53e      	bpl.n	400040e4 <ddr3TipBistReadResult+0x98>
40004066:	2100      	movs	r1, #0
40004068:	4622      	mov	r2, r4
4000406a:	f241 63c4 	movw	r3, #5828	; 0x16c4
4000406e:	af03      	add	r7, sp, #12
40004070:	f04f 36ff 	mov.w	r6, #4294967295
40004074:	9700      	str	r7, [sp, #0]
40004076:	9601      	str	r6, [sp, #4]
40004078:	f000 fc24 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000407c:	1e01      	subs	r1, r0, #0
4000407e:	d132      	bne.n	400040e6 <ddr3TipBistReadResult+0x9a>
40004080:	ab04      	add	r3, sp, #16
40004082:	4648      	mov	r0, r9
40004084:	eb03 0584 	add.w	r5, r3, r4, lsl #2
40004088:	4622      	mov	r2, r4
4000408a:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000408e:	9700      	str	r7, [sp, #0]
40004090:	9601      	str	r6, [sp, #4]
40004092:	f8c8 3008 	str.w	r3, [r8, #8]
40004096:	f241 63c8 	movw	r3, #5832	; 0x16c8
4000409a:	f000 fc13 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000409e:	1e01      	subs	r1, r0, #0
400040a0:	d121      	bne.n	400040e6 <ddr3TipBistReadResult+0x9a>
400040a2:	f855 3c04 	ldr.w	r3, [r5, #-4]
400040a6:	4648      	mov	r0, r9
400040a8:	4622      	mov	r2, r4
400040aa:	9700      	str	r7, [sp, #0]
400040ac:	9601      	str	r6, [sp, #4]
400040ae:	f8c8 3004 	str.w	r3, [r8, #4]
400040b2:	f241 63bc 	movw	r3, #5820	; 0x16bc
400040b6:	f000 fc05 	bl	400048c4 <mvHwsDdr3TipIFRead>
400040ba:	1e01      	subs	r1, r0, #0
400040bc:	d113      	bne.n	400040e6 <ddr3TipBistReadResult+0x9a>
400040be:	f855 3c04 	ldr.w	r3, [r5, #-4]
400040c2:	4648      	mov	r0, r9
400040c4:	4622      	mov	r2, r4
400040c6:	9700      	str	r7, [sp, #0]
400040c8:	9601      	str	r6, [sp, #4]
400040ca:	f8c8 300c 	str.w	r3, [r8, #12]
400040ce:	f44f 53b6 	mov.w	r3, #5824	; 0x16c0
400040d2:	f000 fbf7 	bl	400048c4 <mvHwsDdr3TipIFRead>
400040d6:	1e01      	subs	r1, r0, #0
400040d8:	d105      	bne.n	400040e6 <ddr3TipBistReadResult+0x9a>
400040da:	f855 3c04 	ldr.w	r3, [r5, #-4]
400040de:	f8c8 3000 	str.w	r3, [r8]
400040e2:	e000      	b.n	400040e6 <ddr3TipBistReadResult+0x9a>
400040e4:	2110      	movs	r1, #16
400040e6:	4608      	mov	r0, r1
400040e8:	b005      	add	sp, #20
400040ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
400040ee:	bf00      	nop
400040f0:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3RunBist:

400040f4 <mvHwsDdr3RunBist>:
mvHwsDdr3RunBist():
400040f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400040f8:	461d      	mov	r5, r3
400040fa:	4b2a      	ldr	r3, [pc, #168]	; (400041a4 <mvHwsDdr3RunBist+0xb0>)
400040fc:	b08f      	sub	sp, #60	; 0x3c
400040fe:	4604      	mov	r4, r0
40004100:	4689      	mov	r9, r1
40004102:	4692      	mov	sl, r2
40004104:	681b      	ldr	r3, [r3, #0]
40004106:	f893 b000 	ldrb.w	fp, [r3]
4000410a:	f01b 0b01 	ands.w	fp, fp, #1
4000410e:	d045      	beq.n	4000419c <mvHwsDdr3RunBist+0xa8>
40004110:	4f25      	ldr	r7, [pc, #148]	; (400041a8 <mvHwsDdr3RunBist+0xb4>)
40004112:	2000      	movs	r0, #0
40004114:	4629      	mov	r1, r5
40004116:	aa0d      	add	r2, sp, #52	; 0x34
40004118:	f003 fb8e 	bl	40007838 <mvHwsDdr3CsBaseAdrCalc>
4000411c:	2601      	movs	r6, #1
4000411e:	2200      	movs	r2, #0
40004120:	9603      	str	r6, [sp, #12]
40004122:	9200      	str	r2, [sp, #0]
40004124:	4620      	mov	r0, r4
40004126:	9201      	str	r2, [sp, #4]
40004128:	f04f 080f 	mov.w	r8, #15
4000412c:	9202      	str	r2, [sp, #8]
4000412e:	683b      	ldr	r3, [r7, #0]
40004130:	990d      	ldr	r1, [sp, #52]	; 0x34
40004132:	9505      	str	r5, [sp, #20]
40004134:	18cb      	adds	r3, r1, r3
40004136:	4649      	mov	r1, r9
40004138:	9304      	str	r3, [sp, #16]
4000413a:	4613      	mov	r3, r2
4000413c:	f8cd 8018 	str.w	r8, [sp, #24]
40004140:	f7ff fe5a 	bl	40003df8 <ddr3TipBistActivate>
40004144:	f1b0 0b00 	subs.w	fp, r0, #0
40004148:	d114      	bne.n	40004174 <mvHwsDdr3RunBist+0x80>
4000414a:	f8cd b008 	str.w	fp, [sp, #8]
4000414e:	4620      	mov	r0, r4
40004150:	9603      	str	r6, [sp, #12]
40004152:	4649      	mov	r1, r9
40004154:	e88d 0840 	stmia.w	sp, {r6, fp}
40004158:	9a0d      	ldr	r2, [sp, #52]	; 0x34
4000415a:	683b      	ldr	r3, [r7, #0]
4000415c:	9505      	str	r5, [sp, #20]
4000415e:	18d3      	adds	r3, r2, r3
40004160:	465a      	mov	r2, fp
40004162:	9304      	str	r3, [sp, #16]
40004164:	465b      	mov	r3, fp
40004166:	f8cd 8018 	str.w	r8, [sp, #24]
4000416a:	f7ff fe45 	bl	40003df8 <ddr3TipBistActivate>
4000416e:	f1b0 0b00 	subs.w	fp, r0, #0
40004172:	d004      	beq.n	4000417e <mvHwsDdr3RunBist+0x8a>
40004174:	480d      	ldr	r0, [pc, #52]	; (400041ac <mvHwsDdr3RunBist+0xb8>)
40004176:	4659      	mov	r1, fp
40004178:	f00a f9f8 	bl	4000e56c <mvPrintf>
4000417c:	e00e      	b.n	4000419c <mvHwsDdr3RunBist+0xa8>
4000417e:	4659      	mov	r1, fp
40004180:	4620      	mov	r0, r4
40004182:	aa09      	add	r2, sp, #36	; 0x24
40004184:	f7ff ff62 	bl	4000404c <ddr3TipBistReadResult>
40004188:	f1b0 0b00 	subs.w	fp, r0, #0
4000418c:	d003      	beq.n	40004196 <mvHwsDdr3RunBist+0xa2>
4000418e:	4808      	ldr	r0, [pc, #32]	; (400041b0 <mvHwsDdr3RunBist+0xbc>)
40004190:	f00a f9ec 	bl	4000e56c <mvPrintf>
40004194:	e002      	b.n	4000419c <mvHwsDdr3RunBist+0xa8>
40004196:	9b09      	ldr	r3, [sp, #36]	; 0x24
40004198:	f8ca 3000 	str.w	r3, [sl]
4000419c:	4658      	mov	r0, fp
4000419e:	b00f      	add	sp, #60	; 0x3c
400041a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400041a4:	400205d8 	ldrdmi	r0, [r2], -r8
400041a8:	4001458c 	andmi	r4, r1, ip, lsl #11
400041ac:	4000fd5b 	andmi	pc, r0, fp, asr sp	; <UNPREDICTABLE>
400041b0:	4000fd7e 	andmi	pc, r0, lr, ror sp	; <UNPREDICTABLE>

Disassembly of section .text.ddr3PrintVersion:

400041b4 <ddr3PrintVersion>:
ddr3PrintVersion():
400041b4:	4801      	ldr	r0, [pc, #4]	; (400041bc <ddr3PrintVersion+0x8>)
400041b6:	f00a b9d9 	b.w	4000e56c <mvPrintf>
400041ba:	bf00      	nop
400041bc:	4000fdd7 	ldrdmi	pc, [r0], -r7

Disassembly of section .text.ddr3TipTuneTrainingParams:

400041c0 <ddr3TipTuneTrainingParams>:
ddr3TipTuneTrainingParams():
400041c0:	680b      	ldr	r3, [r1, #0]
400041c2:	b500      	push	{lr}
400041c4:	1c58      	adds	r0, r3, #1
400041c6:	b08b      	sub	sp, #44	; 0x2c
400041c8:	bf1c      	itt	ne
400041ca:	4a37      	ldrne	r2, [pc, #220]	; (400042a8 <ddr3TipTuneTrainingParams+0xe8>)
400041cc:	6013      	strne	r3, [r2, #0]
400041ce:	684b      	ldr	r3, [r1, #4]
400041d0:	1c5a      	adds	r2, r3, #1
400041d2:	bf1c      	itt	ne
400041d4:	4a35      	ldrne	r2, [pc, #212]	; (400042ac <ddr3TipTuneTrainingParams+0xec>)
400041d6:	6013      	strne	r3, [r2, #0]
400041d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
400041da:	1c58      	adds	r0, r3, #1
400041dc:	bf1c      	itt	ne
400041de:	4a34      	ldrne	r2, [pc, #208]	; (400042b0 <ddr3TipTuneTrainingParams+0xf0>)
400041e0:	6013      	strne	r3, [r2, #0]
400041e2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
400041e4:	1c5a      	adds	r2, r3, #1
400041e6:	bf1c      	itt	ne
400041e8:	4a32      	ldrne	r2, [pc, #200]	; (400042b4 <ddr3TipTuneTrainingParams+0xf4>)
400041ea:	6013      	strne	r3, [r2, #0]
400041ec:	6a8b      	ldr	r3, [r1, #40]	; 0x28
400041ee:	1c58      	adds	r0, r3, #1
400041f0:	bf1c      	itt	ne
400041f2:	4a31      	ldrne	r2, [pc, #196]	; (400042b8 <ddr3TipTuneTrainingParams+0xf8>)
400041f4:	6013      	strne	r3, [r2, #0]
400041f6:	6acb      	ldr	r3, [r1, #44]	; 0x2c
400041f8:	1c5a      	adds	r2, r3, #1
400041fa:	bf1c      	itt	ne
400041fc:	4a2f      	ldrne	r2, [pc, #188]	; (400042bc <ddr3TipTuneTrainingParams+0xfc>)
400041fe:	6013      	strne	r3, [r2, #0]
40004200:	688b      	ldr	r3, [r1, #8]
40004202:	1c58      	adds	r0, r3, #1
40004204:	bf1c      	itt	ne
40004206:	4a2e      	ldrne	r2, [pc, #184]	; (400042c0 <ddr3TipTuneTrainingParams+0x100>)
40004208:	6013      	strne	r3, [r2, #0]
4000420a:	68cb      	ldr	r3, [r1, #12]
4000420c:	1c5a      	adds	r2, r3, #1
4000420e:	bf1c      	itt	ne
40004210:	4a2c      	ldrne	r2, [pc, #176]	; (400042c4 <ddr3TipTuneTrainingParams+0x104>)
40004212:	6013      	strne	r3, [r2, #0]
40004214:	690b      	ldr	r3, [r1, #16]
40004216:	1c58      	adds	r0, r3, #1
40004218:	bf1c      	itt	ne
4000421a:	4a2b      	ldrne	r2, [pc, #172]	; (400042c8 <ddr3TipTuneTrainingParams+0x108>)
4000421c:	6013      	strne	r3, [r2, #0]
4000421e:	694b      	ldr	r3, [r1, #20]
40004220:	1c5a      	adds	r2, r3, #1
40004222:	bf1c      	itt	ne
40004224:	4a29      	ldrne	r2, [pc, #164]	; (400042cc <ddr3TipTuneTrainingParams+0x10c>)
40004226:	6013      	strne	r3, [r2, #0]
40004228:	698b      	ldr	r3, [r1, #24]
4000422a:	1c58      	adds	r0, r3, #1
4000422c:	bf1c      	itt	ne
4000422e:	4a28      	ldrne	r2, [pc, #160]	; (400042d0 <ddr3TipTuneTrainingParams+0x110>)
40004230:	6013      	strne	r3, [r2, #0]
40004232:	69cb      	ldr	r3, [r1, #28]
40004234:	1c5a      	adds	r2, r3, #1
40004236:	bf1c      	itt	ne
40004238:	4a26      	ldrne	r2, [pc, #152]	; (400042d4 <ddr3TipTuneTrainingParams+0x114>)
4000423a:	6013      	strne	r3, [r2, #0]
4000423c:	6a0b      	ldr	r3, [r1, #32]
4000423e:	1c58      	adds	r0, r3, #1
40004240:	bf1c      	itt	ne
40004242:	4a25      	ldrne	r2, [pc, #148]	; (400042d8 <ddr3TipTuneTrainingParams+0x118>)
40004244:	6013      	strne	r3, [r2, #0]
40004246:	6a4b      	ldr	r3, [r1, #36]	; 0x24
40004248:	1c5a      	adds	r2, r3, #1
4000424a:	bf1c      	itt	ne
4000424c:	4a23      	ldrne	r2, [pc, #140]	; (400042dc <ddr3TipTuneTrainingParams+0x11c>)
4000424e:	6013      	strne	r3, [r2, #0]
40004250:	4b23      	ldr	r3, [pc, #140]	; (400042e0 <ddr3TipTuneTrainingParams+0x120>)
40004252:	781b      	ldrb	r3, [r3, #0]
40004254:	2b02      	cmp	r3, #2
40004256:	d823      	bhi.n	400042a0 <ddr3TipTuneTrainingParams+0xe0>
40004258:	4b1c      	ldr	r3, [pc, #112]	; (400042cc <ddr3TipTuneTrainingParams+0x10c>)
4000425a:	4822      	ldr	r0, [pc, #136]	; (400042e4 <ddr3TipTuneTrainingParams+0x124>)
4000425c:	681b      	ldr	r3, [r3, #0]
4000425e:	9300      	str	r3, [sp, #0]
40004260:	4b1b      	ldr	r3, [pc, #108]	; (400042d0 <ddr3TipTuneTrainingParams+0x110>)
40004262:	681b      	ldr	r3, [r3, #0]
40004264:	9301      	str	r3, [sp, #4]
40004266:	4b1b      	ldr	r3, [pc, #108]	; (400042d4 <ddr3TipTuneTrainingParams+0x114>)
40004268:	681b      	ldr	r3, [r3, #0]
4000426a:	9302      	str	r3, [sp, #8]
4000426c:	4b1a      	ldr	r3, [pc, #104]	; (400042d8 <ddr3TipTuneTrainingParams+0x118>)
4000426e:	681b      	ldr	r3, [r3, #0]
40004270:	9303      	str	r3, [sp, #12]
40004272:	4b1a      	ldr	r3, [pc, #104]	; (400042dc <ddr3TipTuneTrainingParams+0x11c>)
40004274:	681b      	ldr	r3, [r3, #0]
40004276:	9304      	str	r3, [sp, #16]
40004278:	4b0d      	ldr	r3, [pc, #52]	; (400042b0 <ddr3TipTuneTrainingParams+0xf0>)
4000427a:	681b      	ldr	r3, [r3, #0]
4000427c:	9305      	str	r3, [sp, #20]
4000427e:	4b0e      	ldr	r3, [pc, #56]	; (400042b8 <ddr3TipTuneTrainingParams+0xf8>)
40004280:	681b      	ldr	r3, [r3, #0]
40004282:	9306      	str	r3, [sp, #24]
40004284:	4b0d      	ldr	r3, [pc, #52]	; (400042bc <ddr3TipTuneTrainingParams+0xfc>)
40004286:	681b      	ldr	r3, [r3, #0]
40004288:	9307      	str	r3, [sp, #28]
4000428a:	4b0a      	ldr	r3, [pc, #40]	; (400042b4 <ddr3TipTuneTrainingParams+0xf4>)
4000428c:	681b      	ldr	r3, [r3, #0]
4000428e:	9308      	str	r3, [sp, #32]
40004290:	4b0b      	ldr	r3, [pc, #44]	; (400042c0 <ddr3TipTuneTrainingParams+0x100>)
40004292:	6819      	ldr	r1, [r3, #0]
40004294:	4b0b      	ldr	r3, [pc, #44]	; (400042c4 <ddr3TipTuneTrainingParams+0x104>)
40004296:	681a      	ldr	r2, [r3, #0]
40004298:	4b0b      	ldr	r3, [pc, #44]	; (400042c8 <ddr3TipTuneTrainingParams+0x108>)
4000429a:	681b      	ldr	r3, [r3, #0]
4000429c:	f00a f966 	bl	4000e56c <mvPrintf>
400042a0:	2000      	movs	r0, #0
400042a2:	b00b      	add	sp, #44	; 0x2c
400042a4:	bd00      	pop	{pc}
400042a6:	bf00      	nop
400042a8:	40014590 	mulmi	r1, r0, r5
400042ac:	40014608 	andmi	r4, r1, r8, lsl #12
400042b0:	400145a0 	andmi	r4, r1, r0, lsr #11
400042b4:	40014618 	andmi	r4, r1, r8, lsl r6
400042b8:	400145a4 	andmi	r4, r1, r4, lsr #11
400042bc:	400145fc 	strdmi	r4, [r1], -ip
400042c0:	400145c0 	andmi	r4, r1, r0, asr #11
400042c4:	400145b8 			; <UNDEFINED> instruction: 0x400145b8
400042c8:	40014610 	andmi	r4, r1, r0, lsl r6
400042cc:	400145b4 			; <UNDEFINED> instruction: 0x400145b4
400042d0:	40014600 	andmi	r4, r1, r0, lsl #12
400042d4:	40014594 	mulmi	r1, r4, r5
400042d8:	4001459c 	mulmi	r1, ip, r5
400042dc:	400145bc 			; <UNDEFINED> instruction: 0x400145bc
400042e0:	40014579 	andmi	r4, r1, r9, ror r5
400042e4:	4000fdfe 	strdmi	pc, [r0], -lr

Disassembly of section .text.mvCalcCsNum:

400042e8 <mvCalcCsNum>:
mvCalcCsNum():
400042e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400042ec:	460c      	mov	r4, r1
400042ee:	2102      	movs	r1, #2
400042f0:	4615      	mov	r5, r2
400042f2:	f006 ff53 	bl	4000b19c <ddr3TipDevAttrGet>
400042f6:	4b1b      	ldr	r3, [pc, #108]	; (40004364 <mvCalcCsNum+0x7c>)
400042f8:	2100      	movs	r1, #0
400042fa:	f04f 0c58 	mov.w	ip, #88	; 0x58
400042fe:	681f      	ldr	r7, [r3, #0]
40004300:	460a      	mov	r2, r1
40004302:	fb0c 7c04 	mla	ip, ip, r4, r7
40004306:	b2c0      	uxtb	r0, r0
40004308:	e023      	b.n	40004352 <mvCalcCsNum+0x6a>
4000430a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
4000430e:	fa43 f302 	asr.w	r3, r3, r2
40004312:	07db      	lsls	r3, r3, #31
40004314:	d51c      	bpl.n	40004350 <mvCalcCsNum+0x68>
40004316:	eb0c 1302 	add.w	r3, ip, r2, lsl #4
4000431a:	f893 8004 	ldrb.w	r8, [r3, #4]
4000431e:	2300      	movs	r3, #0
40004320:	461e      	mov	r6, r3
40004322:	fa28 f906 	lsr.w	r9, r8, r6
40004326:	f019 0f01 	tst.w	r9, #1
4000432a:	bf18      	it	ne
4000432c:	3301      	addne	r3, #1
4000432e:	3601      	adds	r6, #1
40004330:	2e04      	cmp	r6, #4
40004332:	d1f6      	bne.n	40004322 <mvCalcCsNum+0x3a>
40004334:	b159      	cbz	r1, 4000434e <mvCalcCsNum+0x66>
40004336:	428b      	cmp	r3, r1
40004338:	d00a      	beq.n	40004350 <mvCalcCsNum+0x68>
4000433a:	480b      	ldr	r0, [pc, #44]	; (40004368 <mvCalcCsNum+0x80>)
4000433c:	7800      	ldrb	r0, [r0, #0]
4000433e:	2803      	cmp	r0, #3
40004340:	d80c      	bhi.n	4000435c <mvCalcCsNum+0x74>
40004342:	9100      	str	r1, [sp, #0]
40004344:	4621      	mov	r1, r4
40004346:	4809      	ldr	r0, [pc, #36]	; (4000436c <mvCalcCsNum+0x84>)
40004348:	f00a f910 	bl	4000e56c <mvPrintf>
4000434c:	e006      	b.n	4000435c <mvCalcCsNum+0x74>
4000434e:	4619      	mov	r1, r3
40004350:	3201      	adds	r2, #1
40004352:	4282      	cmp	r2, r0
40004354:	d3d9      	bcc.n	4000430a <mvCalcCsNum+0x22>
40004356:	6029      	str	r1, [r5, #0]
40004358:	2000      	movs	r0, #0
4000435a:	e000      	b.n	4000435e <mvCalcCsNum+0x76>
4000435c:	2010      	movs	r0, #16
4000435e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40004362:	bf00      	nop
40004364:	400205d8 	ldrdmi	r0, [r2], -r8
40004368:	40014579 	andmi	r4, r1, r9, ror r5
4000436c:	4000fe4a 	andmi	pc, r0, sl, asr #28

Disassembly of section .text.mvHwsDdr3TipIFWrite:

40004370 <mvHwsDdr3TipIFWrite>:
mvHwsDdr3TipIFWrite():
40004370:	b537      	push	{r0, r1, r2, r4, r5, lr}
40004372:	252c      	movs	r5, #44	; 0x2c
40004374:	4c05      	ldr	r4, [pc, #20]	; (4000438c <mvHwsDdr3TipIFWrite+0x1c>)
40004376:	fb05 4400 	mla	r4, r5, r0, r4
4000437a:	9d06      	ldr	r5, [sp, #24]
4000437c:	b2c0      	uxtb	r0, r0
4000437e:	9500      	str	r5, [sp, #0]
40004380:	9d07      	ldr	r5, [sp, #28]
40004382:	9501      	str	r5, [sp, #4]
40004384:	68a4      	ldr	r4, [r4, #8]
40004386:	47a0      	blx	r4
40004388:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000438a:	bf00      	nop
4000438c:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipSetTiming:

40004390 <ddr3TipSetTiming>:
ddr3TipSetTiming():
40004390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004394:	4615      	mov	r5, r2
40004396:	4a8d      	ldr	r2, [pc, #564]	; (400045cc <ddr3TipSetTiming+0x23c>)
40004398:	460e      	mov	r6, r1
4000439a:	2158      	movs	r1, #88	; 0x58
4000439c:	b08b      	sub	sp, #44	; 0x2c
4000439e:	4607      	mov	r7, r0
400043a0:	488b      	ldr	r0, [pc, #556]	; (400045d0 <ddr3TipSetTiming+0x240>)
400043a2:	6812      	ldr	r2, [r2, #0]
400043a4:	fb01 2205 	mla	r2, r1, r5, r2
400043a8:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
400043ac:	f892 8054 	ldrb.w	r8, [r2, #84]	; 0x54
400043b0:	3250      	adds	r2, #80	; 0x50
400043b2:	7952      	ldrb	r2, [r2, #5]
400043b4:	9105      	str	r1, [sp, #20]
400043b6:	2a01      	cmp	r2, #1
400043b8:	4a86      	ldr	r2, [pc, #536]	; (400045d4 <ddr3TipSetTiming+0x244>)
400043ba:	bf17      	itett	ne
400043bc:	9905      	ldrne	r1, [sp, #20]
400043be:	f812 9031 	ldrbeq.w	r9, [r2, r1, lsl #3]
400043c2:	eb02 02c1 	addne.w	r2, r2, r1, lsl #3
400043c6:	f892 9001 	ldrbne.w	r9, [r2, #1]
400043ca:	4a83      	ldr	r2, [pc, #524]	; (400045d8 <ddr3TipSetTiming+0x248>)
400043cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
400043d0:	f7fb ee6c 	blx	400000ac <__aeabi_uidiv>
400043d4:	f1b9 0f01 	cmp.w	r9, #1
400043d8:	4604      	mov	r4, r0
400043da:	4640      	mov	r0, r8
400043dc:	d101      	bne.n	400043e2 <ddr3TipSetTiming+0x52>
400043de:	2104      	movs	r1, #4
400043e0:	e000      	b.n	400043e4 <ddr3TipSetTiming+0x54>
400043e2:	2105      	movs	r1, #5
400043e4:	f006 fcb0 	bl	4000ad48 <speedBinTable>
400043e8:	ea4f 0a84 	mov.w	sl, r4, lsl #2
400043ec:	210a      	movs	r1, #10
400043ee:	4550      	cmp	r0, sl
400043f0:	bf38      	it	cc
400043f2:	4650      	movcc	r0, sl
400043f4:	9002      	str	r0, [sp, #8]
400043f6:	4640      	mov	r0, r8
400043f8:	f006 fca6 	bl	4000ad48 <speedBinTable>
400043fc:	4582      	cmp	sl, r0
400043fe:	d805      	bhi.n	4000440c <ddr3TipSetTiming+0x7c>
40004400:	4640      	mov	r0, r8
40004402:	210a      	movs	r1, #10
40004404:	f006 fca0 	bl	4000ad48 <speedBinTable>
40004408:	9003      	str	r0, [sp, #12]
4000440a:	e001      	b.n	40004410 <ddr3TipSetTiming+0x80>
4000440c:	f8cd a00c 	str.w	sl, [sp, #12]
40004410:	f04f 090c 	mov.w	r9, #12
40004414:	2109      	movs	r1, #9
40004416:	fb09 f904 	mul.w	r9, r9, r4
4000441a:	4640      	mov	r0, r8
4000441c:	f643 2398 	movw	r3, #15000	; 0x3a98
40004420:	4599      	cmp	r9, r3
40004422:	bf38      	it	cc
40004424:	4699      	movcc	r9, r3
40004426:	f006 fc8f 	bl	4000ad48 <speedBinTable>
4000442a:	4582      	cmp	sl, r0
4000442c:	d804      	bhi.n	40004438 <ddr3TipSetTiming+0xa8>
4000442e:	4640      	mov	r0, r8
40004430:	2109      	movs	r1, #9
40004432:	f006 fc89 	bl	4000ad48 <speedBinTable>
40004436:	4682      	mov	sl, r0
40004438:	2102      	movs	r1, #2
4000443a:	4640      	mov	r0, r8
4000443c:	f006 fc84 	bl	4000ad48 <speedBinTable>
40004440:	2102      	movs	r1, #2
40004442:	4683      	mov	fp, r0
40004444:	4640      	mov	r0, r8
40004446:	f006 fc7f 	bl	4000ad48 <speedBinTable>
4000444a:	4621      	mov	r1, r4
4000444c:	f7fb ee2e 	blx	400000ac <__aeabi_uidiv>
40004450:	f04f 0102 	mov.w	r1, #2
40004454:	4360      	muls	r0, r4
40004456:	4583      	cmp	fp, r0
40004458:	4640      	mov	r0, r8
4000445a:	d106      	bne.n	4000446a <ddr3TipSetTiming+0xda>
4000445c:	f006 fc74 	bl	4000ad48 <speedBinTable>
40004460:	4621      	mov	r1, r4
40004462:	f7fb ee24 	blx	400000ac <__aeabi_uidiv>
40004466:	3801      	subs	r0, #1
40004468:	e004      	b.n	40004474 <ddr3TipSetTiming+0xe4>
4000446a:	f006 fc6d 	bl	4000ad48 <speedBinTable>
4000446e:	4621      	mov	r1, r4
40004470:	f7fb ee1c 	blx	400000ac <__aeabi_uidiv>
40004474:	2100      	movs	r1, #0
40004476:	9004      	str	r0, [sp, #16]
40004478:	4640      	mov	r0, r8
4000447a:	f006 fc65 	bl	4000ad48 <speedBinTable>
4000447e:	2100      	movs	r1, #0
40004480:	4683      	mov	fp, r0
40004482:	4640      	mov	r0, r8
40004484:	f006 fc60 	bl	4000ad48 <speedBinTable>
40004488:	4621      	mov	r1, r4
4000448a:	f7fb ee10 	blx	400000ac <__aeabi_uidiv>
4000448e:	f04f 0100 	mov.w	r1, #0
40004492:	4360      	muls	r0, r4
40004494:	4583      	cmp	fp, r0
40004496:	4640      	mov	r0, r8
40004498:	d106      	bne.n	400044a8 <ddr3TipSetTiming+0x118>
4000449a:	f006 fc55 	bl	4000ad48 <speedBinTable>
4000449e:	4621      	mov	r1, r4
400044a0:	f7fb ee04 	blx	400000ac <__aeabi_uidiv>
400044a4:	3801      	subs	r0, #1
400044a6:	e004      	b.n	400044b2 <ddr3TipSetTiming+0x122>
400044a8:	f006 fc4e 	bl	4000ad48 <speedBinTable>
400044ac:	4621      	mov	r1, r4
400044ae:	f7fb edfe 	blx	400000ac <__aeabi_uidiv>
400044b2:	2101      	movs	r1, #1
400044b4:	9006      	str	r0, [sp, #24]
400044b6:	4640      	mov	r0, r8
400044b8:	f006 fc46 	bl	4000ad48 <speedBinTable>
400044bc:	2101      	movs	r1, #1
400044be:	4683      	mov	fp, r0
400044c0:	4640      	mov	r0, r8
400044c2:	f006 fc41 	bl	4000ad48 <speedBinTable>
400044c6:	4621      	mov	r1, r4
400044c8:	f7fb edf0 	blx	400000ac <__aeabi_uidiv>
400044cc:	f04f 0101 	mov.w	r1, #1
400044d0:	4360      	muls	r0, r4
400044d2:	4583      	cmp	fp, r0
400044d4:	4640      	mov	r0, r8
400044d6:	d106      	bne.n	400044e6 <ddr3TipSetTiming+0x156>
400044d8:	f006 fc36 	bl	4000ad48 <speedBinTable>
400044dc:	4621      	mov	r1, r4
400044de:	f7fb ede6 	blx	400000ac <__aeabi_uidiv>
400044e2:	3801      	subs	r0, #1
400044e4:	e004      	b.n	400044f0 <ddr3TipSetTiming+0x160>
400044e6:	f006 fc2f 	bl	4000ad48 <speedBinTable>
400044ea:	4621      	mov	r1, r4
400044ec:	f7fb edde 	blx	400000ac <__aeabi_uidiv>
400044f0:	210b      	movs	r1, #11
400044f2:	9007      	str	r0, [sp, #28]
400044f4:	4640      	mov	r0, r8
400044f6:	f006 fc27 	bl	4000ad48 <speedBinTable>
400044fa:	210b      	movs	r1, #11
400044fc:	4683      	mov	fp, r0
400044fe:	4640      	mov	r0, r8
40004500:	f006 fc22 	bl	4000ad48 <speedBinTable>
40004504:	4621      	mov	r1, r4
40004506:	f7fb edd2 	blx	400000ac <__aeabi_uidiv>
4000450a:	f04f 010b 	mov.w	r1, #11
4000450e:	4360      	muls	r0, r4
40004510:	4583      	cmp	fp, r0
40004512:	4640      	mov	r0, r8
40004514:	d106      	bne.n	40004524 <ddr3TipSetTiming+0x194>
40004516:	f006 fc17 	bl	4000ad48 <speedBinTable>
4000451a:	4621      	mov	r1, r4
4000451c:	f7fb edc6 	blx	400000ac <__aeabi_uidiv>
40004520:	3801      	subs	r0, #1
40004522:	e004      	b.n	4000452e <ddr3TipSetTiming+0x19e>
40004524:	f006 fc10 	bl	4000ad48 <speedBinTable>
40004528:	4621      	mov	r1, r4
4000452a:	f7fb edc0 	blx	400000ac <__aeabi_uidiv>
4000452e:	9008      	str	r0, [sp, #32]
40004530:	4621      	mov	r1, r4
40004532:	4650      	mov	r0, sl
40004534:	f7fb eeb0 	blx	40000298 <__aeabi_uidivmod>
40004538:	4650      	mov	r0, sl
4000453a:	b921      	cbnz	r1, 40004546 <ddr3TipSetTiming+0x1b6>
4000453c:	4621      	mov	r1, r4
4000453e:	f7fb edb6 	blx	400000ac <__aeabi_uidiv>
40004542:	3801      	subs	r0, #1
40004544:	e002      	b.n	4000454c <ddr3TipSetTiming+0x1bc>
40004546:	4621      	mov	r1, r4
40004548:	f7fb edb0 	blx	400000ac <__aeabi_uidiv>
4000454c:	9009      	str	r0, [sp, #36]	; 0x24
4000454e:	4621      	mov	r1, r4
40004550:	9802      	ldr	r0, [sp, #8]
40004552:	f7fb eea2 	blx	40000298 <__aeabi_uidivmod>
40004556:	9802      	ldr	r0, [sp, #8]
40004558:	b921      	cbnz	r1, 40004564 <ddr3TipSetTiming+0x1d4>
4000455a:	4621      	mov	r1, r4
4000455c:	f7fb eda6 	blx	400000ac <__aeabi_uidiv>
40004560:	3801      	subs	r0, #1
40004562:	e002      	b.n	4000456a <ddr3TipSetTiming+0x1da>
40004564:	4621      	mov	r1, r4
40004566:	f7fb eda2 	blx	400000ac <__aeabi_uidiv>
4000456a:	9002      	str	r0, [sp, #8]
4000456c:	4621      	mov	r1, r4
4000456e:	9803      	ldr	r0, [sp, #12]
40004570:	f7fb ee92 	blx	40000298 <__aeabi_uidivmod>
40004574:	9803      	ldr	r0, [sp, #12]
40004576:	b929      	cbnz	r1, 40004584 <ddr3TipSetTiming+0x1f4>
40004578:	4621      	mov	r1, r4
4000457a:	f7fb ed98 	blx	400000ac <__aeabi_uidiv>
4000457e:	f100 3aff 	add.w	sl, r0, #4294967295
40004582:	e003      	b.n	4000458c <ddr3TipSetTiming+0x1fc>
40004584:	4621      	mov	r1, r4
40004586:	f7fb ed92 	blx	400000ac <__aeabi_uidiv>
4000458a:	4682      	mov	sl, r0
4000458c:	9a05      	ldr	r2, [sp, #20]
4000458e:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
40004592:	4b12      	ldr	r3, [pc, #72]	; (400045dc <ddr3TipSetTiming+0x24c>)
40004594:	4621      	mov	r1, r4
40004596:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000459a:	fb0b fb03 	mul.w	fp, fp, r3
4000459e:	4658      	mov	r0, fp
400045a0:	f7fb ed84 	blx	400000ac <__aeabi_uidiv>
400045a4:	4621      	mov	r1, r4
400045a6:	fb04 f300 	mul.w	r3, r4, r0
400045aa:	4680      	mov	r8, r0
400045ac:	459b      	cmp	fp, r3
400045ae:	bf08      	it	eq
400045b0:	f100 38ff 	addeq.w	r8, r0, #4294967295
400045b4:	4648      	mov	r0, r9
400045b6:	f7fb ee70 	blx	40000298 <__aeabi_uidivmod>
400045ba:	4648      	mov	r0, r9
400045bc:	b981      	cbnz	r1, 400045e0 <ddr3TipSetTiming+0x250>
400045be:	4621      	mov	r1, r4
400045c0:	f7fb ed74 	blx	400000ac <__aeabi_uidiv>
400045c4:	f100 39ff 	add.w	r9, r0, #4294967295
400045c8:	e00e      	b.n	400045e8 <ddr3TipSetTiming+0x258>
400045ca:	bf00      	nop
400045cc:	400205d8 	ldrdmi	r0, [r2], -r8
400045d0:	000f4240 	andeq	r4, pc, r0, asr #4
400045d4:	40012030 	andmi	r2, r1, r0, lsr r0
400045d8:	40014a58 	andmi	r4, r1, r8, asr sl
400045dc:	40014a4e 	andmi	r4, r1, lr, asr #20
400045e0:	4621      	mov	r1, r4
400045e2:	f7fb ed64 	blx	400000ac <__aeabi_uidiv>
400045e6:	4681      	mov	r9, r0
400045e8:	9b04      	ldr	r3, [sp, #16]
400045ea:	4638      	mov	r0, r7
400045ec:	4631      	mov	r1, r6
400045ee:	4c67      	ldr	r4, [pc, #412]	; (4000478c <ddr3TipSetTiming+0x3fc>)
400045f0:	f3c3 1201 	ubfx	r2, r3, #4, #2
400045f4:	f003 030f 	and.w	r3, r3, #15
400045f8:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
400045fc:	9a06      	ldr	r2, [sp, #24]
400045fe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40004602:	9a07      	ldr	r2, [sp, #28]
40004604:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40004608:	9a08      	ldr	r2, [sp, #32]
4000460a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
4000460e:	9a09      	ldr	r2, [sp, #36]	; 0x24
40004610:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
40004614:	9a02      	ldr	r2, [sp, #8]
40004616:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
4000461a:	462a      	mov	r2, r5
4000461c:	ea43 730a 	orr.w	r3, r3, sl, lsl #28
40004620:	9300      	str	r3, [sp, #0]
40004622:	f46f 0340 	mvn.w	r3, #12582912	; 0xc00000
40004626:	9301      	str	r3, [sp, #4]
40004628:	f241 4308 	movw	r3, #5128	; 0x1408
4000462c:	f7ff fea0 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004630:	6020      	str	r0, [r4, #0]
40004632:	2800      	cmp	r0, #0
40004634:	f040 80a3 	bne.w	4000477e <ddr3TipSetTiming+0x3ee>
40004638:	f008 037f 	and.w	r3, r8, #127	; 0x7f
4000463c:	4638      	mov	r0, r7
4000463e:	9300      	str	r3, [sp, #0]
40004640:	4631      	mov	r1, r6
40004642:	237f      	movs	r3, #127	; 0x7f
40004644:	462a      	mov	r2, r5
40004646:	9301      	str	r3, [sp, #4]
40004648:	f241 430c 	movw	r3, #5132	; 0x140c
4000464c:	f7ff fe90 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004650:	6020      	str	r0, [r4, #0]
40004652:	2800      	cmp	r0, #0
40004654:	f040 8093 	bne.w	4000477e <ddr3TipSetTiming+0x3ee>
40004658:	f44f 73c0 	mov.w	r3, #384	; 0x180
4000465c:	4638      	mov	r0, r7
4000465e:	9300      	str	r3, [sp, #0]
40004660:	4631      	mov	r1, r6
40004662:	9301      	str	r3, [sp, #4]
40004664:	462a      	mov	r2, r5
40004666:	f241 430c 	movw	r3, #5132	; 0x140c
4000466a:	f7ff fe81 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000466e:	6020      	str	r0, [r4, #0]
40004670:	2800      	cmp	r0, #0
40004672:	f040 8084 	bne.w	4000477e <ddr3TipSetTiming+0x3ee>
40004676:	f44f 63c0 	mov.w	r3, #1536	; 0x600
4000467a:	4638      	mov	r0, r7
4000467c:	9300      	str	r3, [sp, #0]
4000467e:	4631      	mov	r1, r6
40004680:	9301      	str	r3, [sp, #4]
40004682:	462a      	mov	r2, r5
40004684:	f241 430c 	movw	r3, #5132	; 0x140c
40004688:	f7ff fe72 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000468c:	6020      	str	r0, [r4, #0]
4000468e:	2800      	cmp	r0, #0
40004690:	d175      	bne.n	4000477e <ddr3TipSetTiming+0x3ee>
40004692:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
40004696:	f44f 4378 	mov.w	r3, #63488	; 0xf800
4000469a:	4631      	mov	r1, r6
4000469c:	e88d 0009 	stmia.w	sp, {r0, r3}
400046a0:	462a      	mov	r2, r5
400046a2:	4638      	mov	r0, r7
400046a4:	f241 430c 	movw	r3, #5132	; 0x140c
400046a8:	f7ff fe62 	bl	40004370 <mvHwsDdr3TipIFWrite>
400046ac:	6020      	str	r0, [r4, #0]
400046ae:	2800      	cmp	r0, #0
400046b0:	d165      	bne.n	4000477e <ddr3TipSetTiming+0x3ee>
400046b2:	f3c8 18c2 	ubfx	r8, r8, #7, #3
400046b6:	4638      	mov	r0, r7
400046b8:	4631      	mov	r1, r6
400046ba:	462a      	mov	r2, r5
400046bc:	ea4f 4308 	mov.w	r3, r8, lsl #16
400046c0:	9300      	str	r3, [sp, #0]
400046c2:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
400046c6:	9301      	str	r3, [sp, #4]
400046c8:	f241 430c 	movw	r3, #5132	; 0x140c
400046cc:	f7ff fe50 	bl	40004370 <mvHwsDdr3TipIFWrite>
400046d0:	6020      	str	r0, [r4, #0]
400046d2:	2800      	cmp	r0, #0
400046d4:	d153      	bne.n	4000477e <ddr3TipSetTiming+0x3ee>
400046d6:	9000      	str	r0, [sp, #0]
400046d8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
400046dc:	4638      	mov	r0, r7
400046de:	9301      	str	r3, [sp, #4]
400046e0:	4631      	mov	r1, r6
400046e2:	462a      	mov	r2, r5
400046e4:	f241 430c 	movw	r3, #5132	; 0x140c
400046e8:	f7ff fe42 	bl	40004370 <mvHwsDdr3TipIFWrite>
400046ec:	6020      	str	r0, [r4, #0]
400046ee:	2800      	cmp	r0, #0
400046f0:	d145      	bne.n	4000477e <ddr3TipSetTiming+0x3ee>
400046f2:	f009 030f 	and.w	r3, r9, #15
400046f6:	4638      	mov	r0, r7
400046f8:	4631      	mov	r1, r6
400046fa:	462a      	mov	r2, r5
400046fc:	065b      	lsls	r3, r3, #25
400046fe:	9300      	str	r3, [sp, #0]
40004700:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
40004704:	9301      	str	r3, [sp, #4]
40004706:	f241 430c 	movw	r3, #5132	; 0x140c
4000470a:	f7ff fe31 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000470e:	6020      	str	r0, [r4, #0]
40004710:	2800      	cmp	r0, #0
40004712:	d134      	bne.n	4000477e <ddr3TipSetTiming+0x3ee>
40004714:	ea4f 1919 	mov.w	r9, r9, lsr #4
40004718:	4638      	mov	r0, r7
4000471a:	4631      	mov	r1, r6
4000471c:	462a      	mov	r2, r5
4000471e:	ea4f 7389 	mov.w	r3, r9, lsl #30
40004722:	9300      	str	r3, [sp, #0]
40004724:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40004728:	9301      	str	r3, [sp, #4]
4000472a:	f241 430c 	movw	r3, #5132	; 0x140c
4000472e:	f7ff fe1f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004732:	6020      	str	r0, [r4, #0]
40004734:	bb18      	cbnz	r0, 4000477e <ddr3TipSetTiming+0x3ee>
40004736:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
4000473a:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
4000473e:	4638      	mov	r0, r7
40004740:	e88d 000a 	stmia.w	sp, {r1, r3}
40004744:	462a      	mov	r2, r5
40004746:	4631      	mov	r1, r6
40004748:	f241 430c 	movw	r3, #5132	; 0x140c
4000474c:	f7ff fe10 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004750:	6020      	str	r0, [r4, #0]
40004752:	b120      	cbz	r0, 4000475e <ddr3TipSetTiming+0x3ce>
40004754:	f007 fbba 	bl	4000becc <gtBreakOnFail>
40004758:	4b0c      	ldr	r3, [pc, #48]	; (4000478c <ddr3TipSetTiming+0x3fc>)
4000475a:	6818      	ldr	r0, [r3, #0]
4000475c:	e012      	b.n	40004784 <ddr3TipSetTiming+0x3f4>
4000475e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
40004762:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40004766:	4638      	mov	r0, r7
40004768:	e88d 000c 	stmia.w	sp, {r2, r3}
4000476c:	4631      	mov	r1, r6
4000476e:	462a      	mov	r2, r5
40004770:	f241 430c 	movw	r3, #5132	; 0x140c
40004774:	4c05      	ldr	r4, [pc, #20]	; (4000478c <ddr3TipSetTiming+0x3fc>)
40004776:	f7ff fdfb 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000477a:	6020      	str	r0, [r4, #0]
4000477c:	b110      	cbz	r0, 40004784 <ddr3TipSetTiming+0x3f4>
4000477e:	f007 fba5 	bl	4000becc <gtBreakOnFail>
40004782:	6820      	ldr	r0, [r4, #0]
40004784:	b00b      	add	sp, #44	; 0x2c
40004786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000478a:	bf00      	nop
4000478c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipConfigureCs:

40004790 <ddr3TipConfigureCs>:
ddr3TipConfigureCs():
40004790:	2b01      	cmp	r3, #1
40004792:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004796:	4680      	mov	r8, r0
40004798:	b085      	sub	sp, #20
4000479a:	460d      	mov	r5, r1
4000479c:	4616      	mov	r6, r2
4000479e:	461f      	mov	r7, r3
400047a0:	d164      	bne.n	4000486c <ddr3TipConfigureCs+0xdc>
400047a2:	f8df 911c 	ldr.w	r9, [pc, #284]	; 400048c0 <ddr3TipConfigureCs+0x130>
400047a6:	f04f 0b58 	mov.w	fp, #88	; 0x58
400047aa:	fb0b fb01 	mul.w	fp, fp, r1
400047ae:	f04f 0c03 	mov.w	ip, #3
400047b2:	f8d9 3000 	ldr.w	r3, [r9]
400047b6:	ea4f 0a82 	mov.w	sl, r2, lsl #2
400047ba:	462a      	mov	r2, r5
400047bc:	4c3e      	ldr	r4, [pc, #248]	; (400048b8 <ddr3TipConfigureCs+0x128>)
400047be:	445b      	add	r3, fp
400047c0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
400047c4:	f8cd c00c 	str.w	ip, [sp, #12]
400047c8:	f113 33ff 	adds.w	r3, r3, #4294967295
400047cc:	bf18      	it	ne
400047ce:	2301      	movne	r3, #1
400047d0:	2100      	movs	r1, #0
400047d2:	fa03 f30a 	lsl.w	r3, r3, sl
400047d6:	9300      	str	r3, [sp, #0]
400047d8:	fa0c f30a 	lsl.w	r3, ip, sl
400047dc:	9301      	str	r3, [sp, #4]
400047de:	f241 4310 	movw	r3, #5136	; 0x1410
400047e2:	f7ff fdc5 	bl	40004370 <mvHwsDdr3TipIFWrite>
400047e6:	f8dd c00c 	ldr.w	ip, [sp, #12]
400047ea:	4601      	mov	r1, r0
400047ec:	6020      	str	r0, [r4, #0]
400047ee:	2800      	cmp	r0, #0
400047f0:	d159      	bne.n	400048a6 <ddr3TipConfigureCs+0x116>
400047f2:	f8d9 3000 	ldr.w	r3, [r9]
400047f6:	f10a 0a02 	add.w	sl, sl, #2
400047fa:	4a30      	ldr	r2, [pc, #192]	; (400048bc <ddr3TipConfigureCs+0x12c>)
400047fc:	4640      	mov	r0, r8
400047fe:	445b      	add	r3, fp
40004800:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
40004804:	f812 9003 	ldrb.w	r9, [r2, r3]
40004808:	462a      	mov	r2, r5
4000480a:	f009 0303 	and.w	r3, r9, #3
4000480e:	fa03 f30a 	lsl.w	r3, r3, sl
40004812:	9300      	str	r3, [sp, #0]
40004814:	fa0c f30a 	lsl.w	r3, ip, sl
40004818:	9301      	str	r3, [sp, #4]
4000481a:	f241 4310 	movw	r3, #5136	; 0x1410
4000481e:	f7ff fda7 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004822:	4601      	mov	r1, r0
40004824:	6020      	str	r0, [r4, #0]
40004826:	2800      	cmp	r0, #0
40004828:	d13d      	bne.n	400048a6 <ddr3TipConfigureCs+0x116>
4000482a:	f3c9 0980 	ubfx	r9, r9, #2, #1
4000482e:	f106 0314 	add.w	r3, r6, #20
40004832:	4640      	mov	r0, r8
40004834:	fa09 f203 	lsl.w	r2, r9, r3
40004838:	fa07 f303 	lsl.w	r3, r7, r3
4000483c:	9200      	str	r2, [sp, #0]
4000483e:	462a      	mov	r2, r5
40004840:	9301      	str	r3, [sp, #4]
40004842:	f241 4310 	movw	r3, #5136	; 0x1410
40004846:	f7ff fd93 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000484a:	4601      	mov	r1, r0
4000484c:	6020      	str	r0, [r4, #0]
4000484e:	bb50      	cbnz	r0, 400048a6 <ddr3TipConfigureCs+0x116>
40004850:	f106 0310 	add.w	r3, r6, #16
40004854:	4640      	mov	r0, r8
40004856:	fa07 f303 	lsl.w	r3, r7, r3
4000485a:	462a      	mov	r2, r5
4000485c:	9300      	str	r3, [sp, #0]
4000485e:	9301      	str	r3, [sp, #4]
40004860:	f241 4310 	movw	r3, #5136	; 0x1410
40004864:	f7ff fd84 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004868:	6020      	str	r0, [r4, #0]
4000486a:	b9e0      	cbnz	r0, 400048a6 <ddr3TipConfigureCs+0x116>
4000486c:	2e02      	cmp	r6, #2
4000486e:	d902      	bls.n	40004876 <ddr3TipConfigureCs+0xe6>
40004870:	2e03      	cmp	r6, #3
40004872:	d11c      	bne.n	400048ae <ddr3TipConfigureCs+0x11e>
40004874:	e008      	b.n	40004888 <ddr3TipConfigureCs+0xf8>
40004876:	2301      	movs	r3, #1
40004878:	360b      	adds	r6, #11
4000487a:	fa07 f706 	lsl.w	r7, r7, r6
4000487e:	9700      	str	r7, [sp, #0]
40004880:	fa03 f606 	lsl.w	r6, r3, r6
40004884:	9601      	str	r6, [sp, #4]
40004886:	e004      	b.n	40004892 <ddr3TipConfigureCs+0x102>
40004888:	03ff      	lsls	r7, r7, #15
4000488a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000488e:	9700      	str	r7, [sp, #0]
40004890:	9301      	str	r3, [sp, #4]
40004892:	4640      	mov	r0, r8
40004894:	2100      	movs	r1, #0
40004896:	462a      	mov	r2, r5
40004898:	f241 4304 	movw	r3, #5124	; 0x1404
4000489c:	f7ff fd68 	bl	40004370 <mvHwsDdr3TipIFWrite>
400048a0:	4c05      	ldr	r4, [pc, #20]	; (400048b8 <ddr3TipConfigureCs+0x128>)
400048a2:	6020      	str	r0, [r4, #0]
400048a4:	b120      	cbz	r0, 400048b0 <ddr3TipConfigureCs+0x120>
400048a6:	f007 fb11 	bl	4000becc <gtBreakOnFail>
400048aa:	6820      	ldr	r0, [r4, #0]
400048ac:	e000      	b.n	400048b0 <ddr3TipConfigureCs+0x120>
400048ae:	2000      	movs	r0, #0
400048b0:	b005      	add	sp, #20
400048b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400048b6:	bf00      	nop
400048b8:	40020868 	andmi	r0, r2, r8, ror #16
400048bc:	400122bc 			; <UNDEFINED> instruction: 0x400122bc
400048c0:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipIFRead:

400048c4 <mvHwsDdr3TipIFRead>:
mvHwsDdr3TipIFRead():
400048c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
400048c6:	252c      	movs	r5, #44	; 0x2c
400048c8:	4c05      	ldr	r4, [pc, #20]	; (400048e0 <mvHwsDdr3TipIFRead+0x1c>)
400048ca:	fb05 4400 	mla	r4, r5, r0, r4
400048ce:	9d06      	ldr	r5, [sp, #24]
400048d0:	b2c0      	uxtb	r0, r0
400048d2:	9500      	str	r5, [sp, #0]
400048d4:	9d07      	ldr	r5, [sp, #28]
400048d6:	9501      	str	r5, [sp, #4]
400048d8:	6864      	ldr	r4, [r4, #4]
400048da:	47a0      	blx	r4
400048dc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
400048de:	bf00      	nop
400048e0:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipBusAccess:

400048e4 <ddr3TipBusAccess>:
ddr3TipBusAccess():
400048e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400048e8:	b087      	sub	sp, #28
400048ea:	4688      	mov	r8, r1
400048ec:	4617      	mov	r7, r2
400048ee:	9d10      	ldr	r5, [sp, #64]	; 0x40
400048f0:	9c12      	ldr	r4, [sp, #72]	; 0x48
400048f2:	9003      	str	r0, [sp, #12]
400048f4:	05ad      	lsls	r5, r5, #22
400048f6:	f004 063f 	and.w	r6, r4, #63	; 0x3f
400048fa:	eb05 63c3 	add.w	r3, r5, r3, lsl #27
400048fe:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
40004902:	f3c4 1481 	ubfx	r4, r4, #6, #2
40004906:	eb03 6585 	add.w	r5, r3, r5, lsl #26
4000490a:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
4000490e:	eb05 4506 	add.w	r5, r5, r6, lsl #16
40004912:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
40004916:	18ed      	adds	r5, r5, r3
40004918:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000491c:	eb05 7404 	add.w	r4, r5, r4, lsl #28
40004920:	f04f 35ff 	mov.w	r5, #4294967295
40004924:	eb04 7686 	add.w	r6, r4, r6, lsl #30
40004928:	9501      	str	r5, [sp, #4]
4000492a:	9600      	str	r6, [sp, #0]
4000492c:	f7ff fd20 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004930:	4c3b      	ldr	r4, [pc, #236]	; (40004a20 <ddr3TipBusAccess+0x13c>)
40004932:	6020      	str	r0, [r4, #0]
40004934:	b960      	cbnz	r0, 40004950 <ddr3TipBusAccess+0x6c>
40004936:	9803      	ldr	r0, [sp, #12]
40004938:	4641      	mov	r1, r8
4000493a:	463a      	mov	r2, r7
4000493c:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40004940:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
40004944:	9501      	str	r5, [sp, #4]
40004946:	9600      	str	r6, [sp, #0]
40004948:	f7ff fd12 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000494c:	6020      	str	r0, [r4, #0]
4000494e:	b118      	cbz	r0, 40004958 <ddr3TipBusAccess+0x74>
40004950:	f007 fabc 	bl	4000becc <gtBreakOnFail>
40004954:	6820      	ldr	r0, [r4, #0]
40004956:	e05f      	b.n	40004a18 <ddr3TipBusAccess+0x134>
40004958:	f1b8 0f00 	cmp.w	r8, #0
4000495c:	bf0c      	ite	eq
4000495e:	46b8      	moveq	r8, r7
40004960:	f04f 0800 	movne.w	r8, #0
40004964:	f10d 0914 	add.w	r9, sp, #20
40004968:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 40004a2c <ddr3TipBusAccess+0x148>
4000496c:	4605      	mov	r5, r0
4000496e:	eb09 0788 	add.w	r7, r9, r8, lsl #2
40004972:	4644      	mov	r4, r8
40004974:	f8db 3000 	ldr.w	r3, [fp]
40004978:	781b      	ldrb	r3, [r3, #0]
4000497a:	fa43 f304 	asr.w	r3, r3, r4
4000497e:	07db      	lsls	r3, r3, #31
40004980:	d545      	bpl.n	40004a0e <ddr3TipBusAccess+0x12a>
40004982:	4622      	mov	r2, r4
40004984:	9803      	ldr	r0, [sp, #12]
40004986:	2100      	movs	r1, #0
40004988:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000498c:	f8cd 9000 	str.w	r9, [sp]
40004990:	f04f 3aff 	mov.w	sl, #4294967295
40004994:	f8cd a004 	str.w	sl, [sp, #4]
40004998:	f7ff ff94 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000499c:	4a20      	ldr	r2, [pc, #128]	; (40004a20 <ddr3TipBusAccess+0x13c>)
4000499e:	6010      	str	r0, [r2, #0]
400049a0:	b128      	cbz	r0, 400049ae <ddr3TipBusAccess+0xca>
400049a2:	9202      	str	r2, [sp, #8]
400049a4:	f007 fa92 	bl	4000becc <gtBreakOnFail>
400049a8:	9a02      	ldr	r2, [sp, #8]
400049aa:	6816      	ldr	r6, [r2, #0]
400049ac:	e025      	b.n	400049fa <ddr3TipBusAccess+0x116>
400049ae:	597b      	ldr	r3, [r7, r5]
400049b0:	4606      	mov	r6, r0
400049b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
400049b6:	e017      	b.n	400049e8 <ddr3TipBusAccess+0x104>
400049b8:	4b1a      	ldr	r3, [pc, #104]	; (40004a24 <ddr3TipBusAccess+0x140>)
400049ba:	3601      	adds	r6, #1
400049bc:	429e      	cmp	r6, r3
400049be:	d01b      	beq.n	400049f8 <ddr3TipBusAccess+0x114>
400049c0:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400049c4:	9803      	ldr	r0, [sp, #12]
400049c6:	2100      	movs	r1, #0
400049c8:	4622      	mov	r2, r4
400049ca:	e88d 0600 	stmia.w	sp, {r9, sl}
400049ce:	f7ff ff79 	bl	400048c4 <mvHwsDdr3TipIFRead>
400049d2:	4b13      	ldr	r3, [pc, #76]	; (40004a20 <ddr3TipBusAccess+0x13c>)
400049d4:	6018      	str	r0, [r3, #0]
400049d6:	b120      	cbz	r0, 400049e2 <ddr3TipBusAccess+0xfe>
400049d8:	f007 fa78 	bl	4000becc <gtBreakOnFail>
400049dc:	4b10      	ldr	r3, [pc, #64]	; (40004a20 <ddr3TipBusAccess+0x13c>)
400049de:	681e      	ldr	r6, [r3, #0]
400049e0:	e00b      	b.n	400049fa <ddr3TipBusAccess+0x116>
400049e2:	597b      	ldr	r3, [r7, r5]
400049e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
400049e8:	2b00      	cmp	r3, #0
400049ea:	d1e5      	bne.n	400049b8 <ddr3TipBusAccess+0xd4>
400049ec:	4b0e      	ldr	r3, [pc, #56]	; (40004a28 <ddr3TipBusAccess+0x144>)
400049ee:	429e      	cmp	r6, r3
400049f0:	bf94      	ite	ls
400049f2:	2600      	movls	r6, #0
400049f4:	2601      	movhi	r6, #1
400049f6:	e000      	b.n	400049fa <ddr3TipBusAccess+0x116>
400049f8:	2601      	movs	r6, #1
400049fa:	f8df a024 	ldr.w	sl, [pc, #36]	; 40004a20 <ddr3TipBusAccess+0x13c>
400049fe:	f8ca 6000 	str.w	r6, [sl]
40004a02:	b126      	cbz	r6, 40004a0e <ddr3TipBusAccess+0x12a>
40004a04:	f007 fa62 	bl	4000becc <gtBreakOnFail>
40004a08:	f8da 0000 	ldr.w	r0, [sl]
40004a0c:	e004      	b.n	40004a18 <ddr3TipBusAccess+0x134>
40004a0e:	3401      	adds	r4, #1
40004a10:	3504      	adds	r5, #4
40004a12:	4544      	cmp	r4, r8
40004a14:	d9ae      	bls.n	40004974 <ddr3TipBusAccess+0x90>
40004a16:	2000      	movs	r0, #0
40004a18:	b007      	add	sp, #28
40004a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004a1e:	bf00      	nop
40004a20:	40020868 	andmi	r0, r2, r8, ror #16
40004a24:	000f4241 	andeq	r4, pc, r1, asr #4
40004a28:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
40004a2c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIfPolling:

40004a30 <ddr3TipIfPolling>:
ddr3TipIfPolling():
40004a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004a34:	2901      	cmp	r1, #1
40004a36:	bf14      	ite	ne
40004a38:	4691      	movne	r9, r2
40004a3a:	f04f 0900 	moveq.w	r9, #0
40004a3e:	b087      	sub	sp, #28
40004a40:	f8df a094 	ldr.w	sl, [pc, #148]	; 40004ad8 <ddr3TipIfPolling+0xa8>
40004a44:	ae05      	add	r6, sp, #20
40004a46:	4683      	mov	fp, r0
40004a48:	464c      	mov	r4, r9
40004a4a:	f04f 0800 	mov.w	r8, #0
40004a4e:	464f      	mov	r7, r9
40004a50:	9303      	str	r3, [sp, #12]
40004a52:	f8da 3000 	ldr.w	r3, [sl]
40004a56:	781b      	ldrb	r3, [r3, #0]
40004a58:	fa43 f307 	asr.w	r3, r3, r7
40004a5c:	07da      	lsls	r2, r3, #31
40004a5e:	d52c      	bpl.n	40004aba <ddr3TipIfPolling+0x8a>
40004a60:	2400      	movs	r4, #0
40004a62:	00bd      	lsls	r5, r7, #2
40004a64:	e00f      	b.n	40004a86 <ddr3TipIfPolling+0x56>
40004a66:	9910      	ldr	r1, [sp, #64]	; 0x40
40004a68:	4658      	mov	r0, fp
40004a6a:	463a      	mov	r2, r7
40004a6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
40004a6e:	9600      	str	r6, [sp, #0]
40004a70:	9101      	str	r1, [sp, #4]
40004a72:	2100      	movs	r1, #0
40004a74:	f7ff ff26 	bl	400048c4 <mvHwsDdr3TipIFRead>
40004a78:	2800      	cmp	r0, #0
40004a7a:	d122      	bne.n	40004ac2 <ddr3TipIfPolling+0x92>
40004a7c:	59ab      	ldr	r3, [r5, r6]
40004a7e:	9a03      	ldr	r2, [sp, #12]
40004a80:	4293      	cmp	r3, r2
40004a82:	d004      	beq.n	40004a8e <ddr3TipIfPolling+0x5e>
40004a84:	3401      	adds	r4, #1
40004a86:	9b12      	ldr	r3, [sp, #72]	; 0x48
40004a88:	429c      	cmp	r4, r3
40004a8a:	d1ec      	bne.n	40004a66 <ddr3TipIfPolling+0x36>
40004a8c:	e002      	b.n	40004a94 <ddr3TipIfPolling+0x64>
40004a8e:	9912      	ldr	r1, [sp, #72]	; 0x48
40004a90:	428c      	cmp	r4, r1
40004a92:	d309      	bcc.n	40004aa8 <ddr3TipIfPolling+0x78>
40004a94:	4a0c      	ldr	r2, [pc, #48]	; (40004ac8 <ddr3TipIfPolling+0x98>)
40004a96:	7813      	ldrb	r3, [r2, #0]
40004a98:	2b03      	cmp	r3, #3
40004a9a:	d803      	bhi.n	40004aa4 <ddr3TipIfPolling+0x74>
40004a9c:	480b      	ldr	r0, [pc, #44]	; (40004acc <ddr3TipIfPolling+0x9c>)
40004a9e:	4639      	mov	r1, r7
40004aa0:	f009 fd64 	bl	4000e56c <mvPrintf>
40004aa4:	2001      	movs	r0, #1
40004aa6:	4680      	mov	r8, r0
40004aa8:	4909      	ldr	r1, [pc, #36]	; (40004ad0 <ddr3TipIfPolling+0xa0>)
40004aaa:	f110 30ff 	adds.w	r0, r0, #4294967295
40004aae:	bf18      	it	ne
40004ab0:	2001      	movne	r0, #1
40004ab2:	780b      	ldrb	r3, [r1, #0]
40004ab4:	4907      	ldr	r1, [pc, #28]	; (40004ad4 <ddr3TipIfPolling+0xa4>)
40004ab6:	19ca      	adds	r2, r1, r7
40004ab8:	54d0      	strb	r0, [r2, r3]
40004aba:	3701      	adds	r7, #1
40004abc:	454f      	cmp	r7, r9
40004abe:	d9c8      	bls.n	40004a52 <ddr3TipIfPolling+0x22>
40004ac0:	4640      	mov	r0, r8
40004ac2:	b007      	add	sp, #28
40004ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004ac8:	40014579 	andmi	r4, r1, r9, ror r5
40004acc:	4000ff9e 	mulmi	r0, lr, pc	; <UNPREDICTABLE>
40004ad0:	4002096d 	andmi	r0, r2, sp, ror #18
40004ad4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40004ad8:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSRead:

40004adc <mvHwsDdr3TipBUSRead>:
mvHwsDdr3TipBUSRead():
40004adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004ae0:	b08b      	sub	sp, #44	; 0x2c
40004ae2:	460d      	mov	r5, r1
40004ae4:	2102      	movs	r1, #2
40004ae6:	4617      	mov	r7, r2
40004ae8:	4606      	mov	r6, r0
40004aea:	461c      	mov	r4, r3
40004aec:	f89d b050 	ldrb.w	fp, [sp, #80]	; 0x50
40004af0:	f006 fb54 	bl	4000b19c <ddr3TipDevAttrGet>
40004af4:	2f01      	cmp	r7, #1
40004af6:	f04f 0100 	mov.w	r1, #0
40004afa:	b2c0      	uxtb	r0, r0
40004afc:	9006      	str	r0, [sp, #24]
40004afe:	d144      	bne.n	40004b8a <mvHwsDdr3TipBUSRead+0xae>
40004b00:	e034      	b.n	40004b6c <mvHwsDdr3TipBUSRead+0x90>
40004b02:	f8d8 3000 	ldr.w	r3, [r8]
40004b06:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004b0a:	fa43 f304 	asr.w	r3, r3, r4
40004b0e:	07d9      	lsls	r1, r3, #31
40004b10:	d52a      	bpl.n	40004b68 <mvHwsDdr3TipBUSRead+0x8c>
40004b12:	9a15      	ldr	r2, [sp, #84]	; 0x54
40004b14:	2100      	movs	r1, #0
40004b16:	4630      	mov	r0, r6
40004b18:	e88d 0810 	stmia.w	sp, {r4, fp}
40004b1c:	460b      	mov	r3, r1
40004b1e:	f8cd 900c 	str.w	r9, [sp, #12]
40004b22:	9202      	str	r2, [sp, #8]
40004b24:	462a      	mov	r2, r5
40004b26:	f8cd 9010 	str.w	r9, [sp, #16]
40004b2a:	f7ff fedb 	bl	400048e4 <ddr3TipBusAccess>
40004b2e:	4f2c      	ldr	r7, [pc, #176]	; (40004be0 <mvHwsDdr3TipBUSRead+0x104>)
40004b30:	4601      	mov	r1, r0
40004b32:	f8ca 0000 	str.w	r0, [sl]
40004b36:	b968      	cbnz	r0, 40004b54 <mvHwsDdr3TipBUSRead+0x78>
40004b38:	ab09      	add	r3, sp, #36	; 0x24
40004b3a:	4630      	mov	r0, r6
40004b3c:	9300      	str	r3, [sp, #0]
40004b3e:	462a      	mov	r2, r5
40004b40:	f04f 33ff 	mov.w	r3, #4294967295
40004b44:	9301      	str	r3, [sp, #4]
40004b46:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40004b4a:	f7ff febb 	bl	400048c4 <mvHwsDdr3TipIFRead>
40004b4e:	f8ca 0000 	str.w	r0, [sl]
40004b52:	b118      	cbz	r0, 40004b5c <mvHwsDdr3TipBUSRead+0x80>
40004b54:	f007 f9ba 	bl	4000becc <gtBreakOnFail>
40004b58:	6838      	ldr	r0, [r7, #0]
40004b5a:	e03d      	b.n	40004bd8 <mvHwsDdr3TipBUSRead+0xfc>
40004b5c:	9a07      	ldr	r2, [sp, #28]
40004b5e:	f832 3c04 	ldrh.w	r3, [r2, #-4]
40004b62:	9a16      	ldr	r2, [sp, #88]	; 0x58
40004b64:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
40004b68:	3401      	adds	r4, #1
40004b6a:	e009      	b.n	40004b80 <mvHwsDdr3TipBUSRead+0xa4>
40004b6c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 40004be4 <mvHwsDdr3TipBUSRead+0x108>
40004b70:	ab0a      	add	r3, sp, #40	; 0x28
40004b72:	f8df a06c 	ldr.w	sl, [pc, #108]	; 40004be0 <mvHwsDdr3TipBUSRead+0x104>
40004b76:	460c      	mov	r4, r1
40004b78:	4689      	mov	r9, r1
40004b7a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
40004b7e:	9307      	str	r3, [sp, #28]
40004b80:	9a06      	ldr	r2, [sp, #24]
40004b82:	4294      	cmp	r4, r2
40004b84:	d3bd      	bcc.n	40004b02 <mvHwsDdr3TipBUSRead+0x26>
40004b86:	2000      	movs	r0, #0
40004b88:	e026      	b.n	40004bd8 <mvHwsDdr3TipBUSRead+0xfc>
40004b8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
40004b8c:	4630      	mov	r0, r6
40004b8e:	462a      	mov	r2, r5
40004b90:	e88d 0810 	stmia.w	sp, {r4, fp}
40004b94:	9103      	str	r1, [sp, #12]
40004b96:	9302      	str	r3, [sp, #8]
40004b98:	463b      	mov	r3, r7
40004b9a:	9104      	str	r1, [sp, #16]
40004b9c:	f7ff fea2 	bl	400048e4 <ddr3TipBusAccess>
40004ba0:	4c0f      	ldr	r4, [pc, #60]	; (40004be0 <mvHwsDdr3TipBUSRead+0x104>)
40004ba2:	4601      	mov	r1, r0
40004ba4:	6020      	str	r0, [r4, #0]
40004ba6:	b960      	cbnz	r0, 40004bc2 <mvHwsDdr3TipBUSRead+0xe6>
40004ba8:	ab09      	add	r3, sp, #36	; 0x24
40004baa:	4630      	mov	r0, r6
40004bac:	9300      	str	r3, [sp, #0]
40004bae:	462a      	mov	r2, r5
40004bb0:	f04f 33ff 	mov.w	r3, #4294967295
40004bb4:	9301      	str	r3, [sp, #4]
40004bb6:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40004bba:	f7ff fe83 	bl	400048c4 <mvHwsDdr3TipIFRead>
40004bbe:	6020      	str	r0, [r4, #0]
40004bc0:	b118      	cbz	r0, 40004bca <mvHwsDdr3TipBUSRead+0xee>
40004bc2:	f007 f983 	bl	4000becc <gtBreakOnFail>
40004bc6:	6820      	ldr	r0, [r4, #0]
40004bc8:	e006      	b.n	40004bd8 <mvHwsDdr3TipBUSRead+0xfc>
40004bca:	aa0a      	add	r2, sp, #40	; 0x28
40004bcc:	eb02 0585 	add.w	r5, r2, r5, lsl #2
40004bd0:	9a16      	ldr	r2, [sp, #88]	; 0x58
40004bd2:	f835 3c04 	ldrh.w	r3, [r5, #-4]
40004bd6:	6013      	str	r3, [r2, #0]
40004bd8:	b00b      	add	sp, #44	; 0x2c
40004bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004bde:	bf00      	nop
40004be0:	40020868 	andmi	r0, r2, r8, ror #16
40004be4:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSWrite:

40004be8 <mvHwsDdr3TipBUSWrite>:
mvHwsDdr3TipBUSWrite():
40004be8:	b510      	push	{r4, lr}
40004bea:	b086      	sub	sp, #24
40004bec:	9c08      	ldr	r4, [sp, #32]
40004bee:	9400      	str	r4, [sp, #0]
40004bf0:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
40004bf4:	9401      	str	r4, [sp, #4]
40004bf6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
40004bf8:	9402      	str	r4, [sp, #8]
40004bfa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
40004bfc:	9403      	str	r4, [sp, #12]
40004bfe:	2401      	movs	r4, #1
40004c00:	9404      	str	r4, [sp, #16]
40004c02:	f7ff fe6f 	bl	400048e4 <ddr3TipBusAccess>
40004c06:	4c04      	ldr	r4, [pc, #16]	; (40004c18 <mvHwsDdr3TipBUSWrite+0x30>)
40004c08:	6020      	str	r0, [r4, #0]
40004c0a:	b110      	cbz	r0, 40004c12 <mvHwsDdr3TipBUSWrite+0x2a>
40004c0c:	f007 f95e 	bl	4000becc <gtBreakOnFail>
40004c10:	6820      	ldr	r0, [r4, #0]
40004c12:	b006      	add	sp, #24
40004c14:	bd10      	pop	{r4, pc}
40004c16:	bf00      	nop
40004c18:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBusReadModifyWrite:

40004c1c <ddr3TipBusReadModifyWrite>:
ddr3TipBusReadModifyWrite():
40004c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004c20:	b087      	sub	sp, #28
40004c22:	ad06      	add	r5, sp, #24
40004c24:	461e      	mov	r6, r3
40004c26:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
40004c2a:	2300      	movs	r3, #0
40004c2c:	2901      	cmp	r1, #1
40004c2e:	bf14      	ite	ne
40004c30:	4692      	movne	sl, r2
40004c32:	469a      	moveq	sl, r3
40004c34:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
40004c38:	f8df b090 	ldr.w	fp, [pc, #144]	; 40004ccc <ddr3TipBusReadModifyWrite+0xb0>
40004c3c:	4607      	mov	r7, r0
40004c3e:	f845 3d04 	str.w	r3, [r5, #-4]!
40004c42:	462b      	mov	r3, r5
40004c44:	4654      	mov	r4, sl
40004c46:	4645      	mov	r5, r8
40004c48:	4698      	mov	r8, r3
40004c4a:	f8db 3000 	ldr.w	r3, [fp]
40004c4e:	781b      	ldrb	r3, [r3, #0]
40004c50:	fa43 f304 	asr.w	r3, r3, r4
40004c54:	07d8      	lsls	r0, r3, #31
40004c56:	d52f      	bpl.n	40004cb8 <ddr3TipBusReadModifyWrite+0x9c>
40004c58:	9a11      	ldr	r2, [sp, #68]	; 0x44
40004c5a:	4621      	mov	r1, r4
40004c5c:	4633      	mov	r3, r6
40004c5e:	4638      	mov	r0, r7
40004c60:	9500      	str	r5, [sp, #0]
40004c62:	9201      	str	r2, [sp, #4]
40004c64:	2200      	movs	r2, #0
40004c66:	f8cd 8008 	str.w	r8, [sp, #8]
40004c6a:	f7ff ff37 	bl	40004adc <mvHwsDdr3TipBUSRead>
40004c6e:	4b16      	ldr	r3, [pc, #88]	; (40004cc8 <ddr3TipBusReadModifyWrite+0xac>)
40004c70:	4601      	mov	r1, r0
40004c72:	6018      	str	r0, [r3, #0]
40004c74:	b120      	cbz	r0, 40004c80 <ddr3TipBusReadModifyWrite+0x64>
40004c76:	f007 f929 	bl	4000becc <gtBreakOnFail>
40004c7a:	4a13      	ldr	r2, [pc, #76]	; (40004cc8 <ddr3TipBusReadModifyWrite+0xac>)
40004c7c:	6810      	ldr	r0, [r2, #0]
40004c7e:	e01f      	b.n	40004cc0 <ddr3TipBusReadModifyWrite+0xa4>
40004c80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40004c82:	4638      	mov	r0, r7
40004c84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
40004c86:	ea09 0903 	and.w	r9, r9, r3
40004c8a:	9b05      	ldr	r3, [sp, #20]
40004c8c:	9600      	str	r6, [sp, #0]
40004c8e:	ea23 0302 	bic.w	r3, r3, r2
40004c92:	4622      	mov	r2, r4
40004c94:	ea49 0903 	orr.w	r9, r9, r3
40004c98:	9b11      	ldr	r3, [sp, #68]	; 0x44
40004c9a:	9501      	str	r5, [sp, #4]
40004c9c:	f8cd 900c 	str.w	r9, [sp, #12]
40004ca0:	9302      	str	r3, [sp, #8]
40004ca2:	460b      	mov	r3, r1
40004ca4:	f7ff ffa0 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004ca8:	4a07      	ldr	r2, [pc, #28]	; (40004cc8 <ddr3TipBusReadModifyWrite+0xac>)
40004caa:	6010      	str	r0, [r2, #0]
40004cac:	b120      	cbz	r0, 40004cb8 <ddr3TipBusReadModifyWrite+0x9c>
40004cae:	f007 f90d 	bl	4000becc <gtBreakOnFail>
40004cb2:	4b05      	ldr	r3, [pc, #20]	; (40004cc8 <ddr3TipBusReadModifyWrite+0xac>)
40004cb4:	6818      	ldr	r0, [r3, #0]
40004cb6:	e003      	b.n	40004cc0 <ddr3TipBusReadModifyWrite+0xa4>
40004cb8:	3401      	adds	r4, #1
40004cba:	4554      	cmp	r4, sl
40004cbc:	d9c5      	bls.n	40004c4a <ddr3TipBusReadModifyWrite+0x2e>
40004cbe:	2000      	movs	r0, #0
40004cc0:	b007      	add	sp, #28
40004cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004cc6:	bf00      	nop
40004cc8:	40020868 	andmi	r0, r2, r8, ror #16
40004ccc:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipConfigurePhy:

40004cd0 <ddr3TipConfigurePhy>:
ddr3TipConfigurePhy():
40004cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004cd4:	2102      	movs	r1, #2
40004cd6:	b087      	sub	sp, #28
40004cd8:	4604      	mov	r4, r0
40004cda:	f006 fa5f 	bl	4000b19c <ddr3TipDevAttrGet>
40004cde:	4b74      	ldr	r3, [pc, #464]	; (40004eb0 <ddr3TipConfigurePhy+0x1e0>)
40004ce0:	2200      	movs	r2, #0
40004ce2:	27a4      	movs	r7, #164	; 0xa4
40004ce4:	9200      	str	r2, [sp, #0]
40004ce6:	9201      	str	r2, [sp, #4]
40004ce8:	9702      	str	r7, [sp, #8]
40004cea:	6819      	ldr	r1, [r3, #0]
40004cec:	4b71      	ldr	r3, [pc, #452]	; (40004eb4 <ddr3TipConfigurePhy+0x1e4>)
40004cee:	f001 017f 	and.w	r1, r1, #127	; 0x7f
40004cf2:	4e71      	ldr	r6, [pc, #452]	; (40004eb8 <ddr3TipConfigurePhy+0x1e8>)
40004cf4:	681b      	ldr	r3, [r3, #0]
40004cf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40004cfa:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40004cfe:	2101      	movs	r1, #1
40004d00:	9303      	str	r3, [sp, #12]
40004d02:	460b      	mov	r3, r1
40004d04:	b2c0      	uxtb	r0, r0
40004d06:	9005      	str	r0, [sp, #20]
40004d08:	4620      	mov	r0, r4
40004d0a:	f7ff ff6d 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004d0e:	4602      	mov	r2, r0
40004d10:	6030      	str	r0, [r6, #0]
40004d12:	2800      	cmp	r0, #0
40004d14:	d168      	bne.n	40004de8 <ddr3TipConfigurePhy+0x118>
40004d16:	4b69      	ldr	r3, [pc, #420]	; (40004ebc <ddr3TipConfigurePhy+0x1ec>)
40004d18:	2501      	movs	r5, #1
40004d1a:	9000      	str	r0, [sp, #0]
40004d1c:	4620      	mov	r0, r4
40004d1e:	9501      	str	r5, [sp, #4]
40004d20:	9702      	str	r7, [sp, #8]
40004d22:	6819      	ldr	r1, [r3, #0]
40004d24:	4b66      	ldr	r3, [pc, #408]	; (40004ec0 <ddr3TipConfigurePhy+0x1f0>)
40004d26:	f001 017f 	and.w	r1, r1, #127	; 0x7f
40004d2a:	681b      	ldr	r3, [r3, #0]
40004d2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40004d30:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40004d34:	4629      	mov	r1, r5
40004d36:	9303      	str	r3, [sp, #12]
40004d38:	462b      	mov	r3, r5
40004d3a:	f7ff ff55 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004d3e:	4602      	mov	r2, r0
40004d40:	6030      	str	r0, [r6, #0]
40004d42:	2800      	cmp	r0, #0
40004d44:	d150      	bne.n	40004de8 <ddr3TipConfigurePhy+0x118>
40004d46:	4b5f      	ldr	r3, [pc, #380]	; (40004ec4 <ddr3TipConfigurePhy+0x1f4>)
40004d48:	27a6      	movs	r7, #166	; 0xa6
40004d4a:	9000      	str	r0, [sp, #0]
40004d4c:	9001      	str	r0, [sp, #4]
40004d4e:	4620      	mov	r0, r4
40004d50:	9702      	str	r7, [sp, #8]
40004d52:	6819      	ldr	r1, [r3, #0]
40004d54:	4b5c      	ldr	r3, [pc, #368]	; (40004ec8 <ddr3TipConfigurePhy+0x1f8>)
40004d56:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40004d5a:	681b      	ldr	r3, [r3, #0]
40004d5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40004d60:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40004d64:	4629      	mov	r1, r5
40004d66:	9303      	str	r3, [sp, #12]
40004d68:	462b      	mov	r3, r5
40004d6a:	f7ff ff3d 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004d6e:	4602      	mov	r2, r0
40004d70:	6030      	str	r0, [r6, #0]
40004d72:	2800      	cmp	r0, #0
40004d74:	d138      	bne.n	40004de8 <ddr3TipConfigurePhy+0x118>
40004d76:	4b55      	ldr	r3, [pc, #340]	; (40004ecc <ddr3TipConfigurePhy+0x1fc>)
40004d78:	4620      	mov	r0, r4
40004d7a:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
40004d7e:	6819      	ldr	r1, [r3, #0]
40004d80:	4b53      	ldr	r3, [pc, #332]	; (40004ed0 <ddr3TipConfigurePhy+0x200>)
40004d82:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40004d86:	681b      	ldr	r3, [r3, #0]
40004d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40004d8c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40004d90:	4629      	mov	r1, r5
40004d92:	9303      	str	r3, [sp, #12]
40004d94:	462b      	mov	r3, r5
40004d96:	f7ff ff27 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004d9a:	4602      	mov	r2, r0
40004d9c:	6030      	str	r0, [r6, #0]
40004d9e:	bb18      	cbnz	r0, 40004de8 <ddr3TipConfigurePhy+0x118>
40004da0:	9000      	str	r0, [sp, #0]
40004da2:	23a9      	movs	r3, #169	; 0xa9
40004da4:	9001      	str	r0, [sp, #4]
40004da6:	4629      	mov	r1, r5
40004da8:	9302      	str	r3, [sp, #8]
40004daa:	462b      	mov	r3, r5
40004dac:	9003      	str	r0, [sp, #12]
40004dae:	4620      	mov	r0, r4
40004db0:	f7ff ff1a 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004db4:	4602      	mov	r2, r0
40004db6:	6030      	str	r0, [r6, #0]
40004db8:	b9b0      	cbnz	r0, 40004de8 <ddr3TipConfigurePhy+0x118>
40004dba:	9000      	str	r0, [sp, #0]
40004dbc:	4629      	mov	r1, r5
40004dbe:	9001      	str	r0, [sp, #4]
40004dc0:	462b      	mov	r3, r5
40004dc2:	9003      	str	r0, [sp, #12]
40004dc4:	4620      	mov	r0, r4
40004dc6:	27a2      	movs	r7, #162	; 0xa2
40004dc8:	9702      	str	r7, [sp, #8]
40004dca:	f7ff ff0d 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004dce:	4602      	mov	r2, r0
40004dd0:	6030      	str	r0, [r6, #0]
40004dd2:	b948      	cbnz	r0, 40004de8 <ddr3TipConfigurePhy+0x118>
40004dd4:	9003      	str	r0, [sp, #12]
40004dd6:	4629      	mov	r1, r5
40004dd8:	4620      	mov	r0, r4
40004dda:	462b      	mov	r3, r5
40004ddc:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
40004de0:	f7ff ff02 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004de4:	6030      	str	r0, [r6, #0]
40004de6:	b118      	cbz	r0, 40004df0 <ddr3TipConfigurePhy+0x120>
40004de8:	f007 f870 	bl	4000becc <gtBreakOnFail>
40004dec:	6830      	ldr	r0, [r6, #0]
40004dee:	e05b      	b.n	40004ea8 <ddr3TipConfigurePhy+0x1d8>
40004df0:	4f38      	ldr	r7, [pc, #224]	; (40004ed4 <ddr3TipConfigurePhy+0x204>)
40004df2:	683b      	ldr	r3, [r7, #0]
40004df4:	781b      	ldrb	r3, [r3, #0]
40004df6:	07da      	lsls	r2, r3, #31
40004df8:	d53c      	bpl.n	40004e74 <ddr3TipConfigurePhy+0x1a4>
40004dfa:	4605      	mov	r5, r0
40004dfc:	f04f 09a8 	mov.w	r9, #168	; 0xa8
40004e00:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 40004ed8 <ddr3TipConfigurePhy+0x208>
40004e04:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 40004edc <ddr3TipConfigurePhy+0x20c>
40004e08:	e031      	b.n	40004e6e <ddr3TipConfigurePhy+0x19e>
40004e0a:	683b      	ldr	r3, [r7, #0]
40004e0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004e10:	fa43 f305 	asr.w	r3, r3, r5
40004e14:	07db      	lsls	r3, r3, #31
40004e16:	d529      	bpl.n	40004e6c <ddr3TipConfigurePhy+0x19c>
40004e18:	f8da 2000 	ldr.w	r2, [sl]
40004e1c:	2100      	movs	r1, #0
40004e1e:	2300      	movs	r3, #0
40004e20:	e88d 0208 	stmia.w	sp, {r3, r9}
40004e24:	f8db 3000 	ldr.w	r3, [fp]
40004e28:	4620      	mov	r0, r4
40004e2a:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40004eb8 <ddr3TipConfigurePhy+0x1e8>
40004e2e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40004e32:	460a      	mov	r2, r1
40004e34:	9302      	str	r3, [sp, #8]
40004e36:	2377      	movs	r3, #119	; 0x77
40004e38:	9303      	str	r3, [sp, #12]
40004e3a:	462b      	mov	r3, r5
40004e3c:	f7ff feee 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40004e40:	4601      	mov	r1, r0
40004e42:	6030      	str	r0, [r6, #0]
40004e44:	b968      	cbnz	r0, 40004e62 <ddr3TipConfigurePhy+0x192>
40004e46:	2301      	movs	r3, #1
40004e48:	4620      	mov	r0, r4
40004e4a:	e88d 0208 	stmia.w	sp, {r3, r9}
40004e4e:	460a      	mov	r2, r1
40004e50:	2304      	movs	r3, #4
40004e52:	9302      	str	r3, [sp, #8]
40004e54:	2307      	movs	r3, #7
40004e56:	9303      	str	r3, [sp, #12]
40004e58:	462b      	mov	r3, r5
40004e5a:	f7ff fedf 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40004e5e:	6030      	str	r0, [r6, #0]
40004e60:	b120      	cbz	r0, 40004e6c <ddr3TipConfigurePhy+0x19c>
40004e62:	f007 f833 	bl	4000becc <gtBreakOnFail>
40004e66:	f8d8 0000 	ldr.w	r0, [r8]
40004e6a:	e01d      	b.n	40004ea8 <ddr3TipConfigurePhy+0x1d8>
40004e6c:	3501      	adds	r5, #1
40004e6e:	9b05      	ldr	r3, [sp, #20]
40004e70:	429d      	cmp	r5, r3
40004e72:	d3ca      	bcc.n	40004e0a <ddr3TipConfigurePhy+0x13a>
40004e74:	2101      	movs	r1, #1
40004e76:	4620      	mov	r0, r4
40004e78:	f006 f990 	bl	4000b19c <ddr3TipDevAttrGet>
40004e7c:	1e02      	subs	r2, r0, #0
40004e7e:	d112      	bne.n	40004ea6 <ddr3TipConfigurePhy+0x1d6>
40004e80:	2101      	movs	r1, #1
40004e82:	2390      	movs	r3, #144	; 0x90
40004e84:	4620      	mov	r0, r4
40004e86:	9302      	str	r3, [sp, #8]
40004e88:	f246 0302 	movw	r3, #24578	; 0x6002
40004e8c:	9303      	str	r3, [sp, #12]
40004e8e:	460b      	mov	r3, r1
40004e90:	9200      	str	r2, [sp, #0]
40004e92:	9201      	str	r2, [sp, #4]
40004e94:	f7ff fea8 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40004e98:	4c07      	ldr	r4, [pc, #28]	; (40004eb8 <ddr3TipConfigurePhy+0x1e8>)
40004e9a:	6020      	str	r0, [r4, #0]
40004e9c:	b120      	cbz	r0, 40004ea8 <ddr3TipConfigurePhy+0x1d8>
40004e9e:	f007 f815 	bl	4000becc <gtBreakOnFail>
40004ea2:	6820      	ldr	r0, [r4, #0]
40004ea4:	e000      	b.n	40004ea8 <ddr3TipConfigurePhy+0x1d8>
40004ea6:	2000      	movs	r0, #0
40004ea8:	b007      	add	sp, #28
40004eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004eae:	bf00      	nop
40004eb0:	400145c0 	andmi	r4, r1, r0, asr #11
40004eb4:	400145b8 			; <UNDEFINED> instruction: 0x400145b8
40004eb8:	40020868 	andmi	r0, r2, r8, ror #16
40004ebc:	40014610 	andmi	r4, r1, r0, lsl r6
40004ec0:	400145b4 			; <UNDEFINED> instruction: 0x400145b4
40004ec4:	40014600 	andmi	r4, r1, r0, lsl #12
40004ec8:	40014594 	mulmi	r1, r4, r5
40004ecc:	4001459c 	mulmi	r1, ip, r5
40004ed0:	400145bc 			; <UNDEFINED> instruction: 0x400145bc
40004ed4:	400205d8 	ldrdmi	r0, [r2], -r8
40004ed8:	400145c4 	andmi	r4, r1, r4, asr #11
40004edc:	400145b0 			; <UNDEFINED> instruction: 0x400145b0

Disassembly of section .text.AdllCalibration:

40004ee0 <AdllCalibration>:
AdllCalibration():
40004ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004ee4:	b089      	sub	sp, #36	; 0x24
40004ee6:	460e      	mov	r6, r1
40004ee8:	2102      	movs	r1, #2
40004eea:	4604      	mov	r4, r0
40004eec:	4615      	mov	r5, r2
40004eee:	9305      	str	r3, [sp, #20]
40004ef0:	f006 f954 	bl	4000b19c <ddr3TipDevAttrGet>
40004ef4:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
40004ef8:	2300      	movs	r3, #0
40004efa:	4631      	mov	r1, r6
40004efc:	e88d 0108 	stmia.w	sp, {r3, r8}
40004f00:	462a      	mov	r2, r5
40004f02:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004f06:	4f8b      	ldr	r7, [pc, #556]	; (40005134 <AdllCalibration+0x254>)
40004f08:	b2c0      	uxtb	r0, r0
40004f0a:	9004      	str	r0, [sp, #16]
40004f0c:	4620      	mov	r0, r4
40004f0e:	f7ff fa2f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004f12:	6038      	str	r0, [r7, #0]
40004f14:	2800      	cmp	r0, #0
40004f16:	f040 8107 	bne.w	40005128 <AdllCalibration+0x248>
40004f1a:	4b87      	ldr	r3, [pc, #540]	; (40005138 <AdllCalibration+0x258>)
40004f1c:	fa5f fb84 	uxtb.w	fp, r4
40004f20:	4621      	mov	r1, r4
40004f22:	220a      	movs	r2, #10
40004f24:	4658      	mov	r0, fp
40004f26:	681b      	ldr	r3, [r3, #0]
40004f28:	4798      	blx	r3
40004f2a:	6038      	str	r0, [r7, #0]
40004f2c:	2800      	cmp	r0, #0
40004f2e:	f040 80fb 	bne.w	40005128 <AdllCalibration+0x248>
40004f32:	4620      	mov	r0, r4
40004f34:	4631      	mov	r1, r6
40004f36:	462a      	mov	r2, r5
40004f38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004f3c:	f8cd 8000 	str.w	r8, [sp]
40004f40:	f8cd 8004 	str.w	r8, [sp, #4]
40004f44:	f7ff fa14 	bl	40004370 <mvHwsDdr3TipIFWrite>
40004f48:	6038      	str	r0, [r7, #0]
40004f4a:	2800      	cmp	r0, #0
40004f4c:	f040 80ec 	bne.w	40005128 <AdllCalibration+0x248>
40004f50:	4b7a      	ldr	r3, [pc, #488]	; (4000513c <AdllCalibration+0x25c>)
40004f52:	222c      	movs	r2, #44	; 0x2c
40004f54:	4658      	mov	r0, fp
40004f56:	9905      	ldr	r1, [sp, #20]
40004f58:	fb02 3304 	mla	r3, r2, r4, r3
40004f5c:	aa07      	add	r2, sp, #28
40004f5e:	68db      	ldr	r3, [r3, #12]
40004f60:	4798      	blx	r3
40004f62:	6038      	str	r0, [r7, #0]
40004f64:	2800      	cmp	r0, #0
40004f66:	d035      	beq.n	40004fd4 <AdllCalibration+0xf4>
40004f68:	e0de      	b.n	40005128 <AdllCalibration+0x248>
40004f6a:	f8da 3000 	ldr.w	r3, [sl]
40004f6e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004f72:	fa43 f308 	asr.w	r3, r3, r8
40004f76:	07d8      	lsls	r0, r3, #31
40004f78:	d529      	bpl.n	40004fce <AdllCalibration+0xee>
40004f7a:	2200      	movs	r2, #0
40004f7c:	2392      	movs	r3, #146	; 0x92
40004f7e:	e88d 000c 	stmia.w	sp, {r2, r3}
40004f82:	4620      	mov	r0, r4
40004f84:	f89d 301d 	ldrb.w	r3, [sp, #29]
40004f88:	4631      	mov	r1, r6
40004f8a:	462a      	mov	r2, r5
40004f8c:	4f69      	ldr	r7, [pc, #420]	; (40005134 <AdllCalibration+0x254>)
40004f8e:	021b      	lsls	r3, r3, #8
40004f90:	9302      	str	r3, [sp, #8]
40004f92:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40004f96:	9303      	str	r3, [sp, #12]
40004f98:	4643      	mov	r3, r8
40004f9a:	f7ff fe3f 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40004f9e:	f8c9 0000 	str.w	r0, [r9]
40004fa2:	2800      	cmp	r0, #0
40004fa4:	f040 80c0 	bne.w	40005128 <AdllCalibration+0x248>
40004fa8:	2394      	movs	r3, #148	; 0x94
40004faa:	9301      	str	r3, [sp, #4]
40004fac:	f89d 301e 	ldrb.w	r3, [sp, #30]
40004fb0:	4631      	mov	r1, r6
40004fb2:	9000      	str	r0, [sp, #0]
40004fb4:	462a      	mov	r2, r5
40004fb6:	4620      	mov	r0, r4
40004fb8:	9302      	str	r3, [sp, #8]
40004fba:	2307      	movs	r3, #7
40004fbc:	9303      	str	r3, [sp, #12]
40004fbe:	4643      	mov	r3, r8
40004fc0:	f7ff fe2c 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40004fc4:	f8c9 0000 	str.w	r0, [r9]
40004fc8:	2800      	cmp	r0, #0
40004fca:	f040 80ad 	bne.w	40005128 <AdllCalibration+0x248>
40004fce:	f108 0801 	add.w	r8, r8, #1
40004fd2:	e003      	b.n	40004fdc <AdllCalibration+0xfc>
40004fd4:	f8df a178 	ldr.w	sl, [pc, #376]	; 40005150 <AdllCalibration+0x270>
40004fd8:	4680      	mov	r8, r0
40004fda:	46b9      	mov	r9, r7
40004fdc:	9b04      	ldr	r3, [sp, #16]
40004fde:	4598      	cmp	r8, r3
40004fe0:	d3c3      	bcc.n	40004f6a <AdllCalibration+0x8a>
40004fe2:	2700      	movs	r7, #0
40004fe4:	f04f 0801 	mov.w	r8, #1
40004fe8:	f8df 9148 	ldr.w	r9, [pc, #328]	; 40005134 <AdllCalibration+0x254>
40004fec:	e02d      	b.n	4000504a <AdllCalibration+0x16a>
40004fee:	f89d 301d 	ldrb.w	r3, [sp, #29]
40004ff2:	2292      	movs	r2, #146	; 0x92
40004ff4:	2100      	movs	r1, #0
40004ff6:	9201      	str	r2, [sp, #4]
40004ff8:	4620      	mov	r0, r4
40004ffa:	462a      	mov	r2, r5
40004ffc:	021b      	lsls	r3, r3, #8
40004ffe:	9302      	str	r3, [sp, #8]
40005000:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40005004:	9303      	str	r3, [sp, #12]
40005006:	463b      	mov	r3, r7
40005008:	f8cd 8000 	str.w	r8, [sp]
4000500c:	f7ff fe06 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40005010:	f8df a120 	ldr.w	sl, [pc, #288]	; 40005134 <AdllCalibration+0x254>
40005014:	4601      	mov	r1, r0
40005016:	f8c9 0000 	str.w	r0, [r9]
4000501a:	b980      	cbnz	r0, 4000503e <AdllCalibration+0x15e>
4000501c:	2394      	movs	r3, #148	; 0x94
4000501e:	9301      	str	r3, [sp, #4]
40005020:	f89d 301e 	ldrb.w	r3, [sp, #30]
40005024:	4620      	mov	r0, r4
40005026:	462a      	mov	r2, r5
40005028:	f8cd 8000 	str.w	r8, [sp]
4000502c:	9302      	str	r3, [sp, #8]
4000502e:	2307      	movs	r3, #7
40005030:	9303      	str	r3, [sp, #12]
40005032:	463b      	mov	r3, r7
40005034:	f7ff fdf2 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40005038:	f8c9 0000 	str.w	r0, [r9]
4000503c:	b120      	cbz	r0, 40005048 <AdllCalibration+0x168>
4000503e:	f006 ff45 	bl	4000becc <gtBreakOnFail>
40005042:	f8da 0000 	ldr.w	r0, [sl]
40005046:	e072      	b.n	4000512e <AdllCalibration+0x24e>
40005048:	3701      	adds	r7, #1
4000504a:	9b04      	ldr	r3, [sp, #16]
4000504c:	429f      	cmp	r7, r3
4000504e:	d1ce      	bne.n	40004fee <AdllCalibration+0x10e>
40005050:	2300      	movs	r3, #0
40005052:	f04f 4840 	mov.w	r8, #3221225472	; 0xc0000000
40005056:	4620      	mov	r0, r4
40005058:	e88d 0108 	stmia.w	sp, {r3, r8}
4000505c:	4631      	mov	r1, r6
4000505e:	462a      	mov	r2, r5
40005060:	f241 53ec 	movw	r3, #5612	; 0x15ec
40005064:	4f33      	ldr	r7, [pc, #204]	; (40005134 <AdllCalibration+0x254>)
40005066:	f7ff f983 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000506a:	4681      	mov	r9, r0
4000506c:	6038      	str	r0, [r7, #0]
4000506e:	2800      	cmp	r0, #0
40005070:	d15a      	bne.n	40005128 <AdllCalibration+0x248>
40005072:	4b33      	ldr	r3, [pc, #204]	; (40005140 <AdllCalibration+0x260>)
40005074:	9a05      	ldr	r2, [sp, #20]
40005076:	6819      	ldr	r1, [r3, #0]
40005078:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
4000507c:	f7fb e816 	blx	400000ac <__aeabi_uidiv>
40005080:	4601      	mov	r1, r0
40005082:	2064      	movs	r0, #100	; 0x64
40005084:	f7fb e812 	blx	400000ac <__aeabi_uidiv>
40005088:	4b2b      	ldr	r3, [pc, #172]	; (40005138 <AdllCalibration+0x258>)
4000508a:	4649      	mov	r1, r9
4000508c:	681b      	ldr	r3, [r3, #0]
4000508e:	4602      	mov	r2, r0
40005090:	4658      	mov	r0, fp
40005092:	4798      	blx	r3
40005094:	6038      	str	r0, [r7, #0]
40005096:	2800      	cmp	r0, #0
40005098:	d146      	bne.n	40005128 <AdllCalibration+0x248>
4000509a:	4620      	mov	r0, r4
4000509c:	4631      	mov	r1, r6
4000509e:	462a      	mov	r2, r5
400050a0:	f241 53ec 	movw	r3, #5612	; 0x15ec
400050a4:	f8cd 8000 	str.w	r8, [sp]
400050a8:	f8cd 8004 	str.w	r8, [sp, #4]
400050ac:	f7ff f960 	bl	40004370 <mvHwsDdr3TipIFWrite>
400050b0:	6038      	str	r0, [r7, #0]
400050b2:	2800      	cmp	r0, #0
400050b4:	d138      	bne.n	40005128 <AdllCalibration+0x248>
400050b6:	f241 6274 	movw	r2, #5748	; 0x1674
400050ba:	9201      	str	r2, [sp, #4]
400050bc:	4a21      	ldr	r2, [pc, #132]	; (40005144 <AdllCalibration+0x264>)
400050be:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
400050c2:	4620      	mov	r0, r4
400050c4:	4631      	mov	r1, r6
400050c6:	9300      	str	r3, [sp, #0]
400050c8:	9202      	str	r2, [sp, #8]
400050ca:	462a      	mov	r2, r5
400050cc:	f7ff fcb0 	bl	40004a30 <ddr3TipIfPolling>
400050d0:	b130      	cbz	r0, 400050e0 <AdllCalibration+0x200>
400050d2:	4b1d      	ldr	r3, [pc, #116]	; (40005148 <AdllCalibration+0x268>)
400050d4:	781b      	ldrb	r3, [r3, #0]
400050d6:	2b03      	cmp	r3, #3
400050d8:	d802      	bhi.n	400050e0 <AdllCalibration+0x200>
400050da:	481c      	ldr	r0, [pc, #112]	; (4000514c <AdllCalibration+0x26c>)
400050dc:	f009 fa46 	bl	4000e56c <mvPrintf>
400050e0:	2300      	movs	r3, #0
400050e2:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
400050e6:	4620      	mov	r0, r4
400050e8:	e88d 0108 	stmia.w	sp, {r3, r8}
400050ec:	4631      	mov	r1, r6
400050ee:	462a      	mov	r2, r5
400050f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400050f4:	4f0f      	ldr	r7, [pc, #60]	; (40005134 <AdllCalibration+0x254>)
400050f6:	f7ff f93b 	bl	40004370 <mvHwsDdr3TipIFWrite>
400050fa:	6038      	str	r0, [r7, #0]
400050fc:	b9a0      	cbnz	r0, 40005128 <AdllCalibration+0x248>
400050fe:	4b0e      	ldr	r3, [pc, #56]	; (40005138 <AdllCalibration+0x258>)
40005100:	4658      	mov	r0, fp
40005102:	4621      	mov	r1, r4
40005104:	220a      	movs	r2, #10
40005106:	681b      	ldr	r3, [r3, #0]
40005108:	4798      	blx	r3
4000510a:	6038      	str	r0, [r7, #0]
4000510c:	b960      	cbnz	r0, 40005128 <AdllCalibration+0x248>
4000510e:	4620      	mov	r0, r4
40005110:	4631      	mov	r1, r6
40005112:	462a      	mov	r2, r5
40005114:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005118:	f8cd 8000 	str.w	r8, [sp]
4000511c:	f8cd 8004 	str.w	r8, [sp, #4]
40005120:	f7ff f926 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005124:	6038      	str	r0, [r7, #0]
40005126:	b110      	cbz	r0, 4000512e <AdllCalibration+0x24e>
40005128:	f006 fed0 	bl	4000becc <gtBreakOnFail>
4000512c:	6838      	ldr	r0, [r7, #0]
4000512e:	b009      	add	sp, #36	; 0x24
40005130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005134:	40020868 	andmi	r0, r2, r8, ror #16
40005138:	40014f14 	andmi	r4, r1, r4, lsl pc
4000513c:	4002058c 	andmi	r0, r2, ip, lsl #11
40005140:	40014a58 	andmi	r4, r1, r8, asr sl
40005144:	000f4240 	andeq	r4, pc, r0, asr #4
40005148:	40014579 	andmi	r4, r1, r9, ror r5
4000514c:	4000ffaf 	andmi	pc, r0, pc, lsr #31
40005150:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipGetFirstActiveIf:

40005154 <ddr3TipGetFirstActiveIf>:
ddr3TipGetFirstActiveIf():
40005154:	4b05      	ldr	r3, [pc, #20]	; (4000516c <ddr3TipGetFirstActiveIf+0x18>)
40005156:	681b      	ldr	r3, [r3, #0]
40005158:	781b      	ldrb	r3, [r3, #0]
4000515a:	07d8      	lsls	r0, r3, #31
4000515c:	d503      	bpl.n	40005166 <ddr3TipGetFirstActiveIf+0x12>
4000515e:	07cb      	lsls	r3, r1, #31
40005160:	d501      	bpl.n	40005166 <ddr3TipGetFirstActiveIf+0x12>
40005162:	2300      	movs	r3, #0
40005164:	6013      	str	r3, [r2, #0]
40005166:	2000      	movs	r0, #0
40005168:	4770      	bx	lr
4000516a:	bf00      	nop
4000516c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipLoadTopologyMap:

40005170 <mvHwsDdr3TipLoadTopologyMap>:
mvHwsDdr3TipLoadTopologyMap():
40005170:	b573      	push	{r0, r1, r4, r5, r6, lr}
40005172:	460c      	mov	r4, r1
40005174:	2102      	movs	r1, #2
40005176:	4606      	mov	r6, r0
40005178:	f006 f810 	bl	4000b19c <ddr3TipDevAttrGet>
4000517c:	4621      	mov	r1, r4
4000517e:	4c2a      	ldr	r4, [pc, #168]	; (40005228 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
40005180:	4605      	mov	r5, r0
40005182:	4630      	mov	r0, r6
40005184:	f005 fff0 	bl	4000b168 <ddr3TipSetTopologyMap>
40005188:	4630      	mov	r0, r6
4000518a:	f005 ffe7 	bl	4000b15c <ddr3TipGetTopologyMap>
4000518e:	4a27      	ldr	r2, [pc, #156]	; (4000522c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
40005190:	4603      	mov	r3, r0
40005192:	6020      	str	r0, [r4, #0]
40005194:	b2f0      	uxtb	r0, r6
40005196:	7819      	ldrb	r1, [r3, #0]
40005198:	f7ff ffdc 	bl	40005154 <ddr3TipGetFirstActiveIf>
4000519c:	4e24      	ldr	r6, [pc, #144]	; (40005230 <mvHwsDdr3TipLoadTopologyMap+0xc0>)
4000519e:	6030      	str	r0, [r6, #0]
400051a0:	b118      	cbz	r0, 400051aa <mvHwsDdr3TipLoadTopologyMap+0x3a>
400051a2:	f006 fe93 	bl	4000becc <gtBreakOnFail>
400051a6:	6830      	ldr	r0, [r6, #0]
400051a8:	e03d      	b.n	40005226 <mvHwsDdr3TipLoadTopologyMap+0xb6>
400051aa:	4b22      	ldr	r3, [pc, #136]	; (40005234 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
400051ac:	781b      	ldrb	r3, [r3, #0]
400051ae:	2b01      	cmp	r3, #1
400051b0:	d805      	bhi.n	400051be <mvHwsDdr3TipLoadTopologyMap+0x4e>
400051b2:	6823      	ldr	r3, [r4, #0]
400051b4:	b2ea      	uxtb	r2, r5
400051b6:	4820      	ldr	r0, [pc, #128]	; (40005238 <mvHwsDdr3TipLoadTopologyMap+0xc8>)
400051b8:	7819      	ldrb	r1, [r3, #0]
400051ba:	f009 f9d7 	bl	4000e56c <mvPrintf>
400051be:	6822      	ldr	r2, [r4, #0]
400051c0:	7810      	ldrb	r0, [r2, #0]
400051c2:	f010 0001 	ands.w	r0, r0, #1
400051c6:	d02e      	beq.n	40005226 <mvHwsDdr3TipLoadTopologyMap+0xb6>
400051c8:	4b18      	ldr	r3, [pc, #96]	; (4000522c <mvHwsDdr3TipLoadTopologyMap+0xbc>)
400051ca:	2158      	movs	r1, #88	; 0x58
400051cc:	f892 5054 	ldrb.w	r5, [r2, #84]	; 0x54
400051d0:	681b      	ldr	r3, [r3, #0]
400051d2:	fb01 2303 	mla	r3, r1, r3, r2
400051d6:	f893 4057 	ldrb.w	r4, [r3, #87]	; 0x57
400051da:	4b16      	ldr	r3, [pc, #88]	; (40005234 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
400051dc:	781b      	ldrb	r3, [r3, #0]
400051de:	2b01      	cmp	r3, #1
400051e0:	d80b      	bhi.n	400051fa <mvHwsDdr3TipLoadTopologyMap+0x8a>
400051e2:	f892 3059 	ldrb.w	r3, [r2, #89]	; 0x59
400051e6:	4629      	mov	r1, r5
400051e8:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
400051ec:	4813      	ldr	r0, [pc, #76]	; (4000523c <mvHwsDdr3TipLoadTopologyMap+0xcc>)
400051ee:	9200      	str	r2, [sp, #0]
400051f0:	4a13      	ldr	r2, [pc, #76]	; (40005240 <mvHwsDdr3TipLoadTopologyMap+0xd0>)
400051f2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
400051f6:	f009 f9b9 	bl	4000e56c <mvPrintf>
400051fa:	4b0b      	ldr	r3, [pc, #44]	; (40005228 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
400051fc:	681b      	ldr	r3, [r3, #0]
400051fe:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
40005202:	b92a      	cbnz	r2, 40005210 <mvHwsDdr3TipLoadTopologyMap+0xa0>
40005204:	490f      	ldr	r1, [pc, #60]	; (40005244 <mvHwsDdr3TipLoadTopologyMap+0xd4>)
40005206:	eb04 1205 	add.w	r2, r4, r5, lsl #4
4000520a:	5c8a      	ldrb	r2, [r1, r2]
4000520c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
40005210:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
40005214:	b930      	cbnz	r0, 40005224 <mvHwsDdr3TipLoadTopologyMap+0xb4>
40005216:	4a0c      	ldr	r2, [pc, #48]	; (40005248 <mvHwsDdr3TipLoadTopologyMap+0xd8>)
40005218:	eb04 1405 	add.w	r4, r4, r5, lsl #4
4000521c:	5d12      	ldrb	r2, [r2, r4]
4000521e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
40005222:	e000      	b.n	40005226 <mvHwsDdr3TipLoadTopologyMap+0xb6>
40005224:	2000      	movs	r0, #0
40005226:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40005228:	400205d8 	ldrdmi	r0, [r2], -r8
4000522c:	40020980 	andmi	r0, r2, r0, lsl #19
40005230:	40020868 	andmi	r0, r2, r8, ror #16
40005234:	40014579 	andmi	r4, r1, r9, ror r5
40005238:	4000ffcc 	andmi	pc, r0, ip, asr #31
4000523c:	4000fffb 	strdmi	pc, [r0], -fp
40005240:	40014a58 	andmi	r4, r1, r8, asr sl
40005244:	40014cf1 	strdmi	r4, [r1], -r1
40005248:	40014a98 	mulmi	r1, r8, sl

Disassembly of section .text.ddr3TipWriteMRSCmd:

4000524c <ddr3TipWriteMRSCmd>:
ddr3TipWriteMRSCmd():
4000524c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000524e:	b085      	sub	sp, #20
40005250:	4616      	mov	r6, r2
40005252:	f241 54d8 	movw	r4, #5592	; 0x15d8
40005256:	9300      	str	r3, [sp, #0]
40005258:	460f      	mov	r7, r1
4000525a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000525c:	2101      	movs	r1, #1
4000525e:	2200      	movs	r2, #0
40005260:	4605      	mov	r5, r0
40005262:	9301      	str	r3, [sp, #4]
40005264:	f241 53d4 	movw	r3, #5588	; 0x15d4
40005268:	2e04      	cmp	r6, #4
4000526a:	bf18      	it	ne
4000526c:	4623      	movne	r3, r4
4000526e:	4c1e      	ldr	r4, [pc, #120]	; (400052e8 <ddr3TipWriteMRSCmd+0x9c>)
40005270:	f7ff f87e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005274:	4601      	mov	r1, r0
40005276:	6020      	str	r0, [r4, #0]
40005278:	b998      	cbnz	r0, 400052a2 <ddr3TipWriteMRSCmd+0x56>
4000527a:	4b1c      	ldr	r3, [pc, #112]	; (400052ec <ddr3TipWriteMRSCmd+0xa0>)
4000527c:	681b      	ldr	r3, [r3, #0]
4000527e:	781b      	ldrb	r3, [r3, #0]
40005280:	07db      	lsls	r3, r3, #31
40005282:	d512      	bpl.n	400052aa <ddr3TipWriteMRSCmd+0x5e>
40005284:	683b      	ldr	r3, [r7, #0]
40005286:	4628      	mov	r0, r5
40005288:	460a      	mov	r2, r1
4000528a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
4000528e:	f640 731f 	movw	r3, #3871	; 0xf1f
40005292:	9301      	str	r3, [sp, #4]
40005294:	f241 4318 	movw	r3, #5144	; 0x1418
40005298:	9600      	str	r6, [sp, #0]
4000529a:	f7ff f869 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000529e:	6020      	str	r0, [r4, #0]
400052a0:	b118      	cbz	r0, 400052aa <ddr3TipWriteMRSCmd+0x5e>
400052a2:	f006 fe13 	bl	4000becc <gtBreakOnFail>
400052a6:	6820      	ldr	r0, [r4, #0]
400052a8:	e01c      	b.n	400052e4 <ddr3TipWriteMRSCmd+0x98>
400052aa:	4b10      	ldr	r3, [pc, #64]	; (400052ec <ddr3TipWriteMRSCmd+0xa0>)
400052ac:	681b      	ldr	r3, [r3, #0]
400052ae:	7818      	ldrb	r0, [r3, #0]
400052b0:	f010 0001 	ands.w	r0, r0, #1
400052b4:	d016      	beq.n	400052e4 <ddr3TipWriteMRSCmd+0x98>
400052b6:	f8df e040 	ldr.w	lr, [pc, #64]	; 400052f8 <ddr3TipWriteMRSCmd+0xac>
400052ba:	2100      	movs	r1, #0
400052bc:	201f      	movs	r0, #31
400052be:	f241 4318 	movw	r3, #5144	; 0x1418
400052c2:	460a      	mov	r2, r1
400052c4:	e88d 4009 	stmia.w	sp, {r0, r3, lr}
400052c8:	4628      	mov	r0, r5
400052ca:	460b      	mov	r3, r1
400052cc:	f7ff fbb0 	bl	40004a30 <ddr3TipIfPolling>
400052d0:	2800      	cmp	r0, #0
400052d2:	d007      	beq.n	400052e4 <ddr3TipWriteMRSCmd+0x98>
400052d4:	4b06      	ldr	r3, [pc, #24]	; (400052f0 <ddr3TipWriteMRSCmd+0xa4>)
400052d6:	781b      	ldrb	r3, [r3, #0]
400052d8:	2b03      	cmp	r3, #3
400052da:	d802      	bhi.n	400052e2 <ddr3TipWriteMRSCmd+0x96>
400052dc:	4805      	ldr	r0, [pc, #20]	; (400052f4 <ddr3TipWriteMRSCmd+0xa8>)
400052de:	f009 f945 	bl	4000e56c <mvPrintf>
400052e2:	2000      	movs	r0, #0
400052e4:	b005      	add	sp, #20
400052e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
400052e8:	40020868 	andmi	r0, r2, r8, ror #16
400052ec:	400205d8 	ldrdmi	r0, [r2], -r8
400052f0:	40014579 	andmi	r4, r1, r9, ror r5
400052f4:	40010023 	andmi	r0, r1, r3, lsr #32
400052f8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipFreqSet:

400052fc <ddr3TipFreqSet>:
ddr3TipFreqSet():
400052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005300:	b097      	sub	sp, #92	; 0x5c
40005302:	4604      	mov	r4, r0
40005304:	460e      	mov	r6, r1
40005306:	4615      	mov	r5, r2
40005308:	4699      	mov	r9, r3
4000530a:	f005 ff27 	bl	4000b15c <ddr3TipGetTopologyMap>
4000530e:	4b5a      	ldr	r3, [pc, #360]	; (40005478 <ddr3TipFreqSet+0x17c>)
40005310:	2102      	movs	r1, #2
40005312:	781a      	ldrb	r2, [r3, #0]
40005314:	4b59      	ldr	r3, [pc, #356]	; (4000547c <ddr3TipFreqSet+0x180>)
40005316:	18d3      	adds	r3, r2, r3
40005318:	9310      	str	r3, [sp, #64]	; 0x40
4000531a:	900a      	str	r0, [sp, #40]	; 0x28
4000531c:	4620      	mov	r0, r4
4000531e:	f005 ff3d 	bl	4000b19c <ddr3TipDevAttrGet>
40005322:	4b57      	ldr	r3, [pc, #348]	; (40005480 <ddr3TipFreqSet+0x184>)
40005324:	781b      	ldrb	r3, [r3, #0]
40005326:	2b01      	cmp	r3, #1
40005328:	b2c0      	uxtb	r0, r0
4000532a:	900f      	str	r0, [sp, #60]	; 0x3c
4000532c:	d807      	bhi.n	4000533e <ddr3TipFreqSet+0x42>
4000532e:	4855      	ldr	r0, [pc, #340]	; (40005484 <ddr3TipFreqSet+0x188>)
40005330:	4621      	mov	r1, r4
40005332:	4632      	mov	r2, r6
40005334:	462b      	mov	r3, r5
40005336:	f8cd 9000 	str.w	r9, [sp]
4000533a:	f009 f917 	bl	4000e56c <mvPrintf>
4000533e:	f1d9 0701 	rsbs	r7, r9, #1
40005342:	bf38      	it	cc
40005344:	2700      	movcc	r7, #0
40005346:	9709      	str	r7, [sp, #36]	; 0x24
40005348:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000534a:	2e01      	cmp	r6, #1
4000534c:	bf08      	it	eq
4000534e:	2500      	moveq	r5, #0
40005350:	950e      	str	r5, [sp, #56]	; 0x38
40005352:	783b      	ldrb	r3, [r7, #0]
40005354:	07da      	lsls	r2, r3, #31
40005356:	d50e      	bpl.n	40005376 <ddr3TipFreqSet+0x7a>
40005358:	ab16      	add	r3, sp, #88	; 0x58
4000535a:	220f      	movs	r2, #15
4000535c:	4947      	ldr	r1, [pc, #284]	; (4000547c <ddr3TipFreqSet+0x180>)
4000535e:	2001      	movs	r0, #1
40005360:	f843 2d08 	str.w	r2, [r3, #-8]!
40005364:	4a44      	ldr	r2, [pc, #272]	; (40005478 <ddr3TipFreqSet+0x17c>)
40005366:	7812      	ldrb	r2, [r2, #0]
40005368:	5488      	strb	r0, [r1, r2]
4000536a:	4620      	mov	r0, r4
4000536c:	4a46      	ldr	r2, [pc, #280]	; (40005488 <ddr3TipFreqSet+0x18c>)
4000536e:	2100      	movs	r1, #0
40005370:	6812      	ldr	r2, [r2, #0]
40005372:	f004 f91b 	bl	400095ac <ddr3TipCalcCsMask>
40005376:	980e      	ldr	r0, [sp, #56]	; 0x38
40005378:	2358      	movs	r3, #88	; 0x58
4000537a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000537c:	46cb      	mov	fp, r9
4000537e:	46b1      	mov	r9, r6
40005380:	4605      	mov	r5, r0
40005382:	fb03 7300 	mla	r3, r3, r0, r7
40005386:	4f41      	ldr	r7, [pc, #260]	; (4000548c <ddr3TipFreqSet+0x190>)
40005388:	3304      	adds	r3, #4
4000538a:	9306      	str	r3, [sp, #24]
4000538c:	232c      	movs	r3, #44	; 0x2c
4000538e:	4363      	muls	r3, r4
40005390:	18ff      	adds	r7, r7, r3
40005392:	930d      	str	r3, [sp, #52]	; 0x34
40005394:	9711      	str	r7, [sp, #68]	; 0x44
40005396:	9f0a      	ldr	r7, [sp, #40]	; 0x28
40005398:	783b      	ldrb	r3, [r7, #0]
4000539a:	fa43 f305 	asr.w	r3, r3, r5
4000539e:	07db      	lsls	r3, r3, #31
400053a0:	f140 849f 	bpl.w	40005ce2 <ddr3TipFreqSet+0x9e6>
400053a4:	9f10      	ldr	r7, [sp, #64]	; 0x40
400053a6:	2301      	movs	r3, #1
400053a8:	557b      	strb	r3, [r7, r5]
400053aa:	9f06      	ldr	r7, [sp, #24]
400053ac:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
400053b0:	f897 6050 	ldrb.w	r6, [r7, #80]	; 0x50
400053b4:	455b      	cmp	r3, fp
400053b6:	d107      	bne.n	400053c8 <ddr3TipFreqSet+0xcc>
400053b8:	f897 7055 	ldrb.w	r7, [r7, #85]	; 0x55
400053bc:	9707      	str	r7, [sp, #28]
400053be:	9f06      	ldr	r7, [sp, #24]
400053c0:	f897 7054 	ldrb.w	r7, [r7, #84]	; 0x54
400053c4:	9708      	str	r7, [sp, #32]
400053c6:	e007      	b.n	400053d8 <ddr3TipFreqSet+0xdc>
400053c8:	4a31      	ldr	r2, [pc, #196]	; (40005490 <ddr3TipFreqSet+0x194>)
400053ca:	eb0b 1306 	add.w	r3, fp, r6, lsl #4
400053ce:	5cd2      	ldrb	r2, [r2, r3]
400053d0:	9207      	str	r2, [sp, #28]
400053d2:	4a30      	ldr	r2, [pc, #192]	; (40005494 <ddr3TipFreqSet+0x198>)
400053d4:	5cd2      	ldrb	r2, [r2, r3]
400053d6:	9208      	str	r2, [sp, #32]
400053d8:	4829      	ldr	r0, [pc, #164]	; (40005480 <ddr3TipFreqSet+0x184>)
400053da:	7803      	ldrb	r3, [r0, #0]
400053dc:	2b01      	cmp	r3, #1
400053de:	d808      	bhi.n	400053f2 <ddr3TipFreqSet+0xf6>
400053e0:	482d      	ldr	r0, [pc, #180]	; (40005498 <ddr3TipFreqSet+0x19c>)
400053e2:	4621      	mov	r1, r4
400053e4:	464a      	mov	r2, r9
400053e6:	462b      	mov	r3, r5
400053e8:	f8cd b000 	str.w	fp, [sp]
400053ec:	9601      	str	r6, [sp, #4]
400053ee:	f009 f8bd 	bl	4000e56c <mvPrintf>
400053f2:	4b27      	ldr	r3, [pc, #156]	; (40005490 <ddr3TipFreqSet+0x194>)
400053f4:	2700      	movs	r7, #0
400053f6:	eb03 1806 	add.w	r8, r3, r6, lsl #4
400053fa:	4921      	ldr	r1, [pc, #132]	; (40005480 <ddr3TipFreqSet+0x184>)
400053fc:	780b      	ldrb	r3, [r1, #0]
400053fe:	2b01      	cmp	r3, #1
40005400:	d804      	bhi.n	4000540c <ddr3TipFreqSet+0x110>
40005402:	4826      	ldr	r0, [pc, #152]	; (4000549c <ddr3TipFreqSet+0x1a0>)
40005404:	f818 1007 	ldrb.w	r1, [r8, r7]
40005408:	f009 f8b0 	bl	4000e56c <mvPrintf>
4000540c:	3701      	adds	r7, #1
4000540e:	2f10      	cmp	r7, #16
40005410:	d1f3      	bne.n	400053fa <ddr3TipFreqSet+0xfe>
40005412:	4a1b      	ldr	r2, [pc, #108]	; (40005480 <ddr3TipFreqSet+0x184>)
40005414:	7813      	ldrb	r3, [r2, #0]
40005416:	2b01      	cmp	r3, #1
40005418:	d802      	bhi.n	40005420 <ddr3TipFreqSet+0x124>
4000541a:	4821      	ldr	r0, [pc, #132]	; (400054a0 <ddr3TipFreqSet+0x1a4>)
4000541c:	f009 f8a6 	bl	4000e56c <mvPrintf>
40005420:	2300      	movs	r3, #0
40005422:	9f06      	ldr	r7, [sp, #24]
40005424:	930c      	str	r3, [sp, #48]	; 0x30
40005426:	1f3a      	subs	r2, r7, #4
40005428:	4619      	mov	r1, r3
4000542a:	e00b      	b.n	40005444 <ddr3TipFreqSet+0x148>
4000542c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000542e:	f897 005c 	ldrb.w	r0, [r7, #92]	; 0x5c
40005432:	fa40 f003 	asr.w	r0, r0, r3
40005436:	07c7      	lsls	r7, r0, #31
40005438:	d503      	bpl.n	40005442 <ddr3TipFreqSet+0x146>
4000543a:	eb02 1003 	add.w	r0, r2, r3, lsl #4
4000543e:	6880      	ldr	r0, [r0, #8]
40005440:	4301      	orrs	r1, r0
40005442:	3301      	adds	r3, #1
40005444:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
40005446:	42bb      	cmp	r3, r7
40005448:	d3f0      	bcc.n	4000542c <ddr3TipFreqSet+0x130>
4000544a:	910c      	str	r1, [sp, #48]	; 0x30
4000544c:	b179      	cbz	r1, 4000546e <ddr3TipFreqSet+0x172>
4000544e:	2000      	movs	r0, #0
40005450:	2308      	movs	r3, #8
40005452:	4649      	mov	r1, r9
40005454:	e88d 0009 	stmia.w	sp, {r0, r3}
40005458:	462a      	mov	r2, r5
4000545a:	4620      	mov	r0, r4
4000545c:	f241 63d8 	movw	r3, #5848	; 0x16d8
40005460:	4f10      	ldr	r7, [pc, #64]	; (400054a4 <ddr3TipFreqSet+0x1a8>)
40005462:	f7fe ff85 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005466:	6038      	str	r0, [r7, #0]
40005468:	2800      	cmp	r0, #0
4000546a:	f040 8436 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000546e:	9f09      	ldr	r7, [sp, #36]	; 0x24
40005470:	b1d7      	cbz	r7, 400054a8 <ddr3TipFreqSet+0x1ac>
40005472:	9700      	str	r7, [sp, #0]
40005474:	9701      	str	r7, [sp, #4]
40005476:	e01b      	b.n	400054b0 <ddr3TipFreqSet+0x1b4>
40005478:	4002096d 	andmi	r0, r2, sp, ror #18
4000547c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40005480:	40014579 	andmi	r4, r1, r9, ror r5
40005484:	4001003e 	andmi	r0, r1, lr, lsr r0
40005488:	40020968 	andmi	r0, r2, r8, ror #18
4000548c:	4002058c 	andmi	r0, r2, ip, lsl #11
40005490:	40014cf1 	strdmi	r4, [r1], -r1
40005494:	40014a98 	mulmi	r1, r8, sl
40005498:	4001005e 	andmi	r0, r1, lr, asr r0
4000549c:	40011670 	andmi	r1, r1, r0, ror r6
400054a0:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
400054a4:	40020868 	andmi	r0, r2, r8, ror #16
400054a8:	2100      	movs	r1, #0
400054aa:	2301      	movs	r3, #1
400054ac:	e88d 000a 	stmia.w	sp, {r1, r3}
400054b0:	4620      	mov	r0, r4
400054b2:	4649      	mov	r1, r9
400054b4:	462a      	mov	r2, r5
400054b6:	f241 5328 	movw	r3, #5416	; 0x1528
400054ba:	f7fe ff59 	bl	40004370 <mvHwsDdr3TipIFWrite>
400054be:	4f60      	ldr	r7, [pc, #384]	; (40005640 <ddr3TipFreqSet+0x344>)
400054c0:	6038      	str	r0, [r7, #0]
400054c2:	2800      	cmp	r0, #0
400054c4:	f040 8409 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400054c8:	2200      	movs	r2, #0
400054ca:	2301      	movs	r3, #1
400054cc:	4620      	mov	r0, r4
400054ce:	e88d 000c 	stmia.w	sp, {r2, r3}
400054d2:	4649      	mov	r1, r9
400054d4:	462a      	mov	r2, r5
400054d6:	f241 43b0 	movw	r3, #5296	; 0x14b0
400054da:	4f59      	ldr	r7, [pc, #356]	; (40005640 <ddr3TipFreqSet+0x344>)
400054dc:	f7fe ff48 	bl	40004370 <mvHwsDdr3TipIFWrite>
400054e0:	6038      	str	r0, [r7, #0]
400054e2:	2800      	cmp	r0, #0
400054e4:	f040 83f9 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400054e8:	2302      	movs	r3, #2
400054ea:	4620      	mov	r0, r4
400054ec:	9300      	str	r3, [sp, #0]
400054ee:	4649      	mov	r1, r9
400054f0:	9301      	str	r3, [sp, #4]
400054f2:	462a      	mov	r2, r5
400054f4:	f241 5328 	movw	r3, #5416	; 0x1528
400054f8:	f7fe ff3a 	bl	40004370 <mvHwsDdr3TipIFWrite>
400054fc:	6038      	str	r0, [r7, #0]
400054fe:	2800      	cmp	r0, #0
40005500:	f040 83eb 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005504:	9909      	ldr	r1, [sp, #36]	; 0x24
40005506:	2900      	cmp	r1, #0
40005508:	d036      	beq.n	40005578 <ddr3TipFreqSet+0x27c>
4000550a:	9000      	str	r0, [sp, #0]
4000550c:	4649      	mov	r1, r9
4000550e:	4620      	mov	r0, r4
40005510:	462a      	mov	r2, r5
40005512:	f641 0374 	movw	r3, #6260	; 0x1874
40005516:	f44f 7811 	mov.w	r8, #580	; 0x244
4000551a:	f8cd 8004 	str.w	r8, [sp, #4]
4000551e:	f7fe ff27 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005522:	6038      	str	r0, [r7, #0]
40005524:	2800      	cmp	r0, #0
40005526:	f040 83d8 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000552a:	e88d 0101 	stmia.w	sp, {r0, r8}
4000552e:	4649      	mov	r1, r9
40005530:	4620      	mov	r0, r4
40005532:	462a      	mov	r2, r5
40005534:	f641 0384 	movw	r3, #6276	; 0x1884
40005538:	f7fe ff1a 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000553c:	6038      	str	r0, [r7, #0]
4000553e:	2800      	cmp	r0, #0
40005540:	f040 83cb 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005544:	e88d 0101 	stmia.w	sp, {r0, r8}
40005548:	4649      	mov	r1, r9
4000554a:	4620      	mov	r0, r4
4000554c:	462a      	mov	r2, r5
4000554e:	f641 0394 	movw	r3, #6292	; 0x1894
40005552:	f7fe ff0d 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005556:	6038      	str	r0, [r7, #0]
40005558:	2800      	cmp	r0, #0
4000555a:	f040 83be 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000555e:	e88d 0101 	stmia.w	sp, {r0, r8}
40005562:	4649      	mov	r1, r9
40005564:	4620      	mov	r0, r4
40005566:	462a      	mov	r2, r5
40005568:	f641 03a4 	movw	r3, #6308	; 0x18a4
4000556c:	f7fe ff00 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005570:	6038      	str	r0, [r7, #0]
40005572:	2800      	cmp	r0, #0
40005574:	f040 83b1 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005578:	f241 5728 	movw	r7, #5416	; 0x1528
4000557c:	2304      	movs	r3, #4
4000557e:	4649      	mov	r1, r9
40005580:	9300      	str	r3, [sp, #0]
40005582:	9301      	str	r3, [sp, #4]
40005584:	4620      	mov	r0, r4
40005586:	462a      	mov	r2, r5
40005588:	463b      	mov	r3, r7
4000558a:	f7fe fef1 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000558e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 40005640 <ddr3TipFreqSet+0x344>
40005592:	4601      	mov	r1, r0
40005594:	f8ca 0000 	str.w	r0, [sl]
40005598:	2800      	cmp	r0, #0
4000559a:	f040 81ba 	bne.w	40005912 <ddr3TipFreqSet+0x616>
4000559e:	4a29      	ldr	r2, [pc, #164]	; (40005644 <ddr3TipFreqSet+0x348>)
400055a0:	2308      	movs	r3, #8
400055a2:	4620      	mov	r0, r4
400055a4:	e88d 0088 	stmia.w	sp, {r3, r7}
400055a8:	9202      	str	r2, [sp, #8]
400055aa:	462a      	mov	r2, r5
400055ac:	f7ff fa40 	bl	40004a30 <ddr3TipIfPolling>
400055b0:	b130      	cbz	r0, 400055c0 <ddr3TipFreqSet+0x2c4>
400055b2:	4a25      	ldr	r2, [pc, #148]	; (40005648 <ddr3TipFreqSet+0x34c>)
400055b4:	7813      	ldrb	r3, [r2, #0]
400055b6:	2b03      	cmp	r3, #3
400055b8:	d802      	bhi.n	400055c0 <ddr3TipFreqSet+0x2c4>
400055ba:	4824      	ldr	r0, [pc, #144]	; (4000564c <ddr3TipFreqSet+0x350>)
400055bc:	f008 ffd6 	bl	4000e56c <mvPrintf>
400055c0:	4b23      	ldr	r3, [pc, #140]	; (40005650 <ddr3TipFreqSet+0x354>)
400055c2:	681f      	ldr	r7, [r3, #0]
400055c4:	2fff      	cmp	r7, #255	; 0xff
400055c6:	d10e      	bne.n	400055e6 <ddr3TipFreqSet+0x2ea>
400055c8:	4620      	mov	r0, r4
400055ca:	4629      	mov	r1, r5
400055cc:	aa13      	add	r2, sp, #76	; 0x4c
400055ce:	4f1c      	ldr	r7, [pc, #112]	; (40005640 <ddr3TipFreqSet+0x344>)
400055d0:	f7fe fe8a 	bl	400042e8 <mvCalcCsNum>
400055d4:	6038      	str	r0, [r7, #0]
400055d6:	2800      	cmp	r0, #0
400055d8:	f040 837f 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400055dc:	9f13      	ldr	r7, [sp, #76]	; 0x4c
400055de:	f117 37ff 	adds.w	r7, r7, #4294967295
400055e2:	bf18      	it	ne
400055e4:	2701      	movne	r7, #1
400055e6:	210c      	movs	r1, #12
400055e8:	4620      	mov	r0, r4
400055ea:	f005 fdd7 	bl	4000b19c <ddr3TipDevAttrGet>
400055ee:	2801      	cmp	r0, #1
400055f0:	d133      	bne.n	4000565a <ddr3TipFreqSet+0x35e>
400055f2:	980d      	ldr	r0, [sp, #52]	; 0x34
400055f4:	4917      	ldr	r1, [pc, #92]	; (40005654 <ddr3TipFreqSet+0x358>)
400055f6:	180b      	adds	r3, r1, r0
400055f8:	4658      	mov	r0, fp
400055fa:	6a1b      	ldr	r3, [r3, #32]
400055fc:	4798      	blx	r3
400055fe:	f44f 7370 	mov.w	r3, #960	; 0x3c0
40005602:	2801      	cmp	r0, #1
40005604:	d10d      	bne.n	40005622 <ddr3TipFreqSet+0x326>
40005606:	2200      	movs	r2, #0
40005608:	4620      	mov	r0, r4
4000560a:	e88d 000c 	stmia.w	sp, {r2, r3}
4000560e:	4649      	mov	r1, r9
40005610:	462a      	mov	r2, r5
40005612:	f241 4314 	movw	r3, #5140	; 0x1414
40005616:	f7fe feab 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000561a:	4f09      	ldr	r7, [pc, #36]	; (40005640 <ddr3TipFreqSet+0x344>)
4000561c:	6038      	str	r0, [r7, #0]
4000561e:	b1d8      	cbz	r0, 40005658 <ddr3TipFreqSet+0x35c>
40005620:	e35b      	b.n	40005cda <ddr3TipFreqSet+0x9de>
40005622:	9300      	str	r3, [sp, #0]
40005624:	4620      	mov	r0, r4
40005626:	9301      	str	r3, [sp, #4]
40005628:	4649      	mov	r1, r9
4000562a:	462a      	mov	r2, r5
4000562c:	f241 4314 	movw	r3, #5140	; 0x1414
40005630:	f7fe fe9e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005634:	f8df a008 	ldr.w	sl, [pc, #8]	; 40005640 <ddr3TipFreqSet+0x344>
40005638:	f8ca 0000 	str.w	r0, [sl]
4000563c:	b168      	cbz	r0, 4000565a <ddr3TipFreqSet+0x35e>
4000563e:	e168      	b.n	40005912 <ddr3TipFreqSet+0x616>
40005640:	40020868 	andmi	r0, r2, r8, ror #16
40005644:	000f4240 	andeq	r4, pc, r0, asr #4
40005648:	40014579 	andmi	r4, r1, r9, ror r5
4000564c:	40010099 	mulmi	r1, r9, r0
40005650:	40014604 	andmi	r4, r1, r4, lsl #12
40005654:	4002058c 	andmi	r0, r2, ip, lsl #11
40005658:	4607      	mov	r7, r0
4000565a:	2318      	movs	r3, #24
4000565c:	4620      	mov	r0, r4
4000565e:	9301      	str	r3, [sp, #4]
40005660:	4649      	mov	r1, r9
40005662:	462a      	mov	r2, r5
40005664:	f241 4304 	movw	r3, #5124	; 0x1404
40005668:	00ff      	lsls	r7, r7, #3
4000566a:	9700      	str	r7, [sp, #0]
4000566c:	f7fe fe80 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005670:	4fab      	ldr	r7, [pc, #684]	; (40005920 <ddr3TipFreqSet+0x624>)
40005672:	6038      	str	r0, [r7, #0]
40005674:	2800      	cmp	r0, #0
40005676:	f040 8330 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000567a:	980d      	ldr	r0, [sp, #52]	; 0x34
4000567c:	b2e2      	uxtb	r2, r4
4000567e:	49a9      	ldr	r1, [pc, #676]	; (40005924 <ddr3TipFreqSet+0x628>)
40005680:	920b      	str	r2, [sp, #44]	; 0x2c
40005682:	180b      	adds	r3, r1, r0
40005684:	4629      	mov	r1, r5
40005686:	4610      	mov	r0, r2
40005688:	465a      	mov	r2, fp
4000568a:	695b      	ldr	r3, [r3, #20]
4000568c:	4798      	blx	r3
4000568e:	9a06      	ldr	r2, [sp, #24]
40005690:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 40005940 <ddr3TipFreqSet+0x644>
40005694:	f640 733c 	movw	r3, #3900	; 0xf3c
40005698:	9811      	ldr	r0, [sp, #68]	; 0x44
4000569a:	f892 a056 	ldrb.w	sl, [r2, #86]	; 0x56
4000569e:	f641 6278 	movw	r2, #7800	; 0x1e78
400056a2:	f1ba 0f02 	cmp.w	sl, #2
400056a6:	bf14      	ite	ne
400056a8:	4692      	movne	sl, r2
400056aa:	469a      	moveq	sl, r3
400056ac:	f858 202b 	ldr.w	r2, [r8, fp, lsl #2]
400056b0:	6a03      	ldr	r3, [r0, #32]
400056b2:	4658      	mov	r0, fp
400056b4:	9205      	str	r2, [sp, #20]
400056b6:	4798      	blx	r3
400056b8:	9a05      	ldr	r2, [sp, #20]
400056ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
400056be:	fb03 fa0a 	mul.w	sl, r3, sl
400056c2:	4601      	mov	r1, r0
400056c4:	4610      	mov	r0, r2
400056c6:	f7fa ecf2 	blx	400000ac <__aeabi_uidiv>
400056ca:	4601      	mov	r1, r0
400056cc:	4896      	ldr	r0, [pc, #600]	; (40005928 <ddr3TipFreqSet+0x62c>)
400056ce:	f7fa ecee 	blx	400000ac <__aeabi_uidiv>
400056d2:	4601      	mov	r1, r0
400056d4:	4650      	mov	r0, sl
400056d6:	f7fa ecea 	blx	400000ac <__aeabi_uidiv>
400056da:	f647 73ff 	movw	r3, #32767	; 0x7fff
400056de:	4649      	mov	r1, r9
400056e0:	9301      	str	r3, [sp, #4]
400056e2:	462a      	mov	r2, r5
400056e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400056e8:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
400056ec:	9000      	str	r0, [sp, #0]
400056ee:	4620      	mov	r0, r4
400056f0:	f7fe fe3e 	bl	40004370 <mvHwsDdr3TipIFWrite>
400056f4:	6038      	str	r0, [r7, #0]
400056f6:	2800      	cmp	r0, #0
400056f8:	f040 82ef 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400056fc:	9907      	ldr	r1, [sp, #28]
400056fe:	4620      	mov	r0, r4
40005700:	4b8a      	ldr	r3, [pc, #552]	; (4000592c <ddr3TipFreqSet+0x630>)
40005702:	462a      	mov	r2, r5
40005704:	5c5b      	ldrb	r3, [r3, r1]
40005706:	4649      	mov	r1, r9
40005708:	021b      	lsls	r3, r3, #8
4000570a:	9300      	str	r3, [sp, #0]
4000570c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40005710:	9301      	str	r3, [sp, #4]
40005712:	f503 63c5 	add.w	r3, r3, #1576	; 0x628
40005716:	f7fe fe2b 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000571a:	6038      	str	r0, [r7, #0]
4000571c:	2800      	cmp	r0, #0
4000571e:	f040 82dc 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005722:	9a08      	ldr	r2, [sp, #32]
40005724:	4620      	mov	r0, r4
40005726:	4b82      	ldr	r3, [pc, #520]	; (40005930 <ddr3TipFreqSet+0x634>)
40005728:	4649      	mov	r1, r9
4000572a:	5c9b      	ldrb	r3, [r3, r2]
4000572c:	462a      	mov	r2, r5
4000572e:	031b      	lsls	r3, r3, #12
40005730:	9300      	str	r3, [sp, #0]
40005732:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
40005736:	9301      	str	r3, [sp, #4]
40005738:	f241 5328 	movw	r3, #5416	; 0x1528
4000573c:	f7fe fe18 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005740:	6038      	str	r0, [r7, #0]
40005742:	2800      	cmp	r0, #0
40005744:	f040 82c9 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005748:	f858 102b 	ldr.w	r1, [r8, fp, lsl #2]
4000574c:	4876      	ldr	r0, [pc, #472]	; (40005928 <ddr3TipFreqSet+0x62c>)
4000574e:	f7fa ecae 	blx	400000ac <__aeabi_uidiv>
40005752:	210b      	movs	r1, #11
40005754:	4607      	mov	r7, r0
40005756:	4630      	mov	r0, r6
40005758:	f005 faf6 	bl	4000ad48 <speedBinTable>
4000575c:	210b      	movs	r1, #11
4000575e:	4680      	mov	r8, r0
40005760:	4630      	mov	r0, r6
40005762:	f005 faf1 	bl	4000ad48 <speedBinTable>
40005766:	4639      	mov	r1, r7
40005768:	f7fa eca0 	blx	400000ac <__aeabi_uidiv>
4000576c:	f04f 010b 	mov.w	r1, #11
40005770:	4378      	muls	r0, r7
40005772:	4580      	cmp	r8, r0
40005774:	4630      	mov	r0, r6
40005776:	d106      	bne.n	40005786 <ddr3TipFreqSet+0x48a>
40005778:	f005 fae6 	bl	4000ad48 <speedBinTable>
4000577c:	4639      	mov	r1, r7
4000577e:	f7fa ec96 	blx	400000ac <__aeabi_uidiv>
40005782:	3801      	subs	r0, #1
40005784:	e004      	b.n	40005790 <ddr3TipFreqSet+0x494>
40005786:	f005 fadf 	bl	4000ad48 <speedBinTable>
4000578a:	4639      	mov	r1, r7
4000578c:	f7fa ec8e 	blx	400000ac <__aeabi_uidiv>
40005790:	4b68      	ldr	r3, [pc, #416]	; (40005934 <ddr3TipFreqSet+0x638>)
40005792:	4649      	mov	r1, r9
40005794:	462a      	mov	r2, r5
40005796:	4f62      	ldr	r7, [pc, #392]	; (40005920 <ddr3TipFreqSet+0x624>)
40005798:	1818      	adds	r0, r3, r0
4000579a:	7843      	ldrb	r3, [r0, #1]
4000579c:	4620      	mov	r0, r4
4000579e:	041b      	lsls	r3, r3, #16
400057a0:	9300      	str	r3, [sp, #0]
400057a2:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
400057a6:	9301      	str	r3, [sp, #4]
400057a8:	f241 5328 	movw	r3, #5416	; 0x1528
400057ac:	f7fe fde0 	bl	40004370 <mvHwsDdr3TipIFWrite>
400057b0:	6038      	str	r0, [r7, #0]
400057b2:	2800      	cmp	r0, #0
400057b4:	f040 8291 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400057b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
400057ba:	2b00      	cmp	r3, #0
400057bc:	d049      	beq.n	40005852 <ddr3TipFreqSet+0x556>
400057be:	4e5e      	ldr	r6, [pc, #376]	; (40005938 <ddr3TipFreqSet+0x63c>)
400057c0:	4620      	mov	r0, r4
400057c2:	f8df 8180 	ldr.w	r8, [pc, #384]	; 40005944 <ddr3TipFreqSet+0x648>
400057c6:	4649      	mov	r1, r9
400057c8:	f240 2a66 	movw	sl, #614	; 0x266
400057cc:	6832      	ldr	r2, [r6, #0]
400057ce:	f8d8 3000 	ldr.w	r3, [r8]
400057d2:	f8cd a004 	str.w	sl, [sp, #4]
400057d6:	4313      	orrs	r3, r2
400057d8:	462a      	mov	r2, r5
400057da:	9300      	str	r3, [sp, #0]
400057dc:	f641 0374 	movw	r3, #6260	; 0x1874
400057e0:	f7fe fdc6 	bl	40004370 <mvHwsDdr3TipIFWrite>
400057e4:	6038      	str	r0, [r7, #0]
400057e6:	2800      	cmp	r0, #0
400057e8:	f040 8277 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400057ec:	6832      	ldr	r2, [r6, #0]
400057ee:	4620      	mov	r0, r4
400057f0:	f8d8 3000 	ldr.w	r3, [r8]
400057f4:	4649      	mov	r1, r9
400057f6:	4313      	orrs	r3, r2
400057f8:	462a      	mov	r2, r5
400057fa:	e88d 0408 	stmia.w	sp, {r3, sl}
400057fe:	f641 0384 	movw	r3, #6276	; 0x1884
40005802:	f7fe fdb5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005806:	6038      	str	r0, [r7, #0]
40005808:	2800      	cmp	r0, #0
4000580a:	f040 8266 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000580e:	6832      	ldr	r2, [r6, #0]
40005810:	4620      	mov	r0, r4
40005812:	f8d8 3000 	ldr.w	r3, [r8]
40005816:	4649      	mov	r1, r9
40005818:	4313      	orrs	r3, r2
4000581a:	462a      	mov	r2, r5
4000581c:	e88d 0408 	stmia.w	sp, {r3, sl}
40005820:	f641 0394 	movw	r3, #6292	; 0x1894
40005824:	f7fe fda4 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005828:	6038      	str	r0, [r7, #0]
4000582a:	2800      	cmp	r0, #0
4000582c:	f040 8255 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005830:	f8d8 2000 	ldr.w	r2, [r8]
40005834:	4620      	mov	r0, r4
40005836:	6833      	ldr	r3, [r6, #0]
40005838:	4649      	mov	r1, r9
4000583a:	4313      	orrs	r3, r2
4000583c:	462a      	mov	r2, r5
4000583e:	e88d 0408 	stmia.w	sp, {r3, sl}
40005842:	f641 03a4 	movw	r3, #6308	; 0x18a4
40005846:	f7fe fd93 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000584a:	6038      	str	r0, [r7, #0]
4000584c:	2800      	cmp	r0, #0
4000584e:	f040 8244 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005852:	2300      	movs	r3, #0
40005854:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
40005858:	4620      	mov	r0, r4
4000585a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000585e:	4649      	mov	r1, r9
40005860:	462a      	mov	r2, r5
40005862:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005866:	4f2e      	ldr	r7, [pc, #184]	; (40005920 <ddr3TipFreqSet+0x624>)
40005868:	f7fe fd82 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000586c:	6038      	str	r0, [r7, #0]
4000586e:	2800      	cmp	r0, #0
40005870:	f040 8233 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005874:	4b31      	ldr	r3, [pc, #196]	; (4000593c <ddr3TipFreqSet+0x640>)
40005876:	4621      	mov	r1, r4
40005878:	980b      	ldr	r0, [sp, #44]	; 0x2c
4000587a:	220a      	movs	r2, #10
4000587c:	681b      	ldr	r3, [r3, #0]
4000587e:	4798      	blx	r3
40005880:	6038      	str	r0, [r7, #0]
40005882:	2800      	cmp	r0, #0
40005884:	f040 8229 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005888:	4620      	mov	r0, r4
4000588a:	4649      	mov	r1, r9
4000588c:	462a      	mov	r2, r5
4000588e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005892:	9600      	str	r6, [sp, #0]
40005894:	9601      	str	r6, [sp, #4]
40005896:	f7fe fd6b 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000589a:	6038      	str	r0, [r7, #0]
4000589c:	2800      	cmp	r0, #0
4000589e:	f040 821c 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400058a2:	980d      	ldr	r0, [sp, #52]	; 0x34
400058a4:	aa15      	add	r2, sp, #84	; 0x54
400058a6:	491f      	ldr	r1, [pc, #124]	; (40005924 <ddr3TipFreqSet+0x628>)
400058a8:	180b      	adds	r3, r1, r0
400058aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
400058ac:	4659      	mov	r1, fp
400058ae:	68db      	ldr	r3, [r3, #12]
400058b0:	4798      	blx	r3
400058b2:	6038      	str	r0, [r7, #0]
400058b4:	2800      	cmp	r0, #0
400058b6:	d047      	beq.n	40005948 <ddr3TipFreqSet+0x64c>
400058b8:	e20f      	b.n	40005cda <ddr3TipFreqSet+0x9de>
400058ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
400058bc:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
400058c0:	fa43 f306 	asr.w	r3, r3, r6
400058c4:	07db      	lsls	r3, r3, #31
400058c6:	d529      	bpl.n	4000591c <ddr3TipFreqSet+0x620>
400058c8:	2392      	movs	r3, #146	; 0x92
400058ca:	9301      	str	r3, [sp, #4]
400058cc:	f89d 3055 	ldrb.w	r3, [sp, #85]	; 0x55
400058d0:	2100      	movs	r1, #0
400058d2:	4620      	mov	r0, r4
400058d4:	462a      	mov	r2, r5
400058d6:	f8cd 8000 	str.w	r8, [sp]
400058da:	021b      	lsls	r3, r3, #8
400058dc:	9302      	str	r3, [sp, #8]
400058de:	f44f 63e0 	mov.w	r3, #1792	; 0x700
400058e2:	9303      	str	r3, [sp, #12]
400058e4:	4633      	mov	r3, r6
400058e6:	f8df a038 	ldr.w	sl, [pc, #56]	; 40005920 <ddr3TipFreqSet+0x624>
400058ea:	f7ff f997 	bl	40004c1c <ddr3TipBusReadModifyWrite>
400058ee:	4601      	mov	r1, r0
400058f0:	6038      	str	r0, [r7, #0]
400058f2:	b970      	cbnz	r0, 40005912 <ddr3TipFreqSet+0x616>
400058f4:	2394      	movs	r3, #148	; 0x94
400058f6:	9301      	str	r3, [sp, #4]
400058f8:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
400058fc:	462a      	mov	r2, r5
400058fe:	9000      	str	r0, [sp, #0]
40005900:	4620      	mov	r0, r4
40005902:	9302      	str	r3, [sp, #8]
40005904:	2307      	movs	r3, #7
40005906:	9303      	str	r3, [sp, #12]
40005908:	4633      	mov	r3, r6
4000590a:	f7ff f987 	bl	40004c1c <ddr3TipBusReadModifyWrite>
4000590e:	6038      	str	r0, [r7, #0]
40005910:	b120      	cbz	r0, 4000591c <ddr3TipFreqSet+0x620>
40005912:	f006 fadb 	bl	4000becc <gtBreakOnFail>
40005916:	f8da 0000 	ldr.w	r0, [sl]
4000591a:	e1eb      	b.n	40005cf4 <ddr3TipFreqSet+0x9f8>
4000591c:	3601      	adds	r6, #1
4000591e:	e015      	b.n	4000594c <ddr3TipFreqSet+0x650>
40005920:	40020868 	andmi	r0, r2, r8, ror #16
40005924:	4002058c 	andmi	r0, r2, ip, lsl #11
40005928:	000f4240 	andeq	r4, pc, r0, asr #4
4000592c:	40014c7c 	andmi	r4, r1, ip, ror ip
40005930:	40014c18 	andmi	r4, r1, r8, lsl ip
40005934:	40014ce0 	andmi	r4, r1, r0, ror #25
40005938:	400145a0 	andmi	r4, r1, r0, lsr #11
4000593c:	40014f14 	andmi	r4, r1, r4, lsl pc
40005940:	40014a58 	andmi	r4, r1, r8, asr sl
40005944:	400145a4 	andmi	r4, r1, r4, lsr #11
40005948:	4606      	mov	r6, r0
4000594a:	4680      	mov	r8, r0
4000594c:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000594e:	4286      	cmp	r6, r0
40005950:	d3b3      	bcc.n	400058ba <ddr3TipFreqSet+0x5be>
40005952:	2300      	movs	r3, #0
40005954:	f04f 4640 	mov.w	r6, #3221225472	; 0xc0000000
40005958:	4620      	mov	r0, r4
4000595a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000595e:	4649      	mov	r1, r9
40005960:	462a      	mov	r2, r5
40005962:	f241 53ec 	movw	r3, #5612	; 0x15ec
40005966:	4f3d      	ldr	r7, [pc, #244]	; (40005a5c <ddr3TipFreqSet+0x760>)
40005968:	f7fe fd02 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000596c:	4680      	mov	r8, r0
4000596e:	6038      	str	r0, [r7, #0]
40005970:	2800      	cmp	r0, #0
40005972:	f040 81b2 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005976:	4b3a      	ldr	r3, [pc, #232]	; (40005a60 <ddr3TipFreqSet+0x764>)
40005978:	6819      	ldr	r1, [r3, #0]
4000597a:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
4000597e:	f7fa eb96 	blx	400000ac <__aeabi_uidiv>
40005982:	4601      	mov	r1, r0
40005984:	2064      	movs	r0, #100	; 0x64
40005986:	f7fa eb92 	blx	400000ac <__aeabi_uidiv>
4000598a:	4b36      	ldr	r3, [pc, #216]	; (40005a64 <ddr3TipFreqSet+0x768>)
4000598c:	4641      	mov	r1, r8
4000598e:	681b      	ldr	r3, [r3, #0]
40005990:	4602      	mov	r2, r0
40005992:	980b      	ldr	r0, [sp, #44]	; 0x2c
40005994:	4798      	blx	r3
40005996:	6038      	str	r0, [r7, #0]
40005998:	2800      	cmp	r0, #0
4000599a:	f040 819e 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
4000599e:	4649      	mov	r1, r9
400059a0:	4620      	mov	r0, r4
400059a2:	462a      	mov	r2, r5
400059a4:	f241 53ec 	movw	r3, #5612	; 0x15ec
400059a8:	9600      	str	r6, [sp, #0]
400059aa:	9601      	str	r6, [sp, #4]
400059ac:	f7fe fce0 	bl	40004370 <mvHwsDdr3TipIFWrite>
400059b0:	4601      	mov	r1, r0
400059b2:	6038      	str	r0, [r7, #0]
400059b4:	2800      	cmp	r0, #0
400059b6:	f040 8190 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
400059ba:	f241 6274 	movw	r2, #5748	; 0x1674
400059be:	9201      	str	r2, [sp, #4]
400059c0:	4a29      	ldr	r2, [pc, #164]	; (40005a68 <ddr3TipFreqSet+0x76c>)
400059c2:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
400059c6:	4620      	mov	r0, r4
400059c8:	9300      	str	r3, [sp, #0]
400059ca:	9202      	str	r2, [sp, #8]
400059cc:	462a      	mov	r2, r5
400059ce:	f7ff f82f 	bl	40004a30 <ddr3TipIfPolling>
400059d2:	b130      	cbz	r0, 400059e2 <ddr3TipFreqSet+0x6e6>
400059d4:	4925      	ldr	r1, [pc, #148]	; (40005a6c <ddr3TipFreqSet+0x770>)
400059d6:	780b      	ldrb	r3, [r1, #0]
400059d8:	2b03      	cmp	r3, #3
400059da:	d802      	bhi.n	400059e2 <ddr3TipFreqSet+0x6e6>
400059dc:	4824      	ldr	r0, [pc, #144]	; (40005a70 <ddr3TipFreqSet+0x774>)
400059de:	f008 fdc5 	bl	4000e56c <mvPrintf>
400059e2:	2300      	movs	r3, #0
400059e4:	f04f 46c0 	mov.w	r6, #1610612736	; 0x60000000
400059e8:	4620      	mov	r0, r4
400059ea:	e88d 0048 	stmia.w	sp, {r3, r6}
400059ee:	4649      	mov	r1, r9
400059f0:	462a      	mov	r2, r5
400059f2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400059f6:	4f19      	ldr	r7, [pc, #100]	; (40005a5c <ddr3TipFreqSet+0x760>)
400059f8:	f7fe fcba 	bl	40004370 <mvHwsDdr3TipIFWrite>
400059fc:	6038      	str	r0, [r7, #0]
400059fe:	2800      	cmp	r0, #0
40005a00:	f040 816b 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005a04:	4b17      	ldr	r3, [pc, #92]	; (40005a64 <ddr3TipFreqSet+0x768>)
40005a06:	4621      	mov	r1, r4
40005a08:	980b      	ldr	r0, [sp, #44]	; 0x2c
40005a0a:	220a      	movs	r2, #10
40005a0c:	681b      	ldr	r3, [r3, #0]
40005a0e:	4798      	blx	r3
40005a10:	6038      	str	r0, [r7, #0]
40005a12:	2800      	cmp	r0, #0
40005a14:	f040 8161 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005a18:	4620      	mov	r0, r4
40005a1a:	4649      	mov	r1, r9
40005a1c:	462a      	mov	r2, r5
40005a1e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005a22:	9600      	str	r6, [sp, #0]
40005a24:	9601      	str	r6, [sp, #4]
40005a26:	f7fe fca3 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005a2a:	6038      	str	r0, [r7, #0]
40005a2c:	2800      	cmp	r0, #0
40005a2e:	f040 8154 	bne.w	40005cda <ddr3TipFreqSet+0x9de>
40005a32:	465b      	mov	r3, fp
40005a34:	4620      	mov	r0, r4
40005a36:	4649      	mov	r1, r9
40005a38:	462a      	mov	r2, r5
40005a3a:	f7fe fca9 	bl	40004390 <ddr3TipSetTiming>
40005a3e:	4b0d      	ldr	r3, [pc, #52]	; (40005a74 <ddr3TipFreqSet+0x778>)
40005a40:	681b      	ldr	r3, [r3, #0]
40005a42:	b1f3      	cbz	r3, 40005a82 <ddr3TipFreqSet+0x786>
40005a44:	9f09      	ldr	r7, [sp, #36]	; 0x24
40005a46:	b9bf      	cbnz	r7, 40005a78 <ddr3TipFreqSet+0x77c>
40005a48:	4b05      	ldr	r3, [pc, #20]	; (40005a60 <ddr3TipFreqSet+0x764>)
40005a4a:	4807      	ldr	r0, [pc, #28]	; (40005a68 <ddr3TipFreqSet+0x76c>)
40005a4c:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40005a50:	0189      	lsls	r1, r1, #6
40005a52:	f7fa eb2c 	blx	400000ac <__aeabi_uidiv>
40005a56:	4601      	mov	r1, r0
40005a58:	e010      	b.n	40005a7c <ddr3TipFreqSet+0x780>
40005a5a:	bf00      	nop
40005a5c:	40020868 	andmi	r0, r2, r8, ror #16
40005a60:	40014a58 	andmi	r4, r1, r8, asr sl
40005a64:	40014f14 	andmi	r4, r1, r4, lsl pc
40005a68:	000f4240 	andeq	r4, pc, r0, asr #4
40005a6c:	40014579 	andmi	r4, r1, r9, ror r5
40005a70:	400100c0 	andmi	r0, r1, r0, asr #1
40005a74:	40020978 	andmi	r0, r2, r8, ror r9
40005a78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
40005a7c:	4620      	mov	r0, r4
40005a7e:	f005 f913 	bl	4000aca8 <ddr3TipCmdAddrInitDelay>
40005a82:	f241 5628 	movw	r6, #5416	; 0x1528
40005a86:	2000      	movs	r0, #0
40005a88:	2304      	movs	r3, #4
40005a8a:	4649      	mov	r1, r9
40005a8c:	e88d 0009 	stmia.w	sp, {r0, r3}
40005a90:	462a      	mov	r2, r5
40005a92:	4620      	mov	r0, r4
40005a94:	4633      	mov	r3, r6
40005a96:	f7fe fc6b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005a9a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 40005d1c <ddr3TipFreqSet+0xa20>
40005a9e:	4601      	mov	r1, r0
40005aa0:	f8c8 0000 	str.w	r0, [r8]
40005aa4:	2800      	cmp	r0, #0
40005aa6:	f040 80f4 	bne.w	40005c92 <ddr3TipFreqSet+0x996>
40005aaa:	2308      	movs	r3, #8
40005aac:	e88d 0048 	stmia.w	sp, {r3, r6}
40005ab0:	4b92      	ldr	r3, [pc, #584]	; (40005cfc <ddr3TipFreqSet+0xa00>)
40005ab2:	4620      	mov	r0, r4
40005ab4:	462a      	mov	r2, r5
40005ab6:	9302      	str	r3, [sp, #8]
40005ab8:	460b      	mov	r3, r1
40005aba:	f7fe ffb9 	bl	40004a30 <ddr3TipIfPolling>
40005abe:	b130      	cbz	r0, 40005ace <ddr3TipFreqSet+0x7d2>
40005ac0:	488f      	ldr	r0, [pc, #572]	; (40005d00 <ddr3TipFreqSet+0xa04>)
40005ac2:	7803      	ldrb	r3, [r0, #0]
40005ac4:	2b03      	cmp	r3, #3
40005ac6:	d802      	bhi.n	40005ace <ddr3TipFreqSet+0x7d2>
40005ac8:	488e      	ldr	r0, [pc, #568]	; (40005d04 <ddr3TipFreqSet+0xa08>)
40005aca:	f008 fd4f 	bl	4000e56c <mvPrintf>
40005ace:	f241 4618 	movw	r6, #5144	; 0x1418
40005ad2:	2102      	movs	r1, #2
40005ad4:	f640 731f 	movw	r3, #3871	; 0xf1f
40005ad8:	4620      	mov	r0, r4
40005ada:	e88d 000a 	stmia.w	sp, {r1, r3}
40005ade:	462a      	mov	r2, r5
40005ae0:	4649      	mov	r1, r9
40005ae2:	4633      	mov	r3, r6
40005ae4:	f7fe fc44 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005ae8:	f8df 8230 	ldr.w	r8, [pc, #560]	; 40005d1c <ddr3TipFreqSet+0xa20>
40005aec:	4601      	mov	r1, r0
40005aee:	f8c8 0000 	str.w	r0, [r8]
40005af2:	2800      	cmp	r0, #0
40005af4:	f040 80cd 	bne.w	40005c92 <ddr3TipFreqSet+0x996>
40005af8:	231f      	movs	r3, #31
40005afa:	e88d 0048 	stmia.w	sp, {r3, r6}
40005afe:	4b7f      	ldr	r3, [pc, #508]	; (40005cfc <ddr3TipFreqSet+0xa00>)
40005b00:	4620      	mov	r0, r4
40005b02:	462a      	mov	r2, r5
40005b04:	9302      	str	r3, [sp, #8]
40005b06:	460b      	mov	r3, r1
40005b08:	f7fe ff92 	bl	40004a30 <ddr3TipIfPolling>
40005b0c:	b130      	cbz	r0, 40005b1c <ddr3TipFreqSet+0x820>
40005b0e:	497c      	ldr	r1, [pc, #496]	; (40005d00 <ddr3TipFreqSet+0xa04>)
40005b10:	780b      	ldrb	r3, [r1, #0]
40005b12:	2b03      	cmp	r3, #3
40005b14:	d802      	bhi.n	40005b1c <ddr3TipFreqSet+0x820>
40005b16:	487c      	ldr	r0, [pc, #496]	; (40005d08 <ddr3TipFreqSet+0xa0c>)
40005b18:	f008 fd28 	bl	4000e56c <mvPrintf>
40005b1c:	2200      	movs	r2, #0
40005b1e:	2302      	movs	r3, #2
40005b20:	4620      	mov	r0, r4
40005b22:	e88d 000c 	stmia.w	sp, {r2, r3}
40005b26:	4649      	mov	r1, r9
40005b28:	462a      	mov	r2, r5
40005b2a:	f241 5328 	movw	r3, #5416	; 0x1528
40005b2e:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 40005d1c <ddr3TipFreqSet+0xa20>
40005b32:	f7fe fc1d 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005b36:	f8c8 0000 	str.w	r0, [r8]
40005b3a:	2800      	cmp	r0, #0
40005b3c:	f040 80a9 	bne.w	40005c92 <ddr3TipFreqSet+0x996>
40005b40:	4620      	mov	r0, r4
40005b42:	4649      	mov	r1, r9
40005b44:	462a      	mov	r2, r5
40005b46:	f241 43b0 	movw	r3, #5296	; 0x14b0
40005b4a:	2701      	movs	r7, #1
40005b4c:	9700      	str	r7, [sp, #0]
40005b4e:	9701      	str	r7, [sp, #4]
40005b50:	f7fe fc0e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005b54:	f8c8 0000 	str.w	r0, [r8]
40005b58:	2800      	cmp	r0, #0
40005b5a:	f040 809a 	bne.w	40005c92 <ddr3TipFreqSet+0x996>
40005b5e:	9a07      	ldr	r2, [sp, #28]
40005b60:	2174      	movs	r1, #116	; 0x74
40005b62:	486a      	ldr	r0, [pc, #424]	; (40005d0c <ddr3TipFreqSet+0xa10>)
40005b64:	5c83      	ldrb	r3, [r0, r2]
40005b66:	4620      	mov	r0, r4
40005b68:	9101      	str	r1, [sp, #4]
40005b6a:	4649      	mov	r1, r9
40005b6c:	f003 020e 	and.w	r2, r3, #14
40005b70:	f003 0301 	and.w	r3, r3, #1
40005b74:	009b      	lsls	r3, r3, #2
40005b76:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40005b7a:	462a      	mov	r2, r5
40005b7c:	9300      	str	r3, [sp, #0]
40005b7e:	f241 53d0 	movw	r3, #5584	; 0x15d0
40005b82:	f7fe fbf5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005b86:	f8c8 0000 	str.w	r0, [r8]
40005b8a:	2800      	cmp	r0, #0
40005b8c:	f040 8081 	bne.w	40005c92 <ddr3TipFreqSet+0x996>
40005b90:	9b08      	ldr	r3, [sp, #32]
40005b92:	4649      	mov	r1, r9
40005b94:	485e      	ldr	r0, [pc, #376]	; (40005d10 <ddr3TipFreqSet+0xa14>)
40005b96:	f44f 6ac7 	mov.w	sl, #1592	; 0x638
40005b9a:	4e5e      	ldr	r6, [pc, #376]	; (40005d14 <ddr3TipFreqSet+0xa18>)
40005b9c:	5cc2      	ldrb	r2, [r0, r3]
40005b9e:	4620      	mov	r0, r4
40005ba0:	6833      	ldr	r3, [r6, #0]
40005ba2:	f8cd a004 	str.w	sl, [sp, #4]
40005ba6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40005baa:	462a      	mov	r2, r5
40005bac:	9300      	str	r3, [sp, #0]
40005bae:	f241 53d8 	movw	r3, #5592	; 0x15d8
40005bb2:	f7fe fbdd 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005bb6:	f8c8 0000 	str.w	r0, [r8]
40005bba:	2800      	cmp	r0, #0
40005bbc:	d169      	bne.n	40005c92 <ddr3TipFreqSet+0x996>
40005bbe:	9907      	ldr	r1, [sp, #28]
40005bc0:	9a08      	ldr	r2, [sp, #32]
40005bc2:	9807      	ldr	r0, [sp, #28]
40005bc4:	1a8b      	subs	r3, r1, r2
40005bc6:	3106      	adds	r1, #6
40005bc8:	1e42      	subs	r2, r0, #1
40005bca:	4620      	mov	r0, r4
40005bcc:	0312      	lsls	r2, r2, #12
40005bce:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
40005bd2:	1c59      	adds	r1, r3, #1
40005bd4:	3306      	adds	r3, #6
40005bd6:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
40005bda:	4649      	mov	r1, r9
40005bdc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
40005be0:	4b4d      	ldr	r3, [pc, #308]	; (40005d18 <ddr3TipFreqSet+0xa1c>)
40005be2:	9200      	str	r2, [sp, #0]
40005be4:	462a      	mov	r2, r5
40005be6:	9301      	str	r3, [sp, #4]
40005be8:	f241 4328 	movw	r3, #5160	; 0x1428
40005bec:	f7fe fbc0 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005bf0:	f8c8 0000 	str.w	r0, [r8]
40005bf4:	2800      	cmp	r0, #0
40005bf6:	d14c      	bne.n	40005c92 <ddr3TipFreqSet+0x996>
40005bf8:	9908      	ldr	r1, [sp, #32]
40005bfa:	4620      	mov	r0, r4
40005bfc:	1d4b      	adds	r3, r1, #5
40005bfe:	1e4a      	subs	r2, r1, #1
40005c00:	4649      	mov	r1, r9
40005c02:	031b      	lsls	r3, r3, #12
40005c04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40005c08:	462a      	mov	r2, r5
40005c0a:	f043 0391 	orr.w	r3, r3, #145	; 0x91
40005c0e:	9300      	str	r3, [sp, #0]
40005c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
40005c14:	9301      	str	r3, [sp, #4]
40005c16:	f241 437c 	movw	r3, #5244	; 0x147c
40005c1a:	f7fe fba9 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005c1e:	f8c8 0000 	str.w	r0, [r8]
40005c22:	2800      	cmp	r0, #0
40005c24:	d135      	bne.n	40005c92 <ddr3TipFreqSet+0x996>
40005c26:	230f      	movs	r3, #15
40005c28:	462a      	mov	r2, r5
40005c2a:	9300      	str	r3, [sp, #0]
40005c2c:	4620      	mov	r0, r4
40005c2e:	9301      	str	r3, [sp, #4]
40005c30:	4649      	mov	r1, r9
40005c32:	f241 439c 	movw	r3, #5276	; 0x149c
40005c36:	f7fe fb9b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005c3a:	4602      	mov	r2, r0
40005c3c:	f8c8 0000 	str.w	r0, [r8]
40005c40:	bb38      	cbnz	r0, 40005c92 <ddr3TipFreqSet+0x996>
40005c42:	9807      	ldr	r0, [sp, #28]
40005c44:	4931      	ldr	r1, [pc, #196]	; (40005d0c <ddr3TipFreqSet+0xa10>)
40005c46:	5c0b      	ldrb	r3, [r1, r0]
40005c48:	4620      	mov	r0, r4
40005c4a:	f003 010e 	and.w	r1, r3, #14
40005c4e:	f003 0301 	and.w	r3, r3, #1
40005c52:	009b      	lsls	r3, r3, #2
40005c54:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
40005c58:	4639      	mov	r1, r7
40005c5a:	9300      	str	r3, [sp, #0]
40005c5c:	2374      	movs	r3, #116	; 0x74
40005c5e:	9301      	str	r3, [sp, #4]
40005c60:	f241 53d0 	movw	r3, #5584	; 0x15d0
40005c64:	f7fe fb84 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005c68:	f8c8 0000 	str.w	r0, [r8]
40005c6c:	b988      	cbnz	r0, 40005c92 <ddr3TipFreqSet+0x996>
40005c6e:	9808      	ldr	r0, [sp, #32]
40005c70:	2208      	movs	r2, #8
40005c72:	4927      	ldr	r1, [pc, #156]	; (40005d10 <ddr3TipFreqSet+0xa14>)
40005c74:	6836      	ldr	r6, [r6, #0]
40005c76:	5c0b      	ldrb	r3, [r1, r0]
40005c78:	4620      	mov	r0, r4
40005c7a:	a914      	add	r1, sp, #80	; 0x50
40005c7c:	f8cd a000 	str.w	sl, [sp]
40005c80:	ea46 06c3 	orr.w	r6, r6, r3, lsl #3
40005c84:	4633      	mov	r3, r6
40005c86:	f7ff fae1 	bl	4000524c <ddr3TipWriteMRSCmd>
40005c8a:	4602      	mov	r2, r0
40005c8c:	f8c8 0000 	str.w	r0, [r8]
40005c90:	b120      	cbz	r0, 40005c9c <ddr3TipFreqSet+0x9a0>
40005c92:	f006 f91b 	bl	4000becc <gtBreakOnFail>
40005c96:	f8d8 0000 	ldr.w	r0, [r8]
40005c9a:	e02b      	b.n	40005cf4 <ddr3TipFreqSet+0x9f8>
40005c9c:	4620      	mov	r0, r4
40005c9e:	4639      	mov	r1, r7
40005ca0:	f241 53d8 	movw	r3, #5592	; 0x15d8
40005ca4:	e88d 0440 	stmia.w	sp, {r6, sl}
40005ca8:	f7fe fb62 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005cac:	f8c8 0000 	str.w	r0, [r8]
40005cb0:	b120      	cbz	r0, 40005cbc <ddr3TipFreqSet+0x9c0>
40005cb2:	f006 f90b 	bl	4000becc <gtBreakOnFail>
40005cb6:	4b19      	ldr	r3, [pc, #100]	; (40005d1c <ddr3TipFreqSet+0xa20>)
40005cb8:	6818      	ldr	r0, [r3, #0]
40005cba:	e01b      	b.n	40005cf4 <ddr3TipFreqSet+0x9f8>
40005cbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40005cbe:	b182      	cbz	r2, 40005ce2 <ddr3TipFreqSet+0x9e6>
40005cc0:	2308      	movs	r3, #8
40005cc2:	4620      	mov	r0, r4
40005cc4:	9300      	str	r3, [sp, #0]
40005cc6:	4649      	mov	r1, r9
40005cc8:	9301      	str	r3, [sp, #4]
40005cca:	462a      	mov	r2, r5
40005ccc:	f241 63d8 	movw	r3, #5848	; 0x16d8
40005cd0:	4f12      	ldr	r7, [pc, #72]	; (40005d1c <ddr3TipFreqSet+0xa20>)
40005cd2:	f7fe fb4d 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005cd6:	6038      	str	r0, [r7, #0]
40005cd8:	b118      	cbz	r0, 40005ce2 <ddr3TipFreqSet+0x9e6>
40005cda:	f006 f8f7 	bl	4000becc <gtBreakOnFail>
40005cde:	6838      	ldr	r0, [r7, #0]
40005ce0:	e008      	b.n	40005cf4 <ddr3TipFreqSet+0x9f8>
40005ce2:	9f06      	ldr	r7, [sp, #24]
40005ce4:	3501      	adds	r5, #1
40005ce6:	3758      	adds	r7, #88	; 0x58
40005ce8:	9706      	str	r7, [sp, #24]
40005cea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
40005cec:	42bd      	cmp	r5, r7
40005cee:	f67f ab52 	bls.w	40005396 <ddr3TipFreqSet+0x9a>
40005cf2:	2000      	movs	r0, #0
40005cf4:	b017      	add	sp, #92	; 0x5c
40005cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005cfa:	bf00      	nop
40005cfc:	000f4240 	andeq	r4, pc, r0, asr #4
40005d00:	40014579 	andmi	r4, r1, r9, ror r5
40005d04:	400100de 	ldrdmi	r0, [r1], -lr
40005d08:	400100fb 	strdmi	r0, [r1], -fp
40005d0c:	40014c7c 	andmi	r4, r1, ip, ror ip
40005d10:	40014c18 	andmi	r4, r1, r8, lsl ip
40005d14:	40014618 	andmi	r4, r1, r8, lsl r6
40005d18:	000ffff0 	strdeq	pc, [pc], -r0
40005d1c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipResetFifoPtr:

40005d20 <ddr3TipResetFifoPtr>:
ddr3TipResetFifoPtr():
40005d20:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40005d24:	2200      	movs	r2, #0
40005d26:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
40005d2a:	2101      	movs	r1, #1
40005d2c:	e88d 000c 	stmia.w	sp, {r2, r3}
40005d30:	f241 53c8 	movw	r3, #5576	; 0x15c8
40005d34:	4606      	mov	r6, r0
40005d36:	f7fe fb1b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005d3a:	4c2b      	ldr	r4, [pc, #172]	; (40005de8 <ddr3TipResetFifoPtr+0xc8>)
40005d3c:	4602      	mov	r2, r0
40005d3e:	6020      	str	r0, [r4, #0]
40005d40:	2800      	cmp	r0, #0
40005d42:	d14c      	bne.n	40005dde <ddr3TipResetFifoPtr+0xbe>
40005d44:	2501      	movs	r5, #1
40005d46:	4630      	mov	r0, r6
40005d48:	f241 53b8 	movw	r3, #5560	; 0x15b8
40005d4c:	f04f 0809 	mov.w	r8, #9
40005d50:	4629      	mov	r1, r5
40005d52:	e88d 0120 	stmia.w	sp, {r5, r8}
40005d56:	f7fe fb0b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005d5a:	4602      	mov	r2, r0
40005d5c:	6020      	str	r0, [r4, #0]
40005d5e:	2800      	cmp	r0, #0
40005d60:	d13d      	bne.n	40005dde <ddr3TipResetFifoPtr+0xbe>
40005d62:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40005d66:	4630      	mov	r0, r6
40005d68:	9300      	str	r3, [sp, #0]
40005d6a:	4629      	mov	r1, r5
40005d6c:	9301      	str	r3, [sp, #4]
40005d6e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40005d72:	f7fe fafd 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005d76:	4602      	mov	r2, r0
40005d78:	6020      	str	r0, [r4, #0]
40005d7a:	2800      	cmp	r0, #0
40005d7c:	d12f      	bne.n	40005dde <ddr3TipResetFifoPtr+0xbe>
40005d7e:	9000      	str	r0, [sp, #0]
40005d80:	4629      	mov	r1, r5
40005d82:	4630      	mov	r0, r6
40005d84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005d88:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
40005d8c:	9701      	str	r7, [sp, #4]
40005d8e:	f7fe faef 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005d92:	4602      	mov	r2, r0
40005d94:	6020      	str	r0, [r4, #0]
40005d96:	bb10      	cbnz	r0, 40005dde <ddr3TipResetFifoPtr+0xbe>
40005d98:	4630      	mov	r0, r6
40005d9a:	4629      	mov	r1, r5
40005d9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005da0:	9700      	str	r7, [sp, #0]
40005da2:	9701      	str	r7, [sp, #4]
40005da4:	f7fe fae4 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005da8:	4602      	mov	r2, r0
40005daa:	6020      	str	r0, [r4, #0]
40005dac:	b9b8      	cbnz	r0, 40005dde <ddr3TipResetFifoPtr+0xbe>
40005dae:	2308      	movs	r3, #8
40005db0:	4630      	mov	r0, r6
40005db2:	e88d 0108 	stmia.w	sp, {r3, r8}
40005db6:	4629      	mov	r1, r5
40005db8:	f241 53b8 	movw	r3, #5560	; 0x15b8
40005dbc:	f7fe fad8 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005dc0:	4602      	mov	r2, r0
40005dc2:	6020      	str	r0, [r4, #0]
40005dc4:	b958      	cbnz	r0, 40005dde <ddr3TipResetFifoPtr+0xbe>
40005dc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
40005dca:	4630      	mov	r0, r6
40005dcc:	9300      	str	r3, [sp, #0]
40005dce:	4629      	mov	r1, r5
40005dd0:	9301      	str	r3, [sp, #4]
40005dd2:	f241 53b4 	movw	r3, #5556	; 0x15b4
40005dd6:	f7fe facb 	bl	40004370 <mvHwsDdr3TipIFWrite>
40005dda:	6020      	str	r0, [r4, #0]
40005ddc:	b110      	cbz	r0, 40005de4 <ddr3TipResetFifoPtr+0xc4>
40005dde:	f006 f875 	bl	4000becc <gtBreakOnFail>
40005de2:	6820      	ldr	r0, [r4, #0]
40005de4:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
40005de8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDDR3ResetPhyRegs:

40005dec <ddr3TipDDR3ResetPhyRegs>:
ddr3TipDDR3ResetPhyRegs():
40005dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005df0:	2102      	movs	r1, #2
40005df2:	b087      	sub	sp, #28
40005df4:	4605      	mov	r5, r0
40005df6:	f005 f9d1 	bl	4000b19c <ddr3TipDevAttrGet>
40005dfa:	4b76      	ldr	r3, [pc, #472]	; (40005fd4 <ddr3TipDDR3ResetPhyRegs+0x1e8>)
40005dfc:	681a      	ldr	r2, [r3, #0]
40005dfe:	7812      	ldrb	r2, [r2, #0]
40005e00:	b2c0      	uxtb	r0, r0
40005e02:	9005      	str	r0, [sp, #20]
40005e04:	07d0      	lsls	r0, r2, #31
40005e06:	f140 80c7 	bpl.w	40005f98 <ddr3TipDDR3ResetPhyRegs+0x1ac>
40005e0a:	2400      	movs	r4, #0
40005e0c:	4699      	mov	r9, r3
40005e0e:	4f72      	ldr	r7, [pc, #456]	; (40005fd8 <ddr3TipDDR3ResetPhyRegs+0x1ec>)
40005e10:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 40005fe8 <ddr3TipDDR3ResetPhyRegs+0x1fc>
40005e14:	4e71      	ldr	r6, [pc, #452]	; (40005fdc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005e16:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 40005fec <ddr3TipDDR3ResetPhyRegs+0x200>
40005e1a:	e0b9      	b.n	40005f90 <ddr3TipDDR3ResetPhyRegs+0x1a4>
40005e1c:	f8d9 3000 	ldr.w	r3, [r9]
40005e20:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005e24:	fa43 f304 	asr.w	r3, r3, r4
40005e28:	07d9      	lsls	r1, r3, #31
40005e2a:	f140 80b0 	bpl.w	40005f8e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40005e2e:	2100      	movs	r1, #0
40005e30:	9400      	str	r4, [sp, #0]
40005e32:	9101      	str	r1, [sp, #4]
40005e34:	4628      	mov	r0, r5
40005e36:	683b      	ldr	r3, [r7, #0]
40005e38:	460a      	mov	r2, r1
40005e3a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 40005fdc <ddr3TipDDR3ResetPhyRegs+0x1f0>
40005e3e:	009b      	lsls	r3, r3, #2
40005e40:	9302      	str	r3, [sp, #8]
40005e42:	f8da 3000 	ldr.w	r3, [sl]
40005e46:	9303      	str	r3, [sp, #12]
40005e48:	460b      	mov	r3, r1
40005e4a:	f7fe fecd 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005e4e:	4601      	mov	r1, r0
40005e50:	6030      	str	r0, [r6, #0]
40005e52:	2800      	cmp	r0, #0
40005e54:	f040 8096 	bne.w	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005e58:	9001      	str	r0, [sp, #4]
40005e5a:	460a      	mov	r2, r1
40005e5c:	9400      	str	r4, [sp, #0]
40005e5e:	4628      	mov	r0, r5
40005e60:	683b      	ldr	r3, [r7, #0]
40005e62:	009b      	lsls	r3, r3, #2
40005e64:	3302      	adds	r3, #2
40005e66:	9302      	str	r3, [sp, #8]
40005e68:	f8db 3000 	ldr.w	r3, [fp]
40005e6c:	9303      	str	r3, [sp, #12]
40005e6e:	460b      	mov	r3, r1
40005e70:	f7fe feba 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005e74:	4601      	mov	r1, r0
40005e76:	6030      	str	r0, [r6, #0]
40005e78:	2800      	cmp	r0, #0
40005e7a:	f040 8083 	bne.w	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005e7e:	9001      	str	r0, [sp, #4]
40005e80:	4628      	mov	r0, r5
40005e82:	9400      	str	r4, [sp, #0]
40005e84:	683b      	ldr	r3, [r7, #0]
40005e86:	4a56      	ldr	r2, [pc, #344]	; (40005fe0 <ddr3TipDDR3ResetPhyRegs+0x1f4>)
40005e88:	009b      	lsls	r3, r3, #2
40005e8a:	3303      	adds	r3, #3
40005e8c:	9302      	str	r3, [sp, #8]
40005e8e:	6813      	ldr	r3, [r2, #0]
40005e90:	460a      	mov	r2, r1
40005e92:	9303      	str	r3, [sp, #12]
40005e94:	460b      	mov	r3, r1
40005e96:	f7fe fea7 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005e9a:	4601      	mov	r1, r0
40005e9c:	6030      	str	r0, [r6, #0]
40005e9e:	2800      	cmp	r0, #0
40005ea0:	d170      	bne.n	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005ea2:	9001      	str	r0, [sp, #4]
40005ea4:	460a      	mov	r2, r1
40005ea6:	9400      	str	r4, [sp, #0]
40005ea8:	4628      	mov	r0, r5
40005eaa:	683b      	ldr	r3, [r7, #0]
40005eac:	009b      	lsls	r3, r3, #2
40005eae:	3301      	adds	r3, #1
40005eb0:	9302      	str	r3, [sp, #8]
40005eb2:	4b4c      	ldr	r3, [pc, #304]	; (40005fe4 <ddr3TipDDR3ResetPhyRegs+0x1f8>)
40005eb4:	681b      	ldr	r3, [r3, #0]
40005eb6:	9303      	str	r3, [sp, #12]
40005eb8:	460b      	mov	r3, r1
40005eba:	f7fe fe95 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005ebe:	4601      	mov	r1, r0
40005ec0:	6030      	str	r0, [r6, #0]
40005ec2:	2800      	cmp	r0, #0
40005ec4:	d15e      	bne.n	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005ec6:	9001      	str	r0, [sp, #4]
40005ec8:	460a      	mov	r2, r1
40005eca:	9400      	str	r4, [sp, #0]
40005ecc:	683b      	ldr	r3, [r7, #0]
40005ece:	9003      	str	r0, [sp, #12]
40005ed0:	4628      	mov	r0, r5
40005ed2:	011b      	lsls	r3, r3, #4
40005ed4:	331f      	adds	r3, #31
40005ed6:	9302      	str	r3, [sp, #8]
40005ed8:	460b      	mov	r3, r1
40005eda:	f7fe fe85 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005ede:	4601      	mov	r1, r0
40005ee0:	6030      	str	r0, [r6, #0]
40005ee2:	2800      	cmp	r0, #0
40005ee4:	d14e      	bne.n	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005ee6:	9001      	str	r0, [sp, #4]
40005ee8:	460a      	mov	r2, r1
40005eea:	9400      	str	r4, [sp, #0]
40005eec:	683b      	ldr	r3, [r7, #0]
40005eee:	9003      	str	r0, [sp, #12]
40005ef0:	4628      	mov	r0, r5
40005ef2:	011b      	lsls	r3, r3, #4
40005ef4:	335f      	adds	r3, #95	; 0x5f
40005ef6:	9302      	str	r3, [sp, #8]
40005ef8:	460b      	mov	r3, r1
40005efa:	f7fe fe75 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005efe:	4601      	mov	r1, r0
40005f00:	6030      	str	r0, [r6, #0]
40005f02:	2800      	cmp	r0, #0
40005f04:	d13e      	bne.n	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005f06:	9001      	str	r0, [sp, #4]
40005f08:	460a      	mov	r2, r1
40005f0a:	9400      	str	r4, [sp, #0]
40005f0c:	683b      	ldr	r3, [r7, #0]
40005f0e:	9003      	str	r0, [sp, #12]
40005f10:	4628      	mov	r0, r5
40005f12:	011b      	lsls	r3, r3, #4
40005f14:	3314      	adds	r3, #20
40005f16:	9302      	str	r3, [sp, #8]
40005f18:	460b      	mov	r3, r1
40005f1a:	f7fe fe65 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005f1e:	4601      	mov	r1, r0
40005f20:	6030      	str	r0, [r6, #0]
40005f22:	2800      	cmp	r0, #0
40005f24:	d12e      	bne.n	40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005f26:	9001      	str	r0, [sp, #4]
40005f28:	460a      	mov	r2, r1
40005f2a:	9400      	str	r4, [sp, #0]
40005f2c:	683b      	ldr	r3, [r7, #0]
40005f2e:	9003      	str	r0, [sp, #12]
40005f30:	4628      	mov	r0, r5
40005f32:	011b      	lsls	r3, r3, #4
40005f34:	3354      	adds	r3, #84	; 0x54
40005f36:	9302      	str	r3, [sp, #8]
40005f38:	460b      	mov	r3, r1
40005f3a:	f7fe fe55 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005f3e:	6030      	str	r0, [r6, #0]
40005f40:	2800      	cmp	r0, #0
40005f42:	d13b      	bne.n	40005fbc <ddr3TipDDR3ResetPhyRegs+0x1d0>
40005f44:	2100      	movs	r1, #0
40005f46:	9400      	str	r4, [sp, #0]
40005f48:	9101      	str	r1, [sp, #4]
40005f4a:	4628      	mov	r0, r5
40005f4c:	683b      	ldr	r3, [r7, #0]
40005f4e:	460a      	mov	r2, r1
40005f50:	9103      	str	r1, [sp, #12]
40005f52:	f8df 8088 	ldr.w	r8, [pc, #136]	; 40005fdc <ddr3TipDDR3ResetPhyRegs+0x1f0>
40005f56:	011b      	lsls	r3, r3, #4
40005f58:	3315      	adds	r3, #21
40005f5a:	9302      	str	r3, [sp, #8]
40005f5c:	460b      	mov	r3, r1
40005f5e:	f7fe fe43 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005f62:	4601      	mov	r1, r0
40005f64:	6030      	str	r0, [r6, #0]
40005f66:	b968      	cbnz	r0, 40005f84 <ddr3TipDDR3ResetPhyRegs+0x198>
40005f68:	9001      	str	r0, [sp, #4]
40005f6a:	460a      	mov	r2, r1
40005f6c:	9400      	str	r4, [sp, #0]
40005f6e:	683b      	ldr	r3, [r7, #0]
40005f70:	9003      	str	r0, [sp, #12]
40005f72:	4628      	mov	r0, r5
40005f74:	011b      	lsls	r3, r3, #4
40005f76:	3355      	adds	r3, #85	; 0x55
40005f78:	9302      	str	r3, [sp, #8]
40005f7a:	460b      	mov	r3, r1
40005f7c:	f7fe fe34 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005f80:	6030      	str	r0, [r6, #0]
40005f82:	b120      	cbz	r0, 40005f8e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40005f84:	f005 ffa2 	bl	4000becc <gtBreakOnFail>
40005f88:	f8d8 0000 	ldr.w	r0, [r8]
40005f8c:	e01e      	b.n	40005fcc <ddr3TipDDR3ResetPhyRegs+0x1e0>
40005f8e:	3401      	adds	r4, #1
40005f90:	9b05      	ldr	r3, [sp, #20]
40005f92:	429c      	cmp	r4, r3
40005f94:	f4ff af42 	bcc.w	40005e1c <ddr3TipDDR3ResetPhyRegs+0x30>
40005f98:	4f10      	ldr	r7, [pc, #64]	; (40005fdc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005f9a:	24db      	movs	r4, #219	; 0xdb
40005f9c:	2600      	movs	r6, #0
40005f9e:	f240 180b 	movw	r8, #267	; 0x10b
40005fa2:	2101      	movs	r1, #1
40005fa4:	233f      	movs	r3, #63	; 0x3f
40005fa6:	4628      	mov	r0, r5
40005fa8:	9303      	str	r3, [sp, #12]
40005faa:	2200      	movs	r2, #0
40005fac:	460b      	mov	r3, r1
40005fae:	9600      	str	r6, [sp, #0]
40005fb0:	9601      	str	r6, [sp, #4]
40005fb2:	9402      	str	r4, [sp, #8]
40005fb4:	f7fe fe18 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40005fb8:	6038      	str	r0, [r7, #0]
40005fba:	b120      	cbz	r0, 40005fc6 <ddr3TipDDR3ResetPhyRegs+0x1da>
40005fbc:	f005 ff86 	bl	4000becc <gtBreakOnFail>
40005fc0:	4b06      	ldr	r3, [pc, #24]	; (40005fdc <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005fc2:	6818      	ldr	r0, [r3, #0]
40005fc4:	e002      	b.n	40005fcc <ddr3TipDDR3ResetPhyRegs+0x1e0>
40005fc6:	340c      	adds	r4, #12
40005fc8:	4544      	cmp	r4, r8
40005fca:	d1ea      	bne.n	40005fa2 <ddr3TipDDR3ResetPhyRegs+0x1b6>
40005fcc:	b007      	add	sp, #28
40005fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005fd2:	bf00      	nop
40005fd4:	400205d8 	ldrdmi	r0, [r2], -r8
40005fd8:	40020968 	andmi	r0, r2, r8, ror #18
40005fdc:	40020868 	andmi	r0, r2, r8, ror #16
40005fe0:	40014608 	andmi	r4, r1, r8, lsl #12
40005fe4:	400145ac 	andmi	r4, r1, ip, lsr #11
40005fe8:	40020974 	andmi	r0, r2, r4, ror r9
40005fec:	40020988 	andmi	r0, r2, r8, lsl #19

Disassembly of section .text.ddr3TipRestoreDunitRegs:

40005ff0 <ddr3TipRestoreDunitRegs>:
ddr3TipRestoreDunitRegs():
40005ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
40005ff2:	2501      	movs	r5, #1
40005ff4:	2200      	movs	r2, #0
40005ff6:	f241 43cc 	movw	r3, #5324	; 0x14cc
40005ffa:	4629      	mov	r1, r5
40005ffc:	4606      	mov	r6, r0
40005ffe:	9500      	str	r5, [sp, #0]
40006000:	9501      	str	r5, [sp, #4]
40006002:	f7fe f9b5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006006:	4c1f      	ldr	r4, [pc, #124]	; (40006084 <ddr3TipRestoreDunitRegs+0x94>)
40006008:	4602      	mov	r2, r0
4000600a:	6020      	str	r0, [r4, #0]
4000600c:	b9e0      	cbnz	r0, 40006048 <ddr3TipRestoreDunitRegs+0x58>
4000600e:	4b1e      	ldr	r3, [pc, #120]	; (40006088 <ddr3TipRestoreDunitRegs+0x98>)
40006010:	4630      	mov	r0, r6
40006012:	4629      	mov	r1, r5
40006014:	781b      	ldrb	r3, [r3, #0]
40006016:	00db      	lsls	r3, r3, #3
40006018:	9300      	str	r3, [sp, #0]
4000601a:	2318      	movs	r3, #24
4000601c:	9301      	str	r3, [sp, #4]
4000601e:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006022:	f7fe f9a5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006026:	4602      	mov	r2, r0
40006028:	6020      	str	r0, [r4, #0]
4000602a:	b968      	cbnz	r0, 40006048 <ddr3TipRestoreDunitRegs+0x58>
4000602c:	f64f 73ff 	movw	r3, #65535	; 0xffff
40006030:	f04f 3eff 	mov.w	lr, #4294967295
40006034:	4630      	mov	r0, r6
40006036:	e88d 4008 	stmia.w	sp, {r3, lr}
4000603a:	4629      	mov	r1, r5
4000603c:	f241 03fc 	movw	r3, #4348	; 0x10fc
40006040:	f7fe f996 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006044:	6020      	str	r0, [r4, #0]
40006046:	b118      	cbz	r0, 40006050 <ddr3TipRestoreDunitRegs+0x60>
40006048:	f005 ff40 	bl	4000becc <gtBreakOnFail>
4000604c:	6820      	ldr	r0, [r4, #0]
4000604e:	e018      	b.n	40006082 <ddr3TipRestoreDunitRegs+0x92>
40006050:	4d0e      	ldr	r5, [pc, #56]	; (4000608c <ddr3TipRestoreDunitRegs+0x9c>)
40006052:	f505 7719 	add.w	r7, r5, #612	; 0x264
40006056:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000605a:	4630      	mov	r0, r6
4000605c:	2101      	movs	r1, #1
4000605e:	2200      	movs	r2, #0
40006060:	9300      	str	r3, [sp, #0]
40006062:	682b      	ldr	r3, [r5, #0]
40006064:	9301      	str	r3, [sp, #4]
40006066:	f855 3c08 	ldr.w	r3, [r5, #-8]
4000606a:	f7fe f981 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000606e:	6020      	str	r0, [r4, #0]
40006070:	b120      	cbz	r0, 4000607c <ddr3TipRestoreDunitRegs+0x8c>
40006072:	f005 ff2b 	bl	4000becc <gtBreakOnFail>
40006076:	4b03      	ldr	r3, [pc, #12]	; (40006084 <ddr3TipRestoreDunitRegs+0x94>)
40006078:	6818      	ldr	r0, [r3, #0]
4000607a:	e002      	b.n	40006082 <ddr3TipRestoreDunitRegs+0x92>
4000607c:	350c      	adds	r5, #12
4000607e:	42bd      	cmp	r5, r7
40006080:	d1e9      	bne.n	40006056 <ddr3TipRestoreDunitRegs+0x66>
40006082:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
40006084:	40020868 	andmi	r0, r2, r8, ror #16
40006088:	400205e0 	andmi	r0, r2, r0, ror #11
4000608c:	40012060 	andmi	r2, r1, r0, rrx

Disassembly of section .text.ddr3TipAdllRegsBypass:

40006090 <ddr3TipAdllRegsBypass>:
ddr3TipAdllRegsBypass():
40006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006094:	468b      	mov	fp, r1
40006096:	b087      	sub	sp, #28
40006098:	2102      	movs	r1, #2
4000609a:	4606      	mov	r6, r0
4000609c:	4692      	mov	sl, r2
4000609e:	f005 f87d 	bl	4000b19c <ddr3TipDevAttrGet>
400060a2:	4f22      	ldr	r7, [pc, #136]	; (4000612c <ddr3TipAdllRegsBypass+0x9c>)
400060a4:	683b      	ldr	r3, [r7, #0]
400060a6:	b2c0      	uxtb	r0, r0
400060a8:	9005      	str	r0, [sp, #20]
400060aa:	7818      	ldrb	r0, [r3, #0]
400060ac:	f010 0001 	ands.w	r0, r0, #1
400060b0:	d039      	beq.n	40006126 <ddr3TipAdllRegsBypass+0x96>
400060b2:	2400      	movs	r4, #0
400060b4:	4d1e      	ldr	r5, [pc, #120]	; (40006130 <ddr3TipAdllRegsBypass+0xa0>)
400060b6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40006134 <ddr3TipAdllRegsBypass+0xa4>
400060ba:	e030      	b.n	4000611e <ddr3TipAdllRegsBypass+0x8e>
400060bc:	683b      	ldr	r3, [r7, #0]
400060be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400060c2:	fa43 f304 	asr.w	r3, r3, r4
400060c6:	07db      	lsls	r3, r3, #31
400060c8:	d528      	bpl.n	4000611c <ddr3TipAdllRegsBypass+0x8c>
400060ca:	682b      	ldr	r3, [r5, #0]
400060cc:	2100      	movs	r1, #0
400060ce:	4630      	mov	r0, r6
400060d0:	9101      	str	r1, [sp, #4]
400060d2:	460a      	mov	r2, r1
400060d4:	9400      	str	r4, [sp, #0]
400060d6:	009b      	lsls	r3, r3, #2
400060d8:	f8cd b00c 	str.w	fp, [sp, #12]
400060dc:	3301      	adds	r3, #1
400060de:	9302      	str	r3, [sp, #8]
400060e0:	460b      	mov	r3, r1
400060e2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40006134 <ddr3TipAdllRegsBypass+0xa4>
400060e6:	f7fe fd7f 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
400060ea:	4601      	mov	r1, r0
400060ec:	f8c8 0000 	str.w	r0, [r8]
400060f0:	b978      	cbnz	r0, 40006112 <ddr3TipAdllRegsBypass+0x82>
400060f2:	682b      	ldr	r3, [r5, #0]
400060f4:	460a      	mov	r2, r1
400060f6:	9001      	str	r0, [sp, #4]
400060f8:	4630      	mov	r0, r6
400060fa:	9400      	str	r4, [sp, #0]
400060fc:	011b      	lsls	r3, r3, #4
400060fe:	f8cd a00c 	str.w	sl, [sp, #12]
40006102:	331f      	adds	r3, #31
40006104:	9302      	str	r3, [sp, #8]
40006106:	460b      	mov	r3, r1
40006108:	f7fe fd6e 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000610c:	f8c8 0000 	str.w	r0, [r8]
40006110:	b120      	cbz	r0, 4000611c <ddr3TipAdllRegsBypass+0x8c>
40006112:	f005 fedb 	bl	4000becc <gtBreakOnFail>
40006116:	f8d9 0000 	ldr.w	r0, [r9]
4000611a:	e004      	b.n	40006126 <ddr3TipAdllRegsBypass+0x96>
4000611c:	3401      	adds	r4, #1
4000611e:	9b05      	ldr	r3, [sp, #20]
40006120:	429c      	cmp	r4, r3
40006122:	d3cb      	bcc.n	400060bc <ddr3TipAdllRegsBypass+0x2c>
40006124:	2000      	movs	r0, #0
40006126:	b007      	add	sp, #28
40006128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000612c:	400205d8 	ldrdmi	r0, [r2], -r8
40006130:	40020968 	andmi	r0, r2, r8, ror #18
40006134:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipEnableInitSequence:

40006138 <ddr3TipEnableInitSequence>:
ddr3TipEnableInitSequence():
40006138:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
4000613c:	2102      	movs	r1, #2
4000613e:	4606      	mov	r6, r0
40006140:	f005 f82c 	bl	4000b19c <ddr3TipDevAttrGet>
40006144:	2501      	movs	r5, #1
40006146:	2200      	movs	r2, #0
40006148:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000614c:	9500      	str	r5, [sp, #0]
4000614e:	4629      	mov	r1, r5
40006150:	9501      	str	r5, [sp, #4]
40006152:	4f2a      	ldr	r7, [pc, #168]	; (400061fc <ddr3TipEnableInitSequence+0xc4>)
40006154:	fa5f f880 	uxtb.w	r8, r0
40006158:	4630      	mov	r0, r6
4000615a:	f7fe f909 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000615e:	4604      	mov	r4, r0
40006160:	6038      	str	r0, [r7, #0]
40006162:	2800      	cmp	r0, #0
40006164:	d043      	beq.n	400061ee <ddr3TipEnableInitSequence+0xb6>
40006166:	f005 feb1 	bl	4000becc <gtBreakOnFail>
4000616a:	6838      	ldr	r0, [r7, #0]
4000616c:	e03c      	b.n	400061e8 <ddr3TipEnableInitSequence+0xb0>
4000616e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40006172:	9301      	str	r3, [sp, #4]
40006174:	4b22      	ldr	r3, [pc, #136]	; (40006200 <ddr3TipEnableInitSequence+0xc8>)
40006176:	4630      	mov	r0, r6
40006178:	4621      	mov	r1, r4
4000617a:	4622      	mov	r2, r4
4000617c:	9500      	str	r5, [sp, #0]
4000617e:	9302      	str	r3, [sp, #8]
40006180:	4623      	mov	r3, r4
40006182:	f7fe fc55 	bl	40004a30 <ddr3TipIfPolling>
40006186:	1e03      	subs	r3, r0, #0
40006188:	d102      	bne.n	40006190 <ddr3TipEnableInitSequence+0x58>
4000618a:	683a      	ldr	r2, [r7, #0]
4000618c:	461d      	mov	r5, r3
4000618e:	e013      	b.n	400061b8 <ddr3TipEnableInitSequence+0x80>
40006190:	4b1c      	ldr	r3, [pc, #112]	; (40006204 <ddr3TipEnableInitSequence+0xcc>)
40006192:	781b      	ldrb	r3, [r3, #0]
40006194:	2b03      	cmp	r3, #3
40006196:	d826      	bhi.n	400061e6 <ddr3TipEnableInitSequence+0xae>
40006198:	481b      	ldr	r0, [pc, #108]	; (40006208 <ddr3TipEnableInitSequence+0xd0>)
4000619a:	4621      	mov	r1, r4
4000619c:	f008 f9e6 	bl	4000e56c <mvPrintf>
400061a0:	e021      	b.n	400061e6 <ddr3TipEnableInitSequence+0xae>
400061a2:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
400061a6:	fa41 f103 	asr.w	r1, r1, r3
400061aa:	07c9      	lsls	r1, r1, #31
400061ac:	d503      	bpl.n	400061b6 <ddr3TipEnableInitSequence+0x7e>
400061ae:	eb02 1103 	add.w	r1, r2, r3, lsl #4
400061b2:	6889      	ldr	r1, [r1, #8]
400061b4:	430d      	orrs	r5, r1
400061b6:	3301      	adds	r3, #1
400061b8:	4543      	cmp	r3, r8
400061ba:	d3f2      	bcc.n	400061a2 <ddr3TipEnableInitSequence+0x6a>
400061bc:	b19d      	cbz	r5, 400061e6 <ddr3TipEnableInitSequence+0xae>
400061be:	2308      	movs	r3, #8
400061c0:	4630      	mov	r0, r6
400061c2:	9300      	str	r3, [sp, #0]
400061c4:	2101      	movs	r1, #1
400061c6:	9301      	str	r3, [sp, #4]
400061c8:	2200      	movs	r2, #0
400061ca:	f241 63d8 	movw	r3, #5848	; 0x16d8
400061ce:	4c0b      	ldr	r4, [pc, #44]	; (400061fc <ddr3TipEnableInitSequence+0xc4>)
400061d0:	f7fe f8ce 	bl	40004370 <mvHwsDdr3TipIFWrite>
400061d4:	6020      	str	r0, [r4, #0]
400061d6:	b118      	cbz	r0, 400061e0 <ddr3TipEnableInitSequence+0xa8>
400061d8:	f005 fe78 	bl	4000becc <gtBreakOnFail>
400061dc:	6820      	ldr	r0, [r4, #0]
400061de:	e003      	b.n	400061e8 <ddr3TipEnableInitSequence+0xb0>
400061e0:	4605      	mov	r5, r0
400061e2:	e000      	b.n	400061e6 <ddr3TipEnableInitSequence+0xae>
400061e4:	461d      	mov	r5, r3
400061e6:	4628      	mov	r0, r5
400061e8:	b004      	add	sp, #16
400061ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400061ee:	4f07      	ldr	r7, [pc, #28]	; (4000620c <ddr3TipEnableInitSequence+0xd4>)
400061f0:	683b      	ldr	r3, [r7, #0]
400061f2:	781b      	ldrb	r3, [r3, #0]
400061f4:	f013 0301 	ands.w	r3, r3, #1
400061f8:	d0f4      	beq.n	400061e4 <ddr3TipEnableInitSequence+0xac>
400061fa:	e7b8      	b.n	4000616e <ddr3TipEnableInitSequence+0x36>
400061fc:	40020868 	andmi	r0, r2, r8, ror #16
40006200:	000f4240 	andeq	r4, pc, r0, asr #4
40006204:	40014579 	andmi	r4, r1, r9, ror r5
40006208:	40010118 	andmi	r0, r1, r8, lsl r1
4000620c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipInitController:

40006210 <mvHwsDdr3TipInitController>:
mvHwsDdr3TipInitController():
40006210:	4baa      	ldr	r3, [pc, #680]	; (400064bc <mvHwsDdr3TipInitController+0x2ac>)
40006212:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006216:	460e      	mov	r6, r1
40006218:	b089      	sub	sp, #36	; 0x24
4000621a:	2102      	movs	r1, #2
4000621c:	f893 b000 	ldrb.w	fp, [r3]
40006220:	4604      	mov	r4, r0
40006222:	f004 ffbb 	bl	4000b19c <ddr3TipDevAttrGet>
40006226:	4ba6      	ldr	r3, [pc, #664]	; (400064c0 <mvHwsDdr3TipInitController+0x2b0>)
40006228:	781b      	ldrb	r3, [r3, #0]
4000622a:	2b01      	cmp	r3, #1
4000622c:	b2c0      	uxtb	r0, r0
4000622e:	9005      	str	r0, [sp, #20]
40006230:	d804      	bhi.n	4000623c <mvHwsDdr3TipInitController+0x2c>
40006232:	48a4      	ldr	r0, [pc, #656]	; (400064c4 <mvHwsDdr3TipInitController+0x2b4>)
40006234:	6871      	ldr	r1, [r6, #4]
40006236:	6832      	ldr	r2, [r6, #0]
40006238:	f008 f998 	bl	4000e56c <mvPrintf>
4000623c:	68b3      	ldr	r3, [r6, #8]
4000623e:	2b01      	cmp	r3, #1
40006240:	d107      	bne.n	40006252 <mvHwsDdr3TipInitController+0x42>
40006242:	4620      	mov	r0, r4
40006244:	4da0      	ldr	r5, [pc, #640]	; (400064c8 <mvHwsDdr3TipInitController+0x2b8>)
40006246:	f7fe fd43 	bl	40004cd0 <ddr3TipConfigurePhy>
4000624a:	6028      	str	r0, [r5, #0]
4000624c:	2800      	cmp	r0, #0
4000624e:	f040 849e 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
40006252:	4b9e      	ldr	r3, [pc, #632]	; (400064cc <mvHwsDdr3TipInitController+0x2bc>)
40006254:	781b      	ldrb	r3, [r3, #0]
40006256:	2b01      	cmp	r3, #1
40006258:	f040 83b3 	bne.w	400069c2 <mvHwsDdr3TipInitController+0x7b2>
4000625c:	f000 bcb8 	b.w	40006bd0 <mvHwsDdr3TipInitController+0x9c0>
40006260:	4b97      	ldr	r3, [pc, #604]	; (400064c0 <mvHwsDdr3TipInitController+0x2b0>)
40006262:	781b      	ldrb	r3, [r3, #0]
40006264:	2b01      	cmp	r3, #1
40006266:	d803      	bhi.n	40006270 <mvHwsDdr3TipInitController+0x60>
40006268:	4899      	ldr	r0, [pc, #612]	; (400064d0 <mvHwsDdr3TipInitController+0x2c0>)
4000626a:	2100      	movs	r1, #0
4000626c:	f008 f97e 	bl	4000e56c <mvPrintf>
40006270:	4b98      	ldr	r3, [pc, #608]	; (400064d4 <mvHwsDdr3TipInitController+0x2c4>)
40006272:	6819      	ldr	r1, [r3, #0]
40006274:	2300      	movs	r3, #0
40006276:	461a      	mov	r2, r3
40006278:	e00a      	b.n	40006290 <mvHwsDdr3TipInitController+0x80>
4000627a:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000627e:	fa40 f003 	asr.w	r0, r0, r3
40006282:	07c0      	lsls	r0, r0, #31
40006284:	d503      	bpl.n	4000628e <mvHwsDdr3TipInitController+0x7e>
40006286:	eb01 1003 	add.w	r0, r1, r3, lsl #4
4000628a:	6880      	ldr	r0, [r0, #8]
4000628c:	4302      	orrs	r2, r0
4000628e:	3301      	adds	r3, #1
40006290:	9805      	ldr	r0, [sp, #20]
40006292:	4283      	cmp	r3, r0
40006294:	d3f1      	bcc.n	4000627a <mvHwsDdr3TipInitController+0x6a>
40006296:	b172      	cbz	r2, 400062b6 <mvHwsDdr3TipInitController+0xa6>
40006298:	2200      	movs	r2, #0
4000629a:	2308      	movs	r3, #8
4000629c:	4620      	mov	r0, r4
4000629e:	e88d 000c 	stmia.w	sp, {r2, r3}
400062a2:	2101      	movs	r1, #1
400062a4:	f241 63d8 	movw	r3, #5848	; 0x16d8
400062a8:	f7fe f862 	bl	40004370 <mvHwsDdr3TipIFWrite>
400062ac:	4d86      	ldr	r5, [pc, #536]	; (400064c8 <mvHwsDdr3TipInitController+0x2b8>)
400062ae:	6028      	str	r0, [r5, #0]
400062b0:	2800      	cmp	r0, #0
400062b2:	f040 846c 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
400062b6:	4b87      	ldr	r3, [pc, #540]	; (400064d4 <mvHwsDdr3TipInitController+0x2c4>)
400062b8:	4a80      	ldr	r2, [pc, #512]	; (400064bc <mvHwsDdr3TipInitController+0x2ac>)
400062ba:	681b      	ldr	r3, [r3, #0]
400062bc:	f892 b000 	ldrb.w	fp, [r2]
400062c0:	f641 6278 	movw	r2, #7800	; 0x1e78
400062c4:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
400062c8:	f893 9056 	ldrb.w	r9, [r3, #86]	; 0x56
400062cc:	f893 8054 	ldrb.w	r8, [r3, #84]	; 0x54
400062d0:	f640 733c 	movw	r3, #3900	; 0xf3c
400062d4:	2f02      	cmp	r7, #2
400062d6:	bf14      	ite	ne
400062d8:	4617      	movne	r7, r2
400062da:	461f      	moveq	r7, r3
400062dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
400062e0:	435f      	muls	r7, r3
400062e2:	4b77      	ldr	r3, [pc, #476]	; (400064c0 <mvHwsDdr3TipInitController+0x2b0>)
400062e4:	781b      	ldrb	r3, [r3, #0]
400062e6:	2b01      	cmp	r3, #1
400062e8:	d806      	bhi.n	400062f8 <mvHwsDdr3TipInitController+0xe8>
400062ea:	487b      	ldr	r0, [pc, #492]	; (400064d8 <mvHwsDdr3TipInitController+0x2c8>)
400062ec:	4649      	mov	r1, r9
400062ee:	4642      	mov	r2, r8
400062f0:	465b      	mov	r3, fp
400062f2:	9700      	str	r7, [sp, #0]
400062f4:	f008 f93a 	bl	4000e56c <mvPrintf>
400062f8:	4b78      	ldr	r3, [pc, #480]	; (400064dc <mvHwsDdr3TipInitController+0x2cc>)
400062fa:	4879      	ldr	r0, [pc, #484]	; (400064e0 <mvHwsDdr3TipInitController+0x2d0>)
400062fc:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40006300:	f7f9 eed4 	blx	400000ac <__aeabi_uidiv>
40006304:	4605      	mov	r5, r0
40006306:	4638      	mov	r0, r7
40006308:	0069      	lsls	r1, r5, #1
4000630a:	f7f9 eed0 	blx	400000ac <__aeabi_uidiv>
4000630e:	4b71      	ldr	r3, [pc, #452]	; (400064d4 <mvHwsDdr3TipInitController+0x2c4>)
40006310:	6832      	ldr	r2, [r6, #0]
40006312:	681b      	ldr	r3, [r3, #0]
40006314:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40006318:	f013 0f04 	tst.w	r3, #4
4000631c:	bf14      	ite	ne
4000631e:	2320      	movne	r3, #32
40006320:	2310      	moveq	r3, #16
40006322:	b92a      	cbnz	r2, 40006330 <mvHwsDdr3TipInitController+0x120>
40006324:	2b20      	cmp	r3, #32
40006326:	bf0c      	ite	eq
40006328:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
4000632c:	2300      	movne	r3, #0
4000632e:	e000      	b.n	40006332 <mvHwsDdr3TipInitController+0x122>
40006330:	2300      	movs	r3, #0
40006332:	4303      	orrs	r3, r0
40006334:	2100      	movs	r1, #0
40006336:	f023 63a0 	bic.w	r3, r3, #83886080	; 0x5000000
4000633a:	4620      	mov	r0, r4
4000633c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
40006340:	460a      	mov	r2, r1
40006342:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40006346:	4f60      	ldr	r7, [pc, #384]	; (400064c8 <mvHwsDdr3TipInitController+0x2b8>)
40006348:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000634c:	9300      	str	r3, [sp, #0]
4000634e:	4b65      	ldr	r3, [pc, #404]	; (400064e4 <mvHwsDdr3TipInitController+0x2d4>)
40006350:	9301      	str	r3, [sp, #4]
40006352:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40006356:	f7fe f80b 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000635a:	4601      	mov	r1, r0
4000635c:	6038      	str	r0, [r7, #0]
4000635e:	2800      	cmp	r0, #0
40006360:	f040 83b5 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006364:	f44f 6380 	mov.w	r3, #1024	; 0x400
40006368:	460a      	mov	r2, r1
4000636a:	9300      	str	r3, [sp, #0]
4000636c:	4620      	mov	r0, r4
4000636e:	9301      	str	r3, [sp, #4]
40006370:	f241 4314 	movw	r3, #5140	; 0x1414
40006374:	f7fd fffc 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006378:	4601      	mov	r1, r0
4000637a:	6038      	str	r0, [r7, #0]
4000637c:	2800      	cmp	r0, #0
4000637e:	f040 83a6 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006382:	2328      	movs	r3, #40	; 0x28
40006384:	f04f 0e3e 	mov.w	lr, #62	; 0x3e
40006388:	460a      	mov	r2, r1
4000638a:	e88d 4008 	stmia.w	sp, {r3, lr}
4000638e:	4620      	mov	r0, r4
40006390:	f241 53ec 	movw	r3, #5612	; 0x15ec
40006394:	f7fd ffec 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006398:	4601      	mov	r1, r0
4000639a:	6038      	str	r0, [r7, #0]
4000639c:	2800      	cmp	r0, #0
4000639e:	f040 8396 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400063a2:	6833      	ldr	r3, [r6, #0]
400063a4:	b16b      	cbz	r3, 400063c2 <mvHwsDdr3TipInitController+0x1b2>
400063a6:	9000      	str	r0, [sp, #0]
400063a8:	f64f 7380 	movw	r3, #65408	; 0xff80
400063ac:	4620      	mov	r0, r4
400063ae:	9301      	str	r3, [sp, #4]
400063b0:	460a      	mov	r2, r1
400063b2:	f241 53ec 	movw	r3, #5612	; 0x15ec
400063b6:	f7fd ffdb 	bl	40004370 <mvHwsDdr3TipIFWrite>
400063ba:	6038      	str	r0, [r7, #0]
400063bc:	2800      	cmp	r0, #0
400063be:	f040 8386 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400063c2:	4b49      	ldr	r3, [pc, #292]	; (400064e8 <mvHwsDdr3TipInitController+0x2d8>)
400063c4:	2100      	movs	r1, #0
400063c6:	4f49      	ldr	r7, [pc, #292]	; (400064ec <mvHwsDdr3TipInitController+0x2dc>)
400063c8:	4620      	mov	r0, r4
400063ca:	460a      	mov	r2, r1
400063cc:	e88d 0088 	stmia.w	sp, {r3, r7}
400063d0:	f241 43cc 	movw	r3, #5324	; 0x14cc
400063d4:	f7fd ffcc 	bl	40004370 <mvHwsDdr3TipIFWrite>
400063d8:	4f3b      	ldr	r7, [pc, #236]	; (400064c8 <mvHwsDdr3TipInitController+0x2b8>)
400063da:	4601      	mov	r1, r0
400063dc:	6038      	str	r0, [r7, #0]
400063de:	2800      	cmp	r0, #0
400063e0:	f040 8375 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400063e4:	4b42      	ldr	r3, [pc, #264]	; (400064f0 <mvHwsDdr3TipInitController+0x2e0>)
400063e6:	460a      	mov	r2, r1
400063e8:	4620      	mov	r0, r4
400063ea:	781b      	ldrb	r3, [r3, #0]
400063ec:	00db      	lsls	r3, r3, #3
400063ee:	9300      	str	r3, [sp, #0]
400063f0:	2318      	movs	r3, #24
400063f2:	9301      	str	r3, [sp, #4]
400063f4:	f241 43cc 	movw	r3, #5324	; 0x14cc
400063f8:	f7fd ffba 	bl	40004370 <mvHwsDdr3TipIFWrite>
400063fc:	4601      	mov	r1, r0
400063fe:	6038      	str	r0, [r7, #0]
40006400:	2800      	cmp	r0, #0
40006402:	f040 8364 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006406:	2301      	movs	r3, #1
40006408:	4620      	mov	r0, r4
4000640a:	9300      	str	r3, [sp, #0]
4000640c:	460a      	mov	r2, r1
4000640e:	9301      	str	r3, [sp, #4]
40006410:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006414:	f7fd ffac 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006418:	4682      	mov	sl, r0
4000641a:	6038      	str	r0, [r7, #0]
4000641c:	2800      	cmp	r0, #0
4000641e:	f040 8356 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006422:	4620      	mov	r0, r4
40006424:	4651      	mov	r1, sl
40006426:	f004 feb9 	bl	4000b19c <ddr3TipDevAttrGet>
4000642a:	2802      	cmp	r0, #2
4000642c:	d80f      	bhi.n	4000644e <mvHwsDdr3TipInitController+0x23e>
4000642e:	2027      	movs	r0, #39	; 0x27
40006430:	f04f 33ff 	mov.w	r3, #4294967295
40006434:	4651      	mov	r1, sl
40006436:	e88d 0009 	stmia.w	sp, {r0, r3}
4000643a:	4652      	mov	r2, sl
4000643c:	4620      	mov	r0, r4
4000643e:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40006442:	f7fd ff95 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006446:	6038      	str	r0, [r7, #0]
40006448:	2800      	cmp	r0, #0
4000644a:	f040 8340 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
4000644e:	4b21      	ldr	r3, [pc, #132]	; (400064d4 <mvHwsDdr3TipInitController+0x2c4>)
40006450:	4640      	mov	r0, r8
40006452:	681b      	ldr	r3, [r3, #0]
40006454:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40006458:	2b01      	cmp	r3, #1
4000645a:	4b26      	ldr	r3, [pc, #152]	; (400064f4 <mvHwsDdr3TipInitController+0x2e4>)
4000645c:	bf16      	itet	ne
4000645e:	eb03 03c9 	addne.w	r3, r3, r9, lsl #3
40006462:	f813 3039 	ldrbeq.w	r3, [r3, r9, lsl #3]
40006466:	785b      	ldrbne	r3, [r3, #1]
40006468:	2b01      	cmp	r3, #1
4000646a:	d101      	bne.n	40006470 <mvHwsDdr3TipInitController+0x260>
4000646c:	2107      	movs	r1, #7
4000646e:	e000      	b.n	40006472 <mvHwsDdr3TipInitController+0x262>
40006470:	2108      	movs	r1, #8
40006472:	f004 fc69 	bl	4000ad48 <speedBinTable>
40006476:	4629      	mov	r1, r5
40006478:	4607      	mov	r7, r0
4000647a:	f7f9 ef0e 	blx	40000298 <__aeabi_uidivmod>
4000647e:	4638      	mov	r0, r7
40006480:	b921      	cbnz	r1, 4000648c <mvHwsDdr3TipInitController+0x27c>
40006482:	4629      	mov	r1, r5
40006484:	f7f9 ee12 	blx	400000ac <__aeabi_uidiv>
40006488:	3801      	subs	r0, #1
4000648a:	e002      	b.n	40006492 <mvHwsDdr3TipInitController+0x282>
4000648c:	4629      	mov	r1, r5
4000648e:	f7f9 ee0e 	blx	400000ac <__aeabi_uidiv>
40006492:	2100      	movs	r1, #0
40006494:	0600      	lsls	r0, r0, #24
40006496:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000649a:	9000      	str	r0, [sp, #0]
4000649c:	9301      	str	r3, [sp, #4]
4000649e:	4620      	mov	r0, r4
400064a0:	460a      	mov	r2, r1
400064a2:	f241 4310 	movw	r3, #5136	; 0x1410
400064a6:	f7fd ff63 	bl	40004370 <mvHwsDdr3TipIFWrite>
400064aa:	4f07      	ldr	r7, [pc, #28]	; (400064c8 <mvHwsDdr3TipInitController+0x2b8>)
400064ac:	6038      	str	r0, [r7, #0]
400064ae:	2800      	cmp	r0, #0
400064b0:	f040 830d 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400064b4:	4b07      	ldr	r3, [pc, #28]	; (400064d4 <mvHwsDdr3TipInitController+0x2c4>)
400064b6:	4681      	mov	r9, r0
400064b8:	681b      	ldr	r3, [r3, #0]
400064ba:	e029      	b.n	40006510 <mvHwsDdr3TipInitController+0x300>
400064bc:	40014614 	andmi	r4, r1, r4, lsl r6
400064c0:	40014579 	andmi	r4, r1, r9, ror r5
400064c4:	4001012f 	andmi	r0, r1, pc, lsr #2
400064c8:	40020868 	andmi	r0, r2, r8, ror #16
400064cc:	40014454 	andmi	r4, r1, r4, asr r4
400064d0:	4001015c 	andmi	r0, r1, ip, asr r1
400064d4:	400205d8 	ldrdmi	r0, [r2], -r8
400064d8:	4001016a 	andmi	r0, r1, sl, ror #2
400064dc:	40014a58 	andmi	r4, r1, r8, asr sl
400064e0:	000f4240 	andeq	r4, pc, r0, asr #4
400064e4:	0100ffff 	strdeq	pc, [r0, -pc]
400064e8:	0001200c 	andeq	r2, r1, ip
400064ec:	7dffe01c 	wldrhvc	wr14, [pc, #28]!
400064f0:	400205e0 	andmi	r0, r2, r0, ror #11
400064f4:	40012030 	andmi	r2, r1, r0, lsr r0
400064f8:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400064fc:	fa42 f200 	asr.w	r2, r2, r0
40006500:	07d1      	lsls	r1, r2, #31
40006502:	d504      	bpl.n	4000650e <mvHwsDdr3TipInitController+0x2fe>
40006504:	eb03 1200 	add.w	r2, r3, r0, lsl #4
40006508:	7912      	ldrb	r2, [r2, #4]
4000650a:	ea49 0902 	orr.w	r9, r9, r2
4000650e:	3001      	adds	r0, #1
40006510:	9a05      	ldr	r2, [sp, #20]
40006512:	4290      	cmp	r0, r2
40006514:	d3f0      	bcc.n	400064f8 <mvHwsDdr3TipInitController+0x2e8>
40006516:	4b93      	ldr	r3, [pc, #588]	; (40006764 <mvHwsDdr3TipInitController+0x554>)
40006518:	781b      	ldrb	r3, [r3, #0]
4000651a:	2b01      	cmp	r3, #1
4000651c:	d804      	bhi.n	40006528 <mvHwsDdr3TipInitController+0x318>
4000651e:	4892      	ldr	r0, [pc, #584]	; (40006768 <mvHwsDdr3TipInitController+0x558>)
40006520:	2100      	movs	r1, #0
40006522:	464a      	mov	r2, r9
40006524:	f008 f822 	bl	4000e56c <mvPrintf>
40006528:	2700      	movs	r7, #0
4000652a:	f04f 0a01 	mov.w	sl, #1
4000652e:	fa0a f307 	lsl.w	r3, sl, r7
40006532:	463a      	mov	r2, r7
40006534:	ea13 0f09 	tst.w	r3, r9
40006538:	4620      	mov	r0, r4
4000653a:	bf0c      	ite	eq
4000653c:	2300      	moveq	r3, #0
4000653e:	2301      	movne	r3, #1
40006540:	f04f 0100 	mov.w	r1, #0
40006544:	3701      	adds	r7, #1
40006546:	f7fe f923 	bl	40004790 <ddr3TipConfigureCs>
4000654a:	2f04      	cmp	r7, #4
4000654c:	d1ef      	bne.n	4000652e <mvHwsDdr3TipInitController+0x31e>
4000654e:	6873      	ldr	r3, [r6, #4]
40006550:	2b00      	cmp	r3, #0
40006552:	f000 8091 	beq.w	40006678 <mvHwsDdr3TipInitController+0x468>
40006556:	4b85      	ldr	r3, [pc, #532]	; (4000676c <mvHwsDdr3TipInitController+0x55c>)
40006558:	681b      	ldr	r3, [r3, #0]
4000655a:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
4000655e:	f893 9058 	ldrb.w	r9, [r3, #88]	; 0x58
40006562:	4b80      	ldr	r3, [pc, #512]	; (40006764 <mvHwsDdr3TipInitController+0x554>)
40006564:	781b      	ldrb	r3, [r3, #0]
40006566:	2b01      	cmp	r3, #1
40006568:	d804      	bhi.n	40006574 <mvHwsDdr3TipInitController+0x364>
4000656a:	4881      	ldr	r0, [pc, #516]	; (40006770 <mvHwsDdr3TipInitController+0x560>)
4000656c:	4651      	mov	r1, sl
4000656e:	464a      	mov	r2, r9
40006570:	f007 fffc 	bl	4000e56c <mvPrintf>
40006574:	210b      	movs	r1, #11
40006576:	4640      	mov	r0, r8
40006578:	f004 fbe6 	bl	4000ad48 <speedBinTable>
4000657c:	210b      	movs	r1, #11
4000657e:	4607      	mov	r7, r0
40006580:	4640      	mov	r0, r8
40006582:	f004 fbe1 	bl	4000ad48 <speedBinTable>
40006586:	4629      	mov	r1, r5
40006588:	f7f9 ed90 	blx	400000ac <__aeabi_uidiv>
4000658c:	f04f 010b 	mov.w	r1, #11
40006590:	4368      	muls	r0, r5
40006592:	4287      	cmp	r7, r0
40006594:	4640      	mov	r0, r8
40006596:	d107      	bne.n	400065a8 <mvHwsDdr3TipInitController+0x398>
40006598:	f004 fbd6 	bl	4000ad48 <speedBinTable>
4000659c:	4629      	mov	r1, r5
4000659e:	f7f9 ed86 	blx	400000ac <__aeabi_uidiv>
400065a2:	f100 3cff 	add.w	ip, r0, #4294967295
400065a6:	e005      	b.n	400065b4 <mvHwsDdr3TipInitController+0x3a4>
400065a8:	f004 fbce 	bl	4000ad48 <speedBinTable>
400065ac:	4629      	mov	r1, r5
400065ae:	f7f9 ed7e 	blx	400000ac <__aeabi_uidiv>
400065b2:	4684      	mov	ip, r0
400065b4:	4b6f      	ldr	r3, [pc, #444]	; (40006774 <mvHwsDdr3TipInitController+0x564>)
400065b6:	2100      	movs	r1, #0
400065b8:	4620      	mov	r0, r4
400065ba:	4f6f      	ldr	r7, [pc, #444]	; (40006778 <mvHwsDdr3TipInitController+0x568>)
400065bc:	f813 300a 	ldrb.w	r3, [r3, sl]
400065c0:	f8cd c010 	str.w	ip, [sp, #16]
400065c4:	f003 020e 	and.w	r2, r3, #14
400065c8:	f003 0301 	and.w	r3, r3, #1
400065cc:	009b      	lsls	r3, r3, #2
400065ce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
400065d2:	460a      	mov	r2, r1
400065d4:	9300      	str	r3, [sp, #0]
400065d6:	2374      	movs	r3, #116	; 0x74
400065d8:	9301      	str	r3, [sp, #4]
400065da:	f241 53d0 	movw	r3, #5584	; 0x15d0
400065de:	f7fd fec7 	bl	40004370 <mvHwsDdr3TipIFWrite>
400065e2:	f8dd c010 	ldr.w	ip, [sp, #16]
400065e6:	4601      	mov	r1, r0
400065e8:	6038      	str	r0, [r7, #0]
400065ea:	2800      	cmp	r0, #0
400065ec:	f040 826f 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400065f0:	4b62      	ldr	r3, [pc, #392]	; (4000677c <mvHwsDdr3TipInitController+0x56c>)
400065f2:	460a      	mov	r2, r1
400065f4:	4620      	mov	r0, r4
400065f6:	4463      	add	r3, ip
400065f8:	785b      	ldrb	r3, [r3, #1]
400065fa:	025b      	lsls	r3, r3, #9
400065fc:	9300      	str	r3, [sp, #0]
400065fe:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40006602:	9301      	str	r3, [sp, #4]
40006604:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
40006608:	f7fd feb2 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000660c:	4602      	mov	r2, r0
4000660e:	6038      	str	r0, [r7, #0]
40006610:	2800      	cmp	r0, #0
40006612:	f040 825c 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006616:	4b5a      	ldr	r3, [pc, #360]	; (40006780 <mvHwsDdr3TipInitController+0x570>)
40006618:	4620      	mov	r0, r4
4000661a:	6819      	ldr	r1, [r3, #0]
4000661c:	4b59      	ldr	r3, [pc, #356]	; (40006784 <mvHwsDdr3TipInitController+0x574>)
4000661e:	681b      	ldr	r3, [r3, #0]
40006620:	430b      	orrs	r3, r1
40006622:	2101      	movs	r1, #1
40006624:	9300      	str	r3, [sp, #0]
40006626:	f240 2366 	movw	r3, #614	; 0x266
4000662a:	9301      	str	r3, [sp, #4]
4000662c:	f241 53d4 	movw	r3, #5588	; 0x15d4
40006630:	f7fd fe9e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006634:	4601      	mov	r1, r0
40006636:	6038      	str	r0, [r7, #0]
40006638:	2800      	cmp	r0, #0
4000663a:	f040 8248 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
4000663e:	4b52      	ldr	r3, [pc, #328]	; (40006788 <mvHwsDdr3TipInitController+0x578>)
40006640:	f813 0009 	ldrb.w	r0, [r3, r9]
40006644:	4b49      	ldr	r3, [pc, #292]	; (4000676c <mvHwsDdr3TipInitController+0x55c>)
40006646:	681b      	ldr	r3, [r3, #0]
40006648:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
4000664c:	4b4f      	ldr	r3, [pc, #316]	; (4000678c <mvHwsDdr3TipInitController+0x57c>)
4000664e:	2a02      	cmp	r2, #2
40006650:	bf0c      	ite	eq
40006652:	2280      	moveq	r2, #128	; 0x80
40006654:	2200      	movne	r2, #0
40006656:	681b      	ldr	r3, [r3, #0]
40006658:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
4000665c:	4620      	mov	r0, r4
4000665e:	4313      	orrs	r3, r2
40006660:	460a      	mov	r2, r1
40006662:	9300      	str	r3, [sp, #0]
40006664:	f44f 63d7 	mov.w	r3, #1720	; 0x6b8
40006668:	9301      	str	r3, [sp, #4]
4000666a:	f503 6372 	add.w	r3, r3, #3872	; 0xf20
4000666e:	f7fd fe7f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006672:	6038      	str	r0, [r7, #0]
40006674:	b110      	cbz	r0, 4000667c <mvHwsDdr3TipInitController+0x46c>
40006676:	e22a      	b.n	40006ace <mvHwsDdr3TipInitController+0x8be>
40006678:	4699      	mov	r9, r3
4000667a:	469a      	mov	sl, r3
4000667c:	ebc9 010a 	rsb	r1, r9, sl
40006680:	f10a 32ff 	add.w	r2, sl, #4294967295
40006684:	1d8b      	adds	r3, r1, #6
40006686:	3101      	adds	r1, #1
40006688:	0717      	lsls	r7, r2, #28
4000668a:	f10a 0a06 	add.w	sl, sl, #6
4000668e:	0109      	lsls	r1, r1, #4
40006690:	0912      	lsrs	r2, r2, #4
40006692:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
40006696:	f00a 070f 	and.w	r7, sl, #15
4000669a:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
4000669e:	f3c3 1000 	ubfx	r0, r3, #4, #1
400066a2:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
400066a6:	f003 030f 	and.w	r3, r3, #15
400066aa:	ea41 5282 	orr.w	r2, r1, r2, lsl #22
400066ae:	2100      	movs	r1, #0
400066b0:	ea42 5aca 	orr.w	sl, r2, sl, lsl #23
400066b4:	4f30      	ldr	r7, [pc, #192]	; (40006778 <mvHwsDdr3TipInitController+0x568>)
400066b6:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
400066ba:	460a      	mov	r2, r1
400066bc:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
400066c0:	9300      	str	r3, [sp, #0]
400066c2:	4b33      	ldr	r3, [pc, #204]	; (40006790 <mvHwsDdr3TipInitController+0x580>)
400066c4:	4620      	mov	r0, r4
400066c6:	9301      	str	r3, [sp, #4]
400066c8:	f241 4328 	movw	r3, #5160	; 0x1428
400066cc:	f7fd fe50 	bl	40004370 <mvHwsDdr3TipIFWrite>
400066d0:	4601      	mov	r1, r0
400066d2:	6038      	str	r0, [r7, #0]
400066d4:	2800      	cmp	r0, #0
400066d6:	d132      	bne.n	4000673e <mvHwsDdr3TipInitController+0x52e>
400066d8:	f109 33ff 	add.w	r3, r9, #4294967295
400066dc:	f109 0905 	add.w	r9, r9, #5
400066e0:	460a      	mov	r2, r1
400066e2:	4620      	mov	r0, r4
400066e4:	ea4f 3909 	mov.w	r9, r9, lsl #12
400066e8:	ea49 2303 	orr.w	r3, r9, r3, lsl #8
400066ec:	f043 0391 	orr.w	r3, r3, #145	; 0x91
400066f0:	9300      	str	r3, [sp, #0]
400066f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
400066f6:	9301      	str	r3, [sp, #4]
400066f8:	f241 437c 	movw	r3, #5244	; 0x147c
400066fc:	f7fd fe38 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006700:	4601      	mov	r1, r0
40006702:	6038      	str	r0, [r7, #0]
40006704:	b9d8      	cbnz	r0, 4000673e <mvHwsDdr3TipInitController+0x52e>
40006706:	4b23      	ldr	r3, [pc, #140]	; (40006794 <mvHwsDdr3TipInitController+0x584>)
40006708:	681b      	ldr	r3, [r3, #0]
4000670a:	2b01      	cmp	r3, #1
4000670c:	d10a      	bne.n	40006724 <mvHwsDdr3TipInitController+0x514>
4000670e:	230f      	movs	r3, #15
40006710:	4620      	mov	r0, r4
40006712:	9300      	str	r3, [sp, #0]
40006714:	460a      	mov	r2, r1
40006716:	9301      	str	r3, [sp, #4]
40006718:	f241 4398 	movw	r3, #5272	; 0x1498
4000671c:	f7fd fe28 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006720:	6038      	str	r0, [r7, #0]
40006722:	b960      	cbnz	r0, 4000673e <mvHwsDdr3TipInitController+0x52e>
40006724:	2100      	movs	r1, #0
40006726:	230f      	movs	r3, #15
40006728:	4620      	mov	r0, r4
4000672a:	9300      	str	r3, [sp, #0]
4000672c:	9301      	str	r3, [sp, #4]
4000672e:	460a      	mov	r2, r1
40006730:	f241 439c 	movw	r3, #5276	; 0x149c
40006734:	f7fd fe1c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006738:	4b0f      	ldr	r3, [pc, #60]	; (40006778 <mvHwsDdr3TipInitController+0x568>)
4000673a:	6018      	str	r0, [r3, #0]
4000673c:	b108      	cbz	r0, 40006742 <mvHwsDdr3TipInitController+0x532>
4000673e:	f005 fbc5 	bl	4000becc <gtBreakOnFail>
40006742:	2100      	movs	r1, #0
40006744:	465b      	mov	r3, fp
40006746:	4620      	mov	r0, r4
40006748:	460a      	mov	r2, r1
4000674a:	f7fd fe21 	bl	40004390 <ddr3TipSetTiming>
4000674e:	2100      	movs	r1, #0
40006750:	4620      	mov	r0, r4
40006752:	f004 fd23 	bl	4000b19c <ddr3TipDevAttrGet>
40006756:	2802      	cmp	r0, #2
40006758:	d820      	bhi.n	4000679c <mvHwsDdr3TipInitController+0x58c>
4000675a:	4b0f      	ldr	r3, [pc, #60]	; (40006798 <mvHwsDdr3TipInitController+0x588>)
4000675c:	9300      	str	r3, [sp, #0]
4000675e:	3366      	adds	r3, #102	; 0x66
40006760:	e021      	b.n	400067a6 <mvHwsDdr3TipInitController+0x596>
40006762:	bf00      	nop
40006764:	40014579 	andmi	r4, r1, r9, ror r5
40006768:	40010197 	mulmi	r1, r7, r1
4000676c:	400205d8 	ldrdmi	r0, [r2], -r8
40006770:	400101b7 			; <UNDEFINED> instruction: 0x400101b7
40006774:	40014c7c 	andmi	r4, r1, ip, ror ip
40006778:	40020868 	andmi	r0, r2, r8, ror #16
4000677c:	40014ce0 	andmi	r4, r1, r0, ror #25
40006780:	400145a0 	andmi	r4, r1, r0, lsr #11
40006784:	400145a4 	andmi	r4, r1, r4, lsr #11
40006788:	40014c18 	andmi	r4, r1, r8, lsl ip
4000678c:	40014618 	andmi	r4, r1, r8, lsl r6
40006790:	000ffff0 	strdeq	pc, [pc], -r0
40006794:	4001460c 	andmi	r4, r1, ip, lsl #12
40006798:	01000119 	tsteq	r0, r9, lsl r1
4000679c:	f240 1377 	movw	r3, #375	; 0x177
400067a0:	9300      	str	r3, [sp, #0]
400067a2:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
400067a6:	2100      	movs	r1, #0
400067a8:	9301      	str	r3, [sp, #4]
400067aa:	4620      	mov	r0, r4
400067ac:	f241 4324 	movw	r3, #5156	; 0x1424
400067b0:	460a      	mov	r2, r1
400067b2:	4fa4      	ldr	r7, [pc, #656]	; (40006a44 <mvHwsDdr3TipInitController+0x834>)
400067b4:	f7fd fddc 	bl	40004370 <mvHwsDdr3TipIFWrite>
400067b8:	6038      	str	r0, [r7, #0]
400067ba:	2800      	cmp	r0, #0
400067bc:	f040 8187 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400067c0:	6833      	ldr	r3, [r6, #0]
400067c2:	b17b      	cbz	r3, 400067e4 <mvHwsDdr3TipInitController+0x5d4>
400067c4:	2100      	movs	r1, #0
400067c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
400067ca:	4620      	mov	r0, r4
400067cc:	e88d 000a 	stmia.w	sp, {r1, r3}
400067d0:	460a      	mov	r2, r1
400067d2:	f241 4324 	movw	r3, #5156	; 0x1424
400067d6:	f7fd fdcb 	bl	40004370 <mvHwsDdr3TipIFWrite>
400067da:	4f9a      	ldr	r7, [pc, #616]	; (40006a44 <mvHwsDdr3TipInitController+0x834>)
400067dc:	6038      	str	r0, [r7, #0]
400067de:	2800      	cmp	r0, #0
400067e0:	f040 8175 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400067e4:	68f3      	ldr	r3, [r6, #12]
400067e6:	2100      	movs	r1, #0
400067e8:	4620      	mov	r0, r4
400067ea:	4f96      	ldr	r7, [pc, #600]	; (40006a44 <mvHwsDdr3TipInitController+0x834>)
400067ec:	460a      	mov	r2, r1
400067ee:	01db      	lsls	r3, r3, #7
400067f0:	9300      	str	r3, [sp, #0]
400067f2:	2380      	movs	r3, #128	; 0x80
400067f4:	9301      	str	r3, [sp, #4]
400067f6:	f241 4324 	movw	r3, #5156	; 0x1424
400067fa:	f7fd fdb9 	bl	40004370 <mvHwsDdr3TipIFWrite>
400067fe:	4601      	mov	r1, r0
40006800:	6038      	str	r0, [r7, #0]
40006802:	2800      	cmp	r0, #0
40006804:	f040 8163 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006808:	4b8f      	ldr	r3, [pc, #572]	; (40006a48 <mvHwsDdr3TipInitController+0x838>)
4000680a:	681b      	ldr	r3, [r3, #0]
4000680c:	2bff      	cmp	r3, #255	; 0xff
4000680e:	d10c      	bne.n	4000682a <mvHwsDdr3TipInitController+0x61a>
40006810:	4620      	mov	r0, r4
40006812:	aa06      	add	r2, sp, #24
40006814:	f7fd fd68 	bl	400042e8 <mvCalcCsNum>
40006818:	6038      	str	r0, [r7, #0]
4000681a:	2800      	cmp	r0, #0
4000681c:	f040 8157 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
40006820:	9b06      	ldr	r3, [sp, #24]
40006822:	f113 33ff 	adds.w	r3, r3, #4294967295
40006826:	bf18      	it	ne
40006828:	2301      	movne	r3, #1
4000682a:	2100      	movs	r1, #0
4000682c:	00db      	lsls	r3, r3, #3
4000682e:	4620      	mov	r0, r4
40006830:	9300      	str	r3, [sp, #0]
40006832:	460a      	mov	r2, r1
40006834:	2318      	movs	r3, #24
40006836:	9301      	str	r3, [sp, #4]
40006838:	f241 4304 	movw	r3, #5124	; 0x1404
4000683c:	f7fd fd98 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006840:	4f80      	ldr	r7, [pc, #512]	; (40006a44 <mvHwsDdr3TipInitController+0x834>)
40006842:	6038      	str	r0, [r7, #0]
40006844:	2800      	cmp	r0, #0
40006846:	f040 8142 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
4000684a:	210d      	movs	r1, #13
4000684c:	4640      	mov	r0, r8
4000684e:	f004 fa7b 	bl	4000ad48 <speedBinTable>
40006852:	270a      	movs	r7, #10
40006854:	436f      	muls	r7, r5
40006856:	4287      	cmp	r7, r0
40006858:	d804      	bhi.n	40006864 <mvHwsDdr3TipInitController+0x654>
4000685a:	4640      	mov	r0, r8
4000685c:	210d      	movs	r1, #13
4000685e:	f004 fa73 	bl	4000ad48 <speedBinTable>
40006862:	4607      	mov	r7, r0
40006864:	3f01      	subs	r7, #1
40006866:	4629      	mov	r1, r5
40006868:	4638      	mov	r0, r7
4000686a:	f7f9 ed16 	blx	40000298 <__aeabi_uidivmod>
4000686e:	4638      	mov	r0, r7
40006870:	b921      	cbnz	r1, 4000687c <mvHwsDdr3TipInitController+0x66c>
40006872:	4629      	mov	r1, r5
40006874:	f7f9 ec1a 	blx	400000ac <__aeabi_uidiv>
40006878:	3801      	subs	r0, #1
4000687a:	e002      	b.n	40006882 <mvHwsDdr3TipInitController+0x672>
4000687c:	4629      	mov	r1, r5
4000687e:	f7f9 ec16 	blx	400000ac <__aeabi_uidiv>
40006882:	2100      	movs	r1, #0
40006884:	0100      	lsls	r0, r0, #4
40006886:	f040 0008 	orr.w	r0, r0, #8
4000688a:	f240 13ff 	movw	r3, #511	; 0x1ff
4000688e:	9000      	str	r0, [sp, #0]
40006890:	460a      	mov	r2, r1
40006892:	9301      	str	r3, [sp, #4]
40006894:	4620      	mov	r0, r4
40006896:	f241 432c 	movw	r3, #5164	; 0x142c
4000689a:	4d6a      	ldr	r5, [pc, #424]	; (40006a44 <mvHwsDdr3TipInitController+0x834>)
4000689c:	f7fd fd68 	bl	40004370 <mvHwsDdr3TipIFWrite>
400068a0:	4601      	mov	r1, r0
400068a2:	6028      	str	r0, [r5, #0]
400068a4:	2800      	cmp	r0, #0
400068a6:	f040 8172 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
400068aa:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
400068ae:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
400068b2:	4620      	mov	r0, r4
400068b4:	e88d 000c 	stmia.w	sp, {r2, r3}
400068b8:	460a      	mov	r2, r1
400068ba:	f241 432c 	movw	r3, #5164	; 0x142c
400068be:	f7fd fd57 	bl	40004370 <mvHwsDdr3TipIFWrite>
400068c2:	4601      	mov	r1, r0
400068c4:	6028      	str	r0, [r5, #0]
400068c6:	2800      	cmp	r0, #0
400068c8:	f040 8161 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
400068cc:	f04f 73a0 	mov.w	r3, #20971520	; 0x1400000
400068d0:	f04f 5cff 	mov.w	ip, #534773760	; 0x1fe00000
400068d4:	460a      	mov	r2, r1
400068d6:	e88d 1008 	stmia.w	sp, {r3, ip}
400068da:	4620      	mov	r0, r4
400068dc:	f241 432c 	movw	r3, #5164	; 0x142c
400068e0:	f7fd fd46 	bl	40004370 <mvHwsDdr3TipIFWrite>
400068e4:	4601      	mov	r1, r0
400068e6:	6028      	str	r0, [r5, #0]
400068e8:	2800      	cmp	r0, #0
400068ea:	f040 8150 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
400068ee:	4b57      	ldr	r3, [pc, #348]	; (40006a4c <mvHwsDdr3TipInitController+0x83c>)
400068f0:	460a      	mov	r2, r1
400068f2:	f8df e168 	ldr.w	lr, [pc, #360]	; 40006a5c <mvHwsDdr3TipInitController+0x84c>
400068f6:	4620      	mov	r0, r4
400068f8:	e88d 4008 	stmia.w	sp, {r3, lr}
400068fc:	f241 53e4 	movw	r3, #5604	; 0x15e4
40006900:	f7fd fd36 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006904:	4601      	mov	r1, r0
40006906:	6028      	str	r0, [r5, #0]
40006908:	2800      	cmp	r0, #0
4000690a:	f040 8140 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
4000690e:	ab07      	add	r3, sp, #28
40006910:	460a      	mov	r2, r1
40006912:	9300      	str	r3, [sp, #0]
40006914:	4620      	mov	r0, r4
40006916:	2330      	movs	r3, #48	; 0x30
40006918:	9301      	str	r3, [sp, #4]
4000691a:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000691e:	f7fd ffd1 	bl	400048c4 <mvHwsDdr3TipIFRead>
40006922:	4601      	mov	r1, r0
40006924:	6028      	str	r0, [r5, #0]
40006926:	2800      	cmp	r0, #0
40006928:	f040 8131 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
4000692c:	9b07      	ldr	r3, [sp, #28]
4000692e:	460a      	mov	r2, r1
40006930:	4620      	mov	r0, r4
40006932:	462f      	mov	r7, r5
40006934:	2b00      	cmp	r3, #0
40006936:	bf0c      	ite	eq
40006938:	f44f 6300 	moveq.w	r3, #2048	; 0x800
4000693c:	2300      	movne	r3, #0
4000693e:	9300      	str	r3, [sp, #0]
40006940:	f44f 6300 	mov.w	r3, #2048	; 0x800
40006944:	9301      	str	r3, [sp, #4]
40006946:	f241 4324 	movw	r3, #5156	; 0x1424
4000694a:	f7fd fd11 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000694e:	4602      	mov	r2, r0
40006950:	6028      	str	r0, [r5, #0]
40006952:	2800      	cmp	r0, #0
40006954:	f040 811b 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
40006958:	4b3d      	ldr	r3, [pc, #244]	; (40006a50 <mvHwsDdr3TipInitController+0x840>)
4000695a:	4620      	mov	r0, r4
4000695c:	2101      	movs	r1, #1
4000695e:	681b      	ldr	r3, [r3, #0]
40006960:	9300      	str	r3, [sp, #0]
40006962:	f04f 33ff 	mov.w	r3, #4294967295
40006966:	9301      	str	r3, [sp, #4]
40006968:	f241 4394 	movw	r3, #5268	; 0x1494
4000696c:	f7fd fd00 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006970:	4680      	mov	r8, r0
40006972:	6028      	str	r0, [r5, #0]
40006974:	2800      	cmp	r0, #0
40006976:	f040 810a 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
4000697a:	4620      	mov	r0, r4
4000697c:	4641      	mov	r1, r8
4000697e:	f004 fc0d 	bl	4000b19c <ddr3TipDevAttrGet>
40006982:	2803      	cmp	r0, #3
40006984:	d11d      	bne.n	400069c2 <mvHwsDdr3TipInitController+0x7b2>
40006986:	f44f 6310 	mov.w	r3, #2304	; 0x900
4000698a:	4641      	mov	r1, r8
4000698c:	9300      	str	r3, [sp, #0]
4000698e:	4620      	mov	r0, r4
40006990:	9301      	str	r3, [sp, #4]
40006992:	4642      	mov	r2, r8
40006994:	f241 43a8 	movw	r3, #5288	; 0x14a8
40006998:	f7fd fcea 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000699c:	4601      	mov	r1, r0
4000699e:	6028      	str	r0, [r5, #0]
400069a0:	2800      	cmp	r0, #0
400069a2:	f040 80f4 	bne.w	40006b8e <mvHwsDdr3TipInitController+0x97e>
400069a6:	9000      	str	r0, [sp, #0]
400069a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
400069ac:	4620      	mov	r0, r4
400069ae:	9301      	str	r3, [sp, #4]
400069b0:	460a      	mov	r2, r1
400069b2:	f241 63d0 	movw	r3, #5840	; 0x16d0
400069b6:	f7fd fcdb 	bl	40004370 <mvHwsDdr3TipIFWrite>
400069ba:	6028      	str	r0, [r5, #0]
400069bc:	2800      	cmp	r0, #0
400069be:	f040 8086 	bne.w	40006ace <mvHwsDdr3TipInitController+0x8be>
400069c2:	4f24      	ldr	r7, [pc, #144]	; (40006a54 <mvHwsDdr3TipInitController+0x844>)
400069c4:	683b      	ldr	r3, [r7, #0]
400069c6:	781b      	ldrb	r3, [r3, #0]
400069c8:	07d8      	lsls	r0, r3, #31
400069ca:	f140 80e4 	bpl.w	40006b96 <mvHwsDdr3TipInitController+0x986>
400069ce:	2100      	movs	r1, #0
400069d0:	4620      	mov	r0, r4
400069d2:	f004 fbe3 	bl	4000b19c <ddr3TipDevAttrGet>
400069d6:	4601      	mov	r1, r0
400069d8:	2902      	cmp	r1, #2
400069da:	4620      	mov	r0, r4
400069dc:	d129      	bne.n	40006a32 <mvHwsDdr3TipInitController+0x822>
400069de:	f004 fbdd 	bl	4000b19c <ddr3TipDevAttrGet>
400069e2:	2200      	movs	r2, #0
400069e4:	683f      	ldr	r7, [r7, #0]
400069e6:	4615      	mov	r5, r2
400069e8:	4613      	mov	r3, r2
400069ea:	fa5f fe80 	uxtb.w	lr, r0
400069ee:	e01d      	b.n	40006a2c <mvHwsDdr3TipInitController+0x81c>
400069f0:	f897 105c 	ldrb.w	r1, [r7, #92]	; 0x5c
400069f4:	fa41 f105 	asr.w	r1, r1, r5
400069f8:	07c9      	lsls	r1, r1, #31
400069fa:	d515      	bpl.n	40006a28 <mvHwsDdr3TipInitController+0x818>
400069fc:	18b8      	adds	r0, r7, r2
400069fe:	7901      	ldrb	r1, [r0, #4]
40006a00:	6880      	ldr	r0, [r0, #8]
40006a02:	430b      	orrs	r3, r1
40006a04:	2801      	cmp	r0, #1
40006a06:	d10f      	bne.n	40006a28 <mvHwsDdr3TipInitController+0x818>
40006a08:	07c8      	lsls	r0, r1, #31
40006a0a:	bf48      	it	mi
40006a0c:	f043 0310 	orrmi.w	r3, r3, #16
40006a10:	0788      	lsls	r0, r1, #30
40006a12:	bf48      	it	mi
40006a14:	f043 0320 	orrmi.w	r3, r3, #32
40006a18:	0748      	lsls	r0, r1, #29
40006a1a:	bf48      	it	mi
40006a1c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
40006a20:	0708      	lsls	r0, r1, #28
40006a22:	bf48      	it	mi
40006a24:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
40006a28:	3501      	adds	r5, #1
40006a2a:	3210      	adds	r2, #16
40006a2c:	4575      	cmp	r5, lr
40006a2e:	d3df      	bcc.n	400069f0 <mvHwsDdr3TipInitController+0x7e0>
40006a30:	e038      	b.n	40006aa4 <mvHwsDdr3TipInitController+0x894>
40006a32:	2102      	movs	r1, #2
40006a34:	46b8      	mov	r8, r7
40006a36:	f004 fbb1 	bl	4000b19c <ddr3TipDevAttrGet>
40006a3a:	2501      	movs	r5, #1
40006a3c:	4f06      	ldr	r7, [pc, #24]	; (40006a58 <mvHwsDdr3TipInitController+0x848>)
40006a3e:	4681      	mov	r9, r0
40006a40:	e028      	b.n	40006a94 <mvHwsDdr3TipInitController+0x884>
40006a42:	bf00      	nop
40006a44:	40020868 	andmi	r0, r2, r8, ror #16
40006a48:	40014604 	andmi	r4, r1, r4, lsl #12
40006a4c:	00203c18 	eoreq	r3, r0, r8, lsl ip
40006a50:	400145fc 	strdmi	r4, [r1], -ip
40006a54:	400205d8 	ldrdmi	r0, [r2], -r8
40006a58:	40014579 	andmi	r4, r1, r9, ror r5
40006a5c:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
40006a60:	f8d8 3000 	ldr.w	r3, [r8]
40006a64:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40006a68:	fa42 f205 	asr.w	r2, r2, r5
40006a6c:	07d1      	lsls	r1, r2, #31
40006a6e:	d510      	bpl.n	40006a92 <mvHwsDdr3TipInitController+0x882>
40006a70:	eb03 1205 	add.w	r2, r3, r5, lsl #4
40006a74:	7918      	ldrb	r0, [r3, #4]
40006a76:	7911      	ldrb	r1, [r2, #4]
40006a78:	4288      	cmp	r0, r1
40006a7a:	d103      	bne.n	40006a84 <mvHwsDdr3TipInitController+0x874>
40006a7c:	6899      	ldr	r1, [r3, #8]
40006a7e:	6893      	ldr	r3, [r2, #8]
40006a80:	4299      	cmp	r1, r3
40006a82:	d006      	beq.n	40006a92 <mvHwsDdr3TipInitController+0x882>
40006a84:	783b      	ldrb	r3, [r7, #0]
40006a86:	2b03      	cmp	r3, #3
40006a88:	d803      	bhi.n	40006a92 <mvHwsDdr3TipInitController+0x882>
40006a8a:	4855      	ldr	r0, [pc, #340]	; (40006be0 <mvHwsDdr3TipInitController+0x9d0>)
40006a8c:	4629      	mov	r1, r5
40006a8e:	f007 fd6d 	bl	4000e56c <mvPrintf>
40006a92:	3501      	adds	r5, #1
40006a94:	454d      	cmp	r5, r9
40006a96:	d3e3      	bcc.n	40006a60 <mvHwsDdr3TipInitController+0x850>
40006a98:	4b52      	ldr	r3, [pc, #328]	; (40006be4 <mvHwsDdr3TipInitController+0x9d4>)
40006a9a:	681b      	ldr	r3, [r3, #0]
40006a9c:	689a      	ldr	r2, [r3, #8]
40006a9e:	791b      	ldrb	r3, [r3, #4]
40006aa0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40006aa4:	2100      	movs	r1, #0
40006aa6:	9300      	str	r3, [sp, #0]
40006aa8:	4620      	mov	r0, r4
40006aaa:	23ff      	movs	r3, #255	; 0xff
40006aac:	460a      	mov	r2, r1
40006aae:	9301      	str	r3, [sp, #4]
40006ab0:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40006ab4:	4f4c      	ldr	r7, [pc, #304]	; (40006be8 <mvHwsDdr3TipInitController+0x9d8>)
40006ab6:	f7fd fc5b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006aba:	6038      	str	r0, [r7, #0]
40006abc:	b118      	cbz	r0, 40006ac6 <mvHwsDdr3TipInitController+0x8b6>
40006abe:	f005 fa05 	bl	4000becc <gtBreakOnFail>
40006ac2:	683d      	ldr	r5, [r7, #0]
40006ac4:	e000      	b.n	40006ac8 <mvHwsDdr3TipInitController+0x8b8>
40006ac6:	4605      	mov	r5, r0
40006ac8:	4f47      	ldr	r7, [pc, #284]	; (40006be8 <mvHwsDdr3TipInitController+0x9d8>)
40006aca:	603d      	str	r5, [r7, #0]
40006acc:	b11d      	cbz	r5, 40006ad6 <mvHwsDdr3TipInitController+0x8c6>
40006ace:	f005 f9fd 	bl	4000becc <gtBreakOnFail>
40006ad2:	6838      	ldr	r0, [r7, #0]
40006ad4:	e079      	b.n	40006bca <mvHwsDdr3TipInitController+0x9ba>
40006ad6:	6873      	ldr	r3, [r6, #4]
40006ad8:	2b00      	cmp	r3, #0
40006ada:	d03c      	beq.n	40006b56 <mvHwsDdr3TipInitController+0x946>
40006adc:	4620      	mov	r0, r4
40006ade:	2102      	movs	r1, #2
40006ae0:	f004 fb5c 	bl	4000b19c <ddr3TipDevAttrGet>
40006ae4:	4f3f      	ldr	r7, [pc, #252]	; (40006be4 <mvHwsDdr3TipInitController+0x9d4>)
40006ae6:	f04f 0901 	mov.w	r9, #1
40006aea:	2690      	movs	r6, #144	; 0x90
40006aec:	fa5f f880 	uxtb.w	r8, r0
40006af0:	e02c      	b.n	40006b4c <mvHwsDdr3TipInitController+0x93c>
40006af2:	683b      	ldr	r3, [r7, #0]
40006af4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40006af8:	fa42 f205 	asr.w	r2, r2, r5
40006afc:	07d2      	lsls	r2, r2, #31
40006afe:	d524      	bpl.n	40006b4a <mvHwsDdr3TipInitController+0x93a>
40006b00:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40006b04:	68db      	ldr	r3, [r3, #12]
40006b06:	2b01      	cmp	r3, #1
40006b08:	d10a      	bne.n	40006b20 <mvHwsDdr3TipInitController+0x910>
40006b0a:	2100      	movs	r1, #0
40006b0c:	23c0      	movs	r3, #192	; 0xc0
40006b0e:	4620      	mov	r0, r4
40006b10:	9302      	str	r3, [sp, #8]
40006b12:	9303      	str	r3, [sp, #12]
40006b14:	460a      	mov	r2, r1
40006b16:	462b      	mov	r3, r5
40006b18:	e88d 0042 	stmia.w	sp, {r1, r6}
40006b1c:	f7fe f87e 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40006b20:	683b      	ldr	r3, [r7, #0]
40006b22:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40006b26:	691b      	ldr	r3, [r3, #16]
40006b28:	2b01      	cmp	r3, #1
40006b2a:	d10e      	bne.n	40006b4a <mvHwsDdr3TipInitController+0x93a>
40006b2c:	2100      	movs	r1, #0
40006b2e:	2d01      	cmp	r5, #1
40006b30:	bf8c      	ite	hi
40006b32:	2328      	movhi	r3, #40	; 0x28
40006b34:	2314      	movls	r3, #20
40006b36:	4620      	mov	r0, r4
40006b38:	9302      	str	r3, [sp, #8]
40006b3a:	9303      	str	r3, [sp, #12]
40006b3c:	460a      	mov	r2, r1
40006b3e:	460b      	mov	r3, r1
40006b40:	f8cd 9000 	str.w	r9, [sp]
40006b44:	9601      	str	r6, [sp, #4]
40006b46:	f7fe f869 	bl	40004c1c <ddr3TipBusReadModifyWrite>
40006b4a:	3501      	adds	r5, #1
40006b4c:	4545      	cmp	r5, r8
40006b4e:	d3d0      	bcc.n	40006af2 <mvHwsDdr3TipInitController+0x8e2>
40006b50:	4b25      	ldr	r3, [pc, #148]	; (40006be8 <mvHwsDdr3TipInitController+0x9d8>)
40006b52:	2200      	movs	r2, #0
40006b54:	601a      	str	r2, [r3, #0]
40006b56:	2100      	movs	r1, #0
40006b58:	2301      	movs	r3, #1
40006b5a:	4620      	mov	r0, r4
40006b5c:	e88d 000a 	stmia.w	sp, {r1, r3}
40006b60:	460a      	mov	r2, r1
40006b62:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006b66:	f7fd fc03 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006b6a:	4d1f      	ldr	r5, [pc, #124]	; (40006be8 <mvHwsDdr3TipInitController+0x9d8>)
40006b6c:	4601      	mov	r1, r0
40006b6e:	6028      	str	r0, [r5, #0]
40006b70:	b968      	cbnz	r0, 40006b8e <mvHwsDdr3TipInitController+0x97e>
40006b72:	4b1e      	ldr	r3, [pc, #120]	; (40006bec <mvHwsDdr3TipInitController+0x9dc>)
40006b74:	4620      	mov	r0, r4
40006b76:	460a      	mov	r2, r1
40006b78:	781b      	ldrb	r3, [r3, #0]
40006b7a:	00db      	lsls	r3, r3, #3
40006b7c:	9300      	str	r3, [sp, #0]
40006b7e:	2318      	movs	r3, #24
40006b80:	9301      	str	r3, [sp, #4]
40006b82:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006b86:	f7fd fbf3 	bl	40004370 <mvHwsDdr3TipIFWrite>
40006b8a:	6028      	str	r0, [r5, #0]
40006b8c:	b118      	cbz	r0, 40006b96 <mvHwsDdr3TipInitController+0x986>
40006b8e:	f005 f99d 	bl	4000becc <gtBreakOnFail>
40006b92:	6828      	ldr	r0, [r5, #0]
40006b94:	e019      	b.n	40006bca <mvHwsDdr3TipInitController+0x9ba>
40006b96:	4620      	mov	r0, r4
40006b98:	4e13      	ldr	r6, [pc, #76]	; (40006be8 <mvHwsDdr3TipInitController+0x9d8>)
40006b9a:	f7ff facd 	bl	40006138 <ddr3TipEnableInitSequence>
40006b9e:	4605      	mov	r5, r0
40006ba0:	6030      	str	r0, [r6, #0]
40006ba2:	b118      	cbz	r0, 40006bac <mvHwsDdr3TipInitController+0x99c>
40006ba4:	f005 f992 	bl	4000becc <gtBreakOnFail>
40006ba8:	6830      	ldr	r0, [r6, #0]
40006baa:	e00e      	b.n	40006bca <mvHwsDdr3TipInitController+0x9ba>
40006bac:	4b10      	ldr	r3, [pc, #64]	; (40006bf0 <mvHwsDdr3TipInitController+0x9e0>)
40006bae:	6818      	ldr	r0, [r3, #0]
40006bb0:	b158      	cbz	r0, 40006bca <mvHwsDdr3TipInitController+0x9ba>
40006bb2:	4b10      	ldr	r3, [pc, #64]	; (40006bf4 <mvHwsDdr3TipInitController+0x9e4>)
40006bb4:	4810      	ldr	r0, [pc, #64]	; (40006bf8 <mvHwsDdr3TipInitController+0x9e8>)
40006bb6:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40006bba:	0189      	lsls	r1, r1, #6
40006bbc:	f7f9 ea76 	blx	400000ac <__aeabi_uidiv>
40006bc0:	4601      	mov	r1, r0
40006bc2:	4620      	mov	r0, r4
40006bc4:	f004 f870 	bl	4000aca8 <ddr3TipCmdAddrInitDelay>
40006bc8:	4628      	mov	r0, r5
40006bca:	b009      	add	sp, #36	; 0x24
40006bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006bd0:	4b04      	ldr	r3, [pc, #16]	; (40006be4 <mvHwsDdr3TipInitController+0x9d4>)
40006bd2:	681b      	ldr	r3, [r3, #0]
40006bd4:	781b      	ldrb	r3, [r3, #0]
40006bd6:	07d8      	lsls	r0, r3, #31
40006bd8:	f57f aef3 	bpl.w	400069c2 <mvHwsDdr3TipInitController+0x7b2>
40006bdc:	f7ff bb40 	b.w	40006260 <mvHwsDdr3TipInitController+0x50>
40006be0:	400101d2 	ldrdmi	r0, [r1], -r2
40006be4:	400205d8 	ldrdmi	r0, [r2], -r8
40006be8:	40020868 	andmi	r0, r2, r8, ror #16
40006bec:	400205e0 	andmi	r0, r2, r0, ror #11
40006bf0:	40020978 	andmi	r0, r2, r8, ror r9
40006bf4:	40014a58 	andmi	r4, r1, r8, asr sl
40006bf8:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.mvHwsDdr3TipRunAlg:

40006bfc <mvHwsDdr3TipRunAlg>:
mvHwsDdr3TipRunAlg():
40006bfc:	2900      	cmp	r1, #0
40006bfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006c02:	4604      	mov	r4, r0
40006c04:	b089      	sub	sp, #36	; 0x24
40006c06:	f040 855f 	bne.w	400076c8 <mvHwsDdr3TipRunAlg+0xacc>
40006c0a:	4b89      	ldr	r3, [pc, #548]	; (40006e30 <mvHwsDdr3TipRunAlg+0x234>)
40006c0c:	4a89      	ldr	r2, [pc, #548]	; (40006e34 <mvHwsDdr3TipRunAlg+0x238>)
40006c0e:	7019      	strb	r1, [r3, #0]
40006c10:	2302      	movs	r3, #2
40006c12:	548b      	strb	r3, [r1, r2]
40006c14:	3101      	adds	r1, #1
40006c16:	2917      	cmp	r1, #23
40006c18:	d1fb      	bne.n	40006c12 <mvHwsDdr3TipRunAlg+0x16>
40006c1a:	4620      	mov	r0, r4
40006c1c:	f002 f84a 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40006c20:	4b85      	ldr	r3, [pc, #532]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006c22:	781b      	ldrb	r3, [r3, #0]
40006c24:	2b01      	cmp	r3, #1
40006c26:	4605      	mov	r5, r0
40006c28:	d107      	bne.n	40006c3a <mvHwsDdr3TipRunAlg+0x3e>
40006c2a:	b2e0      	uxtb	r0, r4
40006c2c:	4e83      	ldr	r6, [pc, #524]	; (40006e3c <mvHwsDdr3TipRunAlg+0x240>)
40006c2e:	f7fd f85b 	bl	40003ce8 <printDeviceInfo>
40006c32:	6030      	str	r0, [r6, #0]
40006c34:	2800      	cmp	r0, #0
40006c36:	f040 84b3 	bne.w	400075a0 <mvHwsDdr3TipRunAlg+0x9a4>
40006c3a:	4e81      	ldr	r6, [pc, #516]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006c3c:	2300      	movs	r3, #0
40006c3e:	4f7f      	ldr	r7, [pc, #508]	; (40006e3c <mvHwsDdr3TipRunAlg+0x240>)
40006c40:	6033      	str	r3, [r6, #0]
40006c42:	e00d      	b.n	40006c60 <mvHwsDdr3TipRunAlg+0x64>
40006c44:	4620      	mov	r0, r4
40006c46:	f7ff f8d1 	bl	40005dec <ddr3TipDDR3ResetPhyRegs>
40006c4a:	6038      	str	r0, [r7, #0]
40006c4c:	b128      	cbz	r0, 40006c5a <mvHwsDdr3TipRunAlg+0x5e>
40006c4e:	f005 f93d 	bl	4000becc <gtBreakOnFail>
40006c52:	4b7a      	ldr	r3, [pc, #488]	; (40006e3c <mvHwsDdr3TipRunAlg+0x240>)
40006c54:	681d      	ldr	r5, [r3, #0]
40006c56:	f000 bcb1 	b.w	400075bc <mvHwsDdr3TipRunAlg+0x9c0>
40006c5a:	6833      	ldr	r3, [r6, #0]
40006c5c:	3301      	adds	r3, #1
40006c5e:	6033      	str	r3, [r6, #0]
40006c60:	6833      	ldr	r3, [r6, #0]
40006c62:	42ab      	cmp	r3, r5
40006c64:	d3ee      	bcc.n	40006c44 <mvHwsDdr3TipRunAlg+0x48>
40006c66:	4b76      	ldr	r3, [pc, #472]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006c68:	2100      	movs	r1, #0
40006c6a:	6019      	str	r1, [r3, #0]
40006c6c:	4b75      	ldr	r3, [pc, #468]	; (40006e44 <mvHwsDdr3TipRunAlg+0x248>)
40006c6e:	781e      	ldrb	r6, [r3, #0]
40006c70:	4b75      	ldr	r3, [pc, #468]	; (40006e48 <mvHwsDdr3TipRunAlg+0x24c>)
40006c72:	681a      	ldr	r2, [r3, #0]
40006c74:	4b75      	ldr	r3, [pc, #468]	; (40006e4c <mvHwsDdr3TipRunAlg+0x250>)
40006c76:	601a      	str	r2, [r3, #0]
40006c78:	4b75      	ldr	r3, [pc, #468]	; (40006e50 <mvHwsDdr3TipRunAlg+0x254>)
40006c7a:	781b      	ldrb	r3, [r3, #0]
40006c7c:	b163      	cbz	r3, 40006c98 <mvHwsDdr3TipRunAlg+0x9c>
40006c7e:	4b75      	ldr	r3, [pc, #468]	; (40006e54 <mvHwsDdr3TipRunAlg+0x258>)
40006c80:	681b      	ldr	r3, [r3, #0]
40006c82:	781b      	ldrb	r3, [r3, #0]
40006c84:	07d8      	lsls	r0, r3, #31
40006c86:	d507      	bpl.n	40006c98 <mvHwsDdr3TipRunAlg+0x9c>
40006c88:	4b73      	ldr	r3, [pc, #460]	; (40006e58 <mvHwsDdr3TipRunAlg+0x25c>)
40006c8a:	222c      	movs	r2, #44	; 0x2c
40006c8c:	b2e0      	uxtb	r0, r4
40006c8e:	fb02 3304 	mla	r3, r2, r4, r3
40006c92:	4632      	mov	r2, r6
40006c94:	695b      	ldr	r3, [r3, #20]
40006c96:	4798      	blx	r3
40006c98:	4b70      	ldr	r3, [pc, #448]	; (40006e5c <mvHwsDdr3TipRunAlg+0x260>)
40006c9a:	781b      	ldrb	r3, [r3, #0]
40006c9c:	b163      	cbz	r3, 40006cb8 <mvHwsDdr3TipRunAlg+0xbc>
40006c9e:	4b66      	ldr	r3, [pc, #408]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006ca0:	781b      	ldrb	r3, [r3, #0]
40006ca2:	2b02      	cmp	r3, #2
40006ca4:	d802      	bhi.n	40006cac <mvHwsDdr3TipRunAlg+0xb0>
40006ca6:	486e      	ldr	r0, [pc, #440]	; (40006e60 <mvHwsDdr3TipRunAlg+0x264>)
40006ca8:	f007 fc60 	bl	4000e56c <mvPrintf>
40006cac:	4620      	mov	r0, r4
40006cae:	2101      	movs	r1, #1
40006cb0:	2200      	movs	r2, #0
40006cb2:	4633      	mov	r3, r6
40006cb4:	f7fe f914 	bl	40004ee0 <AdllCalibration>
40006cb8:	4b6a      	ldr	r3, [pc, #424]	; (40006e64 <mvHwsDdr3TipRunAlg+0x268>)
40006cba:	781b      	ldrb	r3, [r3, #0]
40006cbc:	b14b      	cbz	r3, 40006cd2 <mvHwsDdr3TipRunAlg+0xd6>
40006cbe:	4b5e      	ldr	r3, [pc, #376]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006cc0:	781b      	ldrb	r3, [r3, #0]
40006cc2:	2b02      	cmp	r3, #2
40006cc4:	d802      	bhi.n	40006ccc <mvHwsDdr3TipRunAlg+0xd0>
40006cc6:	4868      	ldr	r0, [pc, #416]	; (40006e68 <mvHwsDdr3TipRunAlg+0x26c>)
40006cc8:	f007 fc50 	bl	4000e56c <mvPrintf>
40006ccc:	4620      	mov	r0, r4
40006cce:	f7fb fe27 	bl	40002920 <ddr3TipRegDump>
40006cd2:	4b66      	ldr	r3, [pc, #408]	; (40006e6c <mvHwsDdr3TipRunAlg+0x270>)
40006cd4:	681b      	ldr	r3, [r3, #0]
40006cd6:	07da      	lsls	r2, r3, #31
40006cd8:	d527      	bpl.n	40006d2a <mvHwsDdr3TipRunAlg+0x12e>
40006cda:	4b55      	ldr	r3, [pc, #340]	; (40006e30 <mvHwsDdr3TipRunAlg+0x234>)
40006cdc:	2200      	movs	r2, #0
40006cde:	701a      	strb	r2, [r3, #0]
40006ce0:	4b55      	ldr	r3, [pc, #340]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006ce2:	781b      	ldrb	r3, [r3, #0]
40006ce4:	2b02      	cmp	r3, #2
40006ce6:	d802      	bhi.n	40006cee <mvHwsDdr3TipRunAlg+0xf2>
40006ce8:	4861      	ldr	r0, [pc, #388]	; (40006e70 <mvHwsDdr3TipRunAlg+0x274>)
40006cea:	f007 fc3f 	bl	4000e56c <mvPrintf>
40006cee:	4620      	mov	r0, r4
40006cf0:	a904      	add	r1, sp, #16
40006cf2:	2300      	movs	r3, #0
40006cf4:	2201      	movs	r2, #1
40006cf6:	9304      	str	r3, [sp, #16]
40006cf8:	9307      	str	r3, [sp, #28]
40006cfa:	9205      	str	r2, [sp, #20]
40006cfc:	9206      	str	r2, [sp, #24]
40006cfe:	f7ff fa87 	bl	40006210 <mvHwsDdr3TipInitController>
40006d02:	4b58      	ldr	r3, [pc, #352]	; (40006e64 <mvHwsDdr3TipRunAlg+0x268>)
40006d04:	781b      	ldrb	r3, [r3, #0]
40006d06:	4606      	mov	r6, r0
40006d08:	b113      	cbz	r3, 40006d10 <mvHwsDdr3TipRunAlg+0x114>
40006d0a:	4620      	mov	r0, r4
40006d0c:	f7fb fe08 	bl	40002920 <ddr3TipRegDump>
40006d10:	b15e      	cbz	r6, 40006d2a <mvHwsDdr3TipRunAlg+0x12e>
40006d12:	4b49      	ldr	r3, [pc, #292]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006d14:	781b      	ldrb	r3, [r3, #0]
40006d16:	2b03      	cmp	r3, #3
40006d18:	d802      	bhi.n	40006d20 <mvHwsDdr3TipRunAlg+0x124>
40006d1a:	4856      	ldr	r0, [pc, #344]	; (40006e74 <mvHwsDdr3TipRunAlg+0x278>)
40006d1c:	f007 fc26 	bl	4000e56c <mvPrintf>
40006d20:	4b55      	ldr	r3, [pc, #340]	; (40006e78 <mvHwsDdr3TipRunAlg+0x27c>)
40006d22:	681b      	ldr	r3, [r3, #0]
40006d24:	2b00      	cmp	r3, #0
40006d26:	f000 8446 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006d2a:	4b50      	ldr	r3, [pc, #320]	; (40006e6c <mvHwsDdr3TipRunAlg+0x270>)
40006d2c:	681e      	ldr	r6, [r3, #0]
40006d2e:	f016 0604 	ands.w	r6, r6, #4
40006d32:	d03b      	beq.n	40006dac <mvHwsDdr3TipRunAlg+0x1b0>
40006d34:	4b3e      	ldr	r3, [pc, #248]	; (40006e30 <mvHwsDdr3TipRunAlg+0x234>)
40006d36:	2202      	movs	r2, #2
40006d38:	4f41      	ldr	r7, [pc, #260]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006d3a:	2600      	movs	r6, #0
40006d3c:	701a      	strb	r2, [r3, #0]
40006d3e:	603e      	str	r6, [r7, #0]
40006d40:	e008      	b.n	40006d54 <mvHwsDdr3TipRunAlg+0x158>
40006d42:	4620      	mov	r0, r4
40006d44:	2100      	movs	r1, #0
40006d46:	221f      	movs	r2, #31
40006d48:	2601      	movs	r6, #1
40006d4a:	f7ff f9a1 	bl	40006090 <ddr3TipAdllRegsBypass>
40006d4e:	683b      	ldr	r3, [r7, #0]
40006d50:	3301      	adds	r3, #1
40006d52:	603b      	str	r3, [r7, #0]
40006d54:	683b      	ldr	r3, [r7, #0]
40006d56:	42ab      	cmp	r3, r5
40006d58:	d3f3      	bcc.n	40006d42 <mvHwsDdr3TipRunAlg+0x146>
40006d5a:	4b39      	ldr	r3, [pc, #228]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006d5c:	2200      	movs	r2, #0
40006d5e:	4f47      	ldr	r7, [pc, #284]	; (40006e7c <mvHwsDdr3TipRunAlg+0x280>)
40006d60:	601a      	str	r2, [r3, #0]
40006d62:	4b35      	ldr	r3, [pc, #212]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006d64:	781b      	ldrb	r3, [r3, #0]
40006d66:	2b02      	cmp	r3, #2
40006d68:	d806      	bhi.n	40006d78 <mvHwsDdr3TipRunAlg+0x17c>
40006d6a:	783a      	ldrb	r2, [r7, #0]
40006d6c:	4b37      	ldr	r3, [pc, #220]	; (40006e4c <mvHwsDdr3TipRunAlg+0x250>)
40006d6e:	4844      	ldr	r0, [pc, #272]	; (40006e80 <mvHwsDdr3TipRunAlg+0x284>)
40006d70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40006d74:	f007 fbfa 	bl	4000e56c <mvPrintf>
40006d78:	783b      	ldrb	r3, [r7, #0]
40006d7a:	4620      	mov	r0, r4
40006d7c:	2101      	movs	r1, #1
40006d7e:	2200      	movs	r2, #0
40006d80:	f7fe fabc 	bl	400052fc <ddr3TipFreqSet>
40006d84:	4b37      	ldr	r3, [pc, #220]	; (40006e64 <mvHwsDdr3TipRunAlg+0x268>)
40006d86:	781b      	ldrb	r3, [r3, #0]
40006d88:	4607      	mov	r7, r0
40006d8a:	b113      	cbz	r3, 40006d92 <mvHwsDdr3TipRunAlg+0x196>
40006d8c:	4620      	mov	r0, r4
40006d8e:	f7fb fdc7 	bl	40002920 <ddr3TipRegDump>
40006d92:	b15f      	cbz	r7, 40006dac <mvHwsDdr3TipRunAlg+0x1b0>
40006d94:	4b28      	ldr	r3, [pc, #160]	; (40006e38 <mvHwsDdr3TipRunAlg+0x23c>)
40006d96:	781b      	ldrb	r3, [r3, #0]
40006d98:	2b03      	cmp	r3, #3
40006d9a:	d802      	bhi.n	40006da2 <mvHwsDdr3TipRunAlg+0x1a6>
40006d9c:	4839      	ldr	r0, [pc, #228]	; (40006e84 <mvHwsDdr3TipRunAlg+0x288>)
40006d9e:	f007 fbe5 	bl	4000e56c <mvPrintf>
40006da2:	4b35      	ldr	r3, [pc, #212]	; (40006e78 <mvHwsDdr3TipRunAlg+0x27c>)
40006da4:	681b      	ldr	r3, [r3, #0]
40006da6:	2b00      	cmp	r3, #0
40006da8:	f000 8405 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006dac:	4f24      	ldr	r7, [pc, #144]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006dae:	2300      	movs	r3, #0
40006db0:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 40006e6c <mvHwsDdr3TipRunAlg+0x270>
40006db4:	f8df a078 	ldr.w	sl, [pc, #120]	; 40006e30 <mvHwsDdr3TipRunAlg+0x234>
40006db8:	603b      	str	r3, [r7, #0]
40006dba:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40006e38 <mvHwsDdr3TipRunAlg+0x23c>
40006dbe:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40006e78 <mvHwsDdr3TipRunAlg+0x27c>
40006dc2:	e02a      	b.n	40006e1a <mvHwsDdr3TipRunAlg+0x21e>
40006dc4:	f8db 3000 	ldr.w	r3, [fp]
40006dc8:	071b      	lsls	r3, r3, #28
40006dca:	d523      	bpl.n	40006e14 <mvHwsDdr3TipRunAlg+0x218>
40006dcc:	2303      	movs	r3, #3
40006dce:	f88a 3000 	strb.w	r3, [sl]
40006dd2:	f898 3000 	ldrb.w	r3, [r8]
40006dd6:	2b02      	cmp	r3, #2
40006dd8:	d802      	bhi.n	40006de0 <mvHwsDdr3TipRunAlg+0x1e4>
40006dda:	482b      	ldr	r0, [pc, #172]	; (40006e88 <mvHwsDdr3TipRunAlg+0x28c>)
40006ddc:	f007 fbc6 	bl	4000e56c <mvPrintf>
40006de0:	4620      	mov	r0, r4
40006de2:	f000 ff0b 	bl	40007bfc <ddr3TipLoadAllPatternToMem>
40006de6:	491f      	ldr	r1, [pc, #124]	; (40006e64 <mvHwsDdr3TipRunAlg+0x268>)
40006de8:	780a      	ldrb	r2, [r1, #0]
40006dea:	4603      	mov	r3, r0
40006dec:	b122      	cbz	r2, 40006df8 <mvHwsDdr3TipRunAlg+0x1fc>
40006dee:	4620      	mov	r0, r4
40006df0:	9302      	str	r3, [sp, #8]
40006df2:	f7fb fd95 	bl	40002920 <ddr3TipRegDump>
40006df6:	9b02      	ldr	r3, [sp, #8]
40006df8:	b163      	cbz	r3, 40006e14 <mvHwsDdr3TipRunAlg+0x218>
40006dfa:	f898 3000 	ldrb.w	r3, [r8]
40006dfe:	2b03      	cmp	r3, #3
40006e00:	d803      	bhi.n	40006e0a <mvHwsDdr3TipRunAlg+0x20e>
40006e02:	4822      	ldr	r0, [pc, #136]	; (40006e8c <mvHwsDdr3TipRunAlg+0x290>)
40006e04:	6839      	ldr	r1, [r7, #0]
40006e06:	f007 fbb1 	bl	4000e56c <mvPrintf>
40006e0a:	f8d9 3000 	ldr.w	r3, [r9]
40006e0e:	2b00      	cmp	r3, #0
40006e10:	f000 83d1 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006e14:	683b      	ldr	r3, [r7, #0]
40006e16:	3301      	adds	r3, #1
40006e18:	603b      	str	r3, [r7, #0]
40006e1a:	6839      	ldr	r1, [r7, #0]
40006e1c:	4b08      	ldr	r3, [pc, #32]	; (40006e40 <mvHwsDdr3TipRunAlg+0x244>)
40006e1e:	42a9      	cmp	r1, r5
40006e20:	d3d0      	bcc.n	40006dc4 <mvHwsDdr3TipRunAlg+0x1c8>
40006e22:	2e01      	cmp	r6, #1
40006e24:	d141      	bne.n	40006eaa <mvHwsDdr3TipRunAlg+0x2ae>
40006e26:	2200      	movs	r2, #0
40006e28:	461e      	mov	r6, r3
40006e2a:	601a      	str	r2, [r3, #0]
40006e2c:	4f18      	ldr	r7, [pc, #96]	; (40006e90 <mvHwsDdr3TipRunAlg+0x294>)
40006e2e:	e039      	b.n	40006ea4 <mvHwsDdr3TipRunAlg+0x2a8>
40006e30:	4002096d 	andmi	r0, r2, sp, ror #18
40006e34:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40006e38:	40014579 	andmi	r4, r1, r9, ror r5
40006e3c:	40020868 	andmi	r0, r2, r8, ror #16
40006e40:	40020968 	andmi	r0, r2, r8, ror #18
40006e44:	40014614 	andmi	r4, r1, r4, lsl r6
40006e48:	400205dc 	ldrdmi	r0, [r2], -ip
40006e4c:	40014a58 	andmi	r4, r1, r8, asr sl
40006e50:	4002096c 	andmi	r0, r2, ip, ror #18
40006e54:	400205d8 	ldrdmi	r0, [r2], -r8
40006e58:	4002058c 	andmi	r0, r2, ip, lsl #11
40006e5c:	400145a8 	andmi	r4, r1, r8, lsr #11
40006e60:	40010234 	andmi	r0, r1, r4, lsr r2
40006e64:	4002095c 	andmi	r0, r2, ip, asr r9
40006e68:	40010251 	andmi	r0, r1, r1, asr r2
40006e6c:	400145f8 	strdmi	r4, [r1], -r8
40006e70:	4001026e 	andmi	r0, r1, lr, ror #4
40006e74:	40010288 	andmi	r0, r1, r8, lsl #5
40006e78:	40020984 	andmi	r0, r2, r4, lsl #19
40006e7c:	4002096e 	andmi	r0, r2, lr, ror #18
40006e80:	400102ad 	andmi	r0, r1, sp, lsr #5
40006e84:	400102c7 	andmi	r0, r1, r7, asr #5
40006e88:	400102e0 	andmi	r0, r1, r0, ror #5
40006e8c:	400102fb 	strdmi	r0, [r1], -fp
40006e90:	400145ac 	andmi	r4, r1, ip, lsr #11
40006e94:	4620      	mov	r0, r4
40006e96:	6839      	ldr	r1, [r7, #0]
40006e98:	2200      	movs	r2, #0
40006e9a:	f7ff f8f9 	bl	40006090 <ddr3TipAdllRegsBypass>
40006e9e:	6833      	ldr	r3, [r6, #0]
40006ea0:	3301      	adds	r3, #1
40006ea2:	6033      	str	r3, [r6, #0]
40006ea4:	6833      	ldr	r3, [r6, #0]
40006ea6:	42ab      	cmp	r3, r5
40006ea8:	d3f4      	bcc.n	40006e94 <mvHwsDdr3TipRunAlg+0x298>
40006eaa:	4b83      	ldr	r3, [pc, #524]	; (400070b8 <mvHwsDdr3TipRunAlg+0x4bc>)
40006eac:	2200      	movs	r2, #0
40006eae:	601a      	str	r2, [r3, #0]
40006eb0:	4b82      	ldr	r3, [pc, #520]	; (400070bc <mvHwsDdr3TipRunAlg+0x4c0>)
40006eb2:	681b      	ldr	r3, [r3, #0]
40006eb4:	06d8      	lsls	r0, r3, #27
40006eb6:	d528      	bpl.n	40006f0a <mvHwsDdr3TipRunAlg+0x30e>
40006eb8:	4b81      	ldr	r3, [pc, #516]	; (400070c0 <mvHwsDdr3TipRunAlg+0x4c4>)
40006eba:	2204      	movs	r2, #4
40006ebc:	4e81      	ldr	r6, [pc, #516]	; (400070c4 <mvHwsDdr3TipRunAlg+0x4c8>)
40006ebe:	701a      	strb	r2, [r3, #0]
40006ec0:	4b81      	ldr	r3, [pc, #516]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006ec2:	781b      	ldrb	r3, [r3, #0]
40006ec4:	2b02      	cmp	r3, #2
40006ec6:	d806      	bhi.n	40006ed6 <mvHwsDdr3TipRunAlg+0x2da>
40006ec8:	7832      	ldrb	r2, [r6, #0]
40006eca:	4b80      	ldr	r3, [pc, #512]	; (400070cc <mvHwsDdr3TipRunAlg+0x4d0>)
40006ecc:	4880      	ldr	r0, [pc, #512]	; (400070d0 <mvHwsDdr3TipRunAlg+0x4d4>)
40006ece:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40006ed2:	f007 fb4b 	bl	4000e56c <mvPrintf>
40006ed6:	7833      	ldrb	r3, [r6, #0]
40006ed8:	4620      	mov	r0, r4
40006eda:	2101      	movs	r1, #1
40006edc:	2200      	movs	r2, #0
40006ede:	f7fe fa0d 	bl	400052fc <ddr3TipFreqSet>
40006ee2:	4b7c      	ldr	r3, [pc, #496]	; (400070d4 <mvHwsDdr3TipRunAlg+0x4d8>)
40006ee4:	781b      	ldrb	r3, [r3, #0]
40006ee6:	4606      	mov	r6, r0
40006ee8:	b113      	cbz	r3, 40006ef0 <mvHwsDdr3TipRunAlg+0x2f4>
40006eea:	4620      	mov	r0, r4
40006eec:	f7fb fd18 	bl	40002920 <ddr3TipRegDump>
40006ef0:	b15e      	cbz	r6, 40006f0a <mvHwsDdr3TipRunAlg+0x30e>
40006ef2:	4b75      	ldr	r3, [pc, #468]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006ef4:	781b      	ldrb	r3, [r3, #0]
40006ef6:	2b03      	cmp	r3, #3
40006ef8:	d802      	bhi.n	40006f00 <mvHwsDdr3TipRunAlg+0x304>
40006efa:	4877      	ldr	r0, [pc, #476]	; (400070d8 <mvHwsDdr3TipRunAlg+0x4dc>)
40006efc:	f007 fb36 	bl	4000e56c <mvPrintf>
40006f00:	4b76      	ldr	r3, [pc, #472]	; (400070dc <mvHwsDdr3TipRunAlg+0x4e0>)
40006f02:	681b      	ldr	r3, [r3, #0]
40006f04:	2b00      	cmp	r3, #0
40006f06:	f000 8356 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006f0a:	4b6c      	ldr	r3, [pc, #432]	; (400070bc <mvHwsDdr3TipRunAlg+0x4c0>)
40006f0c:	681b      	ldr	r3, [r3, #0]
40006f0e:	0699      	lsls	r1, r3, #26
40006f10:	d52f      	bpl.n	40006f72 <mvHwsDdr3TipRunAlg+0x376>
40006f12:	4b6b      	ldr	r3, [pc, #428]	; (400070c0 <mvHwsDdr3TipRunAlg+0x4c4>)
40006f14:	2205      	movs	r2, #5
40006f16:	701a      	strb	r2, [r3, #0]
40006f18:	4b6b      	ldr	r3, [pc, #428]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006f1a:	781b      	ldrb	r3, [r3, #0]
40006f1c:	2b02      	cmp	r3, #2
40006f1e:	d802      	bhi.n	40006f26 <mvHwsDdr3TipRunAlg+0x32a>
40006f20:	486f      	ldr	r0, [pc, #444]	; (400070e0 <mvHwsDdr3TipRunAlg+0x4e4>)
40006f22:	f007 fb23 	bl	4000e56c <mvPrintf>
40006f26:	4b6f      	ldr	r3, [pc, #444]	; (400070e4 <mvHwsDdr3TipRunAlg+0x4e8>)
40006f28:	4620      	mov	r0, r4
40006f2a:	681b      	ldr	r3, [r3, #0]
40006f2c:	b143      	cbz	r3, 40006f40 <mvHwsDdr3TipRunAlg+0x344>
40006f2e:	4b65      	ldr	r3, [pc, #404]	; (400070c4 <mvHwsDdr3TipRunAlg+0x4c8>)
40006f30:	781a      	ldrb	r2, [r3, #0]
40006f32:	4b66      	ldr	r3, [pc, #408]	; (400070cc <mvHwsDdr3TipRunAlg+0x4d0>)
40006f34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40006f38:	f240 2315 	movw	r3, #533	; 0x215
40006f3c:	429a      	cmp	r2, r3
40006f3e:	d102      	bne.n	40006f46 <mvHwsDdr3TipRunAlg+0x34a>
40006f40:	f002 fb6c 	bl	4000961c <ddr3TipDynamicWriteLeveling>
40006f44:	e001      	b.n	40006f4a <mvHwsDdr3TipRunAlg+0x34e>
40006f46:	f002 fa7d 	bl	40009444 <ddr3TipLegacyDynamicWriteLeveling>
40006f4a:	4b62      	ldr	r3, [pc, #392]	; (400070d4 <mvHwsDdr3TipRunAlg+0x4d8>)
40006f4c:	4606      	mov	r6, r0
40006f4e:	781b      	ldrb	r3, [r3, #0]
40006f50:	b113      	cbz	r3, 40006f58 <mvHwsDdr3TipRunAlg+0x35c>
40006f52:	4620      	mov	r0, r4
40006f54:	f7fb fce4 	bl	40002920 <ddr3TipRegDump>
40006f58:	b15e      	cbz	r6, 40006f72 <mvHwsDdr3TipRunAlg+0x376>
40006f5a:	4b5b      	ldr	r3, [pc, #364]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006f5c:	781b      	ldrb	r3, [r3, #0]
40006f5e:	2b03      	cmp	r3, #3
40006f60:	d802      	bhi.n	40006f68 <mvHwsDdr3TipRunAlg+0x36c>
40006f62:	4861      	ldr	r0, [pc, #388]	; (400070e8 <mvHwsDdr3TipRunAlg+0x4ec>)
40006f64:	f007 fb02 	bl	4000e56c <mvPrintf>
40006f68:	4b5c      	ldr	r3, [pc, #368]	; (400070dc <mvHwsDdr3TipRunAlg+0x4e0>)
40006f6a:	681b      	ldr	r3, [r3, #0]
40006f6c:	2b00      	cmp	r3, #0
40006f6e:	f000 8322 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006f72:	4e51      	ldr	r6, [pc, #324]	; (400070b8 <mvHwsDdr3TipRunAlg+0x4bc>)
40006f74:	2300      	movs	r3, #0
40006f76:	f8df b144 	ldr.w	fp, [pc, #324]	; 400070bc <mvHwsDdr3TipRunAlg+0x4c0>
40006f7a:	f8df a144 	ldr.w	sl, [pc, #324]	; 400070c0 <mvHwsDdr3TipRunAlg+0x4c4>
40006f7e:	6033      	str	r3, [r6, #0]
40006f80:	4f51      	ldr	r7, [pc, #324]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006f82:	f8df 9150 	ldr.w	r9, [pc, #336]	; 400070d4 <mvHwsDdr3TipRunAlg+0x4d8>
40006f86:	f8df 8154 	ldr.w	r8, [pc, #340]	; 400070dc <mvHwsDdr3TipRunAlg+0x4e0>
40006f8a:	e028      	b.n	40006fde <mvHwsDdr3TipRunAlg+0x3e2>
40006f8c:	f8db 3000 	ldr.w	r3, [fp]
40006f90:	065a      	lsls	r2, r3, #25
40006f92:	d521      	bpl.n	40006fd8 <mvHwsDdr3TipRunAlg+0x3dc>
40006f94:	2306      	movs	r3, #6
40006f96:	f88a 3000 	strb.w	r3, [sl]
40006f9a:	783b      	ldrb	r3, [r7, #0]
40006f9c:	2b02      	cmp	r3, #2
40006f9e:	d802      	bhi.n	40006fa6 <mvHwsDdr3TipRunAlg+0x3aa>
40006fa0:	4852      	ldr	r0, [pc, #328]	; (400070ec <mvHwsDdr3TipRunAlg+0x4f0>)
40006fa2:	f007 fae3 	bl	4000e56c <mvPrintf>
40006fa6:	4620      	mov	r0, r4
40006fa8:	f000 fe28 	bl	40007bfc <ddr3TipLoadAllPatternToMem>
40006fac:	f899 2000 	ldrb.w	r2, [r9]
40006fb0:	4603      	mov	r3, r0
40006fb2:	b122      	cbz	r2, 40006fbe <mvHwsDdr3TipRunAlg+0x3c2>
40006fb4:	4620      	mov	r0, r4
40006fb6:	9302      	str	r3, [sp, #8]
40006fb8:	f7fb fcb2 	bl	40002920 <ddr3TipRegDump>
40006fbc:	9b02      	ldr	r3, [sp, #8]
40006fbe:	b15b      	cbz	r3, 40006fd8 <mvHwsDdr3TipRunAlg+0x3dc>
40006fc0:	783b      	ldrb	r3, [r7, #0]
40006fc2:	2b03      	cmp	r3, #3
40006fc4:	d803      	bhi.n	40006fce <mvHwsDdr3TipRunAlg+0x3d2>
40006fc6:	484a      	ldr	r0, [pc, #296]	; (400070f0 <mvHwsDdr3TipRunAlg+0x4f4>)
40006fc8:	6831      	ldr	r1, [r6, #0]
40006fca:	f007 facf 	bl	4000e56c <mvPrintf>
40006fce:	f8d8 3000 	ldr.w	r3, [r8]
40006fd2:	2b00      	cmp	r3, #0
40006fd4:	f000 82ef 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40006fd8:	6833      	ldr	r3, [r6, #0]
40006fda:	3301      	adds	r3, #1
40006fdc:	6033      	str	r3, [r6, #0]
40006fde:	6831      	ldr	r1, [r6, #0]
40006fe0:	42a9      	cmp	r1, r5
40006fe2:	d3d3      	bcc.n	40006f8c <mvHwsDdr3TipRunAlg+0x390>
40006fe4:	4b34      	ldr	r3, [pc, #208]	; (400070b8 <mvHwsDdr3TipRunAlg+0x4bc>)
40006fe6:	2200      	movs	r2, #0
40006fe8:	601a      	str	r2, [r3, #0]
40006fea:	4b34      	ldr	r3, [pc, #208]	; (400070bc <mvHwsDdr3TipRunAlg+0x4c0>)
40006fec:	681b      	ldr	r3, [r3, #0]
40006fee:	061b      	lsls	r3, r3, #24
40006ff0:	d530      	bpl.n	40007054 <mvHwsDdr3TipRunAlg+0x458>
40006ff2:	4b33      	ldr	r3, [pc, #204]	; (400070c0 <mvHwsDdr3TipRunAlg+0x4c4>)
40006ff4:	2207      	movs	r2, #7
40006ff6:	701a      	strb	r2, [r3, #0]
40006ff8:	4b33      	ldr	r3, [pc, #204]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40006ffa:	781b      	ldrb	r3, [r3, #0]
40006ffc:	2b02      	cmp	r3, #2
40006ffe:	d802      	bhi.n	40007006 <mvHwsDdr3TipRunAlg+0x40a>
40007000:	483c      	ldr	r0, [pc, #240]	; (400070f4 <mvHwsDdr3TipRunAlg+0x4f8>)
40007002:	f007 fab3 	bl	4000e56c <mvPrintf>
40007006:	4b37      	ldr	r3, [pc, #220]	; (400070e4 <mvHwsDdr3TipRunAlg+0x4e8>)
40007008:	4620      	mov	r0, r4
4000700a:	681a      	ldr	r2, [r3, #0]
4000700c:	4b2d      	ldr	r3, [pc, #180]	; (400070c4 <mvHwsDdr3TipRunAlg+0x4c8>)
4000700e:	b13a      	cbz	r2, 40007020 <mvHwsDdr3TipRunAlg+0x424>
40007010:	4a2e      	ldr	r2, [pc, #184]	; (400070cc <mvHwsDdr3TipRunAlg+0x4d0>)
40007012:	7819      	ldrb	r1, [r3, #0]
40007014:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
40007018:	f240 2215 	movw	r2, #533	; 0x215
4000701c:	4291      	cmp	r1, r2
4000701e:	d103      	bne.n	40007028 <mvHwsDdr3TipRunAlg+0x42c>
40007020:	7819      	ldrb	r1, [r3, #0]
40007022:	f001 fe8b 	bl	40008d3c <ddr3TipDynamicReadLeveling>
40007026:	e001      	b.n	4000702c <mvHwsDdr3TipRunAlg+0x430>
40007028:	f002 fa66 	bl	400094f8 <ddr3TipLegacyDynamicReadLeveling>
4000702c:	4b29      	ldr	r3, [pc, #164]	; (400070d4 <mvHwsDdr3TipRunAlg+0x4d8>)
4000702e:	4606      	mov	r6, r0
40007030:	781b      	ldrb	r3, [r3, #0]
40007032:	b113      	cbz	r3, 4000703a <mvHwsDdr3TipRunAlg+0x43e>
40007034:	4620      	mov	r0, r4
40007036:	f7fb fc73 	bl	40002920 <ddr3TipRegDump>
4000703a:	b15e      	cbz	r6, 40007054 <mvHwsDdr3TipRunAlg+0x458>
4000703c:	4b22      	ldr	r3, [pc, #136]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
4000703e:	781b      	ldrb	r3, [r3, #0]
40007040:	2b03      	cmp	r3, #3
40007042:	d802      	bhi.n	4000704a <mvHwsDdr3TipRunAlg+0x44e>
40007044:	482c      	ldr	r0, [pc, #176]	; (400070f8 <mvHwsDdr3TipRunAlg+0x4fc>)
40007046:	f007 fa91 	bl	4000e56c <mvPrintf>
4000704a:	4b24      	ldr	r3, [pc, #144]	; (400070dc <mvHwsDdr3TipRunAlg+0x4e0>)
4000704c:	681b      	ldr	r3, [r3, #0]
4000704e:	2b00      	cmp	r3, #0
40007050:	f000 82b1 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007054:	4b19      	ldr	r3, [pc, #100]	; (400070bc <mvHwsDdr3TipRunAlg+0x4c0>)
40007056:	681b      	ldr	r3, [r3, #0]
40007058:	059e      	lsls	r6, r3, #22
4000705a:	d520      	bpl.n	4000709e <mvHwsDdr3TipRunAlg+0x4a2>
4000705c:	4b18      	ldr	r3, [pc, #96]	; (400070c0 <mvHwsDdr3TipRunAlg+0x4c4>)
4000705e:	2208      	movs	r2, #8
40007060:	701a      	strb	r2, [r3, #0]
40007062:	4b19      	ldr	r3, [pc, #100]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40007064:	781b      	ldrb	r3, [r3, #0]
40007066:	2b02      	cmp	r3, #2
40007068:	d802      	bhi.n	40007070 <mvHwsDdr3TipRunAlg+0x474>
4000706a:	4824      	ldr	r0, [pc, #144]	; (400070fc <mvHwsDdr3TipRunAlg+0x500>)
4000706c:	f007 fa7e 	bl	4000e56c <mvPrintf>
40007070:	4620      	mov	r0, r4
40007072:	f002 ff75 	bl	40009f60 <ddr3TipDynamicWriteLevelingSupp>
40007076:	4b17      	ldr	r3, [pc, #92]	; (400070d4 <mvHwsDdr3TipRunAlg+0x4d8>)
40007078:	781b      	ldrb	r3, [r3, #0]
4000707a:	4606      	mov	r6, r0
4000707c:	b113      	cbz	r3, 40007084 <mvHwsDdr3TipRunAlg+0x488>
4000707e:	4620      	mov	r0, r4
40007080:	f7fb fc4e 	bl	40002920 <ddr3TipRegDump>
40007084:	b15e      	cbz	r6, 4000709e <mvHwsDdr3TipRunAlg+0x4a2>
40007086:	4b10      	ldr	r3, [pc, #64]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
40007088:	781b      	ldrb	r3, [r3, #0]
4000708a:	2b03      	cmp	r3, #3
4000708c:	d802      	bhi.n	40007094 <mvHwsDdr3TipRunAlg+0x498>
4000708e:	481c      	ldr	r0, [pc, #112]	; (40007100 <mvHwsDdr3TipRunAlg+0x504>)
40007090:	f007 fa6c 	bl	4000e56c <mvPrintf>
40007094:	4b11      	ldr	r3, [pc, #68]	; (400070dc <mvHwsDdr3TipRunAlg+0x4e0>)
40007096:	681b      	ldr	r3, [r3, #0]
40007098:	2b00      	cmp	r3, #0
4000709a:	f000 828c 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
4000709e:	4f06      	ldr	r7, [pc, #24]	; (400070b8 <mvHwsDdr3TipRunAlg+0x4bc>)
400070a0:	2300      	movs	r3, #0
400070a2:	f8df b018 	ldr.w	fp, [pc, #24]	; 400070bc <mvHwsDdr3TipRunAlg+0x4c0>
400070a6:	f8df a018 	ldr.w	sl, [pc, #24]	; 400070c0 <mvHwsDdr3TipRunAlg+0x4c4>
400070aa:	603b      	str	r3, [r7, #0]
400070ac:	4e06      	ldr	r6, [pc, #24]	; (400070c8 <mvHwsDdr3TipRunAlg+0x4cc>)
400070ae:	f8df 9024 	ldr.w	r9, [pc, #36]	; 400070d4 <mvHwsDdr3TipRunAlg+0x4d8>
400070b2:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400070dc <mvHwsDdr3TipRunAlg+0x4e0>
400070b6:	e04e      	b.n	40007156 <mvHwsDdr3TipRunAlg+0x55a>
400070b8:	40020968 	andmi	r0, r2, r8, ror #18
400070bc:	400145f8 	strdmi	r4, [r1], -r8
400070c0:	4002096d 	andmi	r0, r2, sp, ror #18
400070c4:	400205d4 	ldrdmi	r0, [r2], -r4
400070c8:	40014579 	andmi	r4, r1, r9, ror r5
400070cc:	40014a58 	andmi	r4, r1, r8, asr sl
400070d0:	40010326 	andmi	r0, r1, r6, lsr #6
400070d4:	4002095c 	andmi	r0, r2, ip, asr r9
400070d8:	400102c7 	andmi	r0, r1, r7, asr #5
400070dc:	40020984 	andmi	r0, r2, r4, lsl #19
400070e0:	40010343 	andmi	r0, r1, r3, asr #6
400070e4:	40020964 	andmi	r0, r2, r4, ror #18
400070e8:	4001035c 	andmi	r0, r1, ip, asr r3
400070ec:	40010382 	andmi	r0, r1, r2, lsl #7
400070f0:	400103a2 	andmi	r0, r1, r2, lsr #7
400070f4:	400103ce 	andmi	r0, r1, lr, asr #7
400070f8:	400103e6 	andmi	r0, r1, r6, ror #7
400070fc:	4001040b 	andmi	r0, r1, fp, lsl #8
40007100:	40010429 	andmi	r0, r1, r9, lsr #8
40007104:	f8db 3000 	ldr.w	r3, [fp]
40007108:	0558      	lsls	r0, r3, #21
4000710a:	d521      	bpl.n	40007150 <mvHwsDdr3TipRunAlg+0x554>
4000710c:	2309      	movs	r3, #9
4000710e:	f88a 3000 	strb.w	r3, [sl]
40007112:	7833      	ldrb	r3, [r6, #0]
40007114:	2b02      	cmp	r3, #2
40007116:	d802      	bhi.n	4000711e <mvHwsDdr3TipRunAlg+0x522>
40007118:	4895      	ldr	r0, [pc, #596]	; (40007370 <mvHwsDdr3TipRunAlg+0x774>)
4000711a:	f007 fa27 	bl	4000e56c <mvPrintf>
4000711e:	4620      	mov	r0, r4
40007120:	f005 ff83 	bl	4000d02a <ddr3TipPbsRx>
40007124:	f899 2000 	ldrb.w	r2, [r9]
40007128:	4603      	mov	r3, r0
4000712a:	b122      	cbz	r2, 40007136 <mvHwsDdr3TipRunAlg+0x53a>
4000712c:	4620      	mov	r0, r4
4000712e:	9302      	str	r3, [sp, #8]
40007130:	f7fb fbf6 	bl	40002920 <ddr3TipRegDump>
40007134:	9b02      	ldr	r3, [sp, #8]
40007136:	b15b      	cbz	r3, 40007150 <mvHwsDdr3TipRunAlg+0x554>
40007138:	7833      	ldrb	r3, [r6, #0]
4000713a:	2b03      	cmp	r3, #3
4000713c:	d803      	bhi.n	40007146 <mvHwsDdr3TipRunAlg+0x54a>
4000713e:	488d      	ldr	r0, [pc, #564]	; (40007374 <mvHwsDdr3TipRunAlg+0x778>)
40007140:	6839      	ldr	r1, [r7, #0]
40007142:	f007 fa13 	bl	4000e56c <mvPrintf>
40007146:	f8d8 3000 	ldr.w	r3, [r8]
4000714a:	2b00      	cmp	r3, #0
4000714c:	f000 8233 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007150:	683b      	ldr	r3, [r7, #0]
40007152:	3301      	adds	r3, #1
40007154:	603b      	str	r3, [r7, #0]
40007156:	6839      	ldr	r1, [r7, #0]
40007158:	4b87      	ldr	r3, [pc, #540]	; (40007378 <mvHwsDdr3TipRunAlg+0x77c>)
4000715a:	42a9      	cmp	r1, r5
4000715c:	d3d2      	bcc.n	40007104 <mvHwsDdr3TipRunAlg+0x508>
4000715e:	2200      	movs	r2, #0
40007160:	461e      	mov	r6, r3
40007162:	601a      	str	r2, [r3, #0]
40007164:	f8df b220 	ldr.w	fp, [pc, #544]	; 40007388 <mvHwsDdr3TipRunAlg+0x78c>
40007168:	f8df a220 	ldr.w	sl, [pc, #544]	; 4000738c <mvHwsDdr3TipRunAlg+0x790>
4000716c:	4f83      	ldr	r7, [pc, #524]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
4000716e:	f8df 9230 	ldr.w	r9, [pc, #560]	; 400073a0 <mvHwsDdr3TipRunAlg+0x7a4>
40007172:	f8df 8234 	ldr.w	r8, [pc, #564]	; 400073a8 <mvHwsDdr3TipRunAlg+0x7ac>
40007176:	e028      	b.n	400071ca <mvHwsDdr3TipRunAlg+0x5ce>
40007178:	f8db 3000 	ldr.w	r3, [fp]
4000717c:	051a      	lsls	r2, r3, #20
4000717e:	d521      	bpl.n	400071c4 <mvHwsDdr3TipRunAlg+0x5c8>
40007180:	230a      	movs	r3, #10
40007182:	f88a 3000 	strb.w	r3, [sl]
40007186:	783b      	ldrb	r3, [r7, #0]
40007188:	2b02      	cmp	r3, #2
4000718a:	d802      	bhi.n	40007192 <mvHwsDdr3TipRunAlg+0x596>
4000718c:	487c      	ldr	r0, [pc, #496]	; (40007380 <mvHwsDdr3TipRunAlg+0x784>)
4000718e:	f007 f9ed 	bl	4000e56c <mvPrintf>
40007192:	4620      	mov	r0, r4
40007194:	f005 ff46 	bl	4000d024 <ddr3TipPbsTx>
40007198:	f899 2000 	ldrb.w	r2, [r9]
4000719c:	4603      	mov	r3, r0
4000719e:	b122      	cbz	r2, 400071aa <mvHwsDdr3TipRunAlg+0x5ae>
400071a0:	4620      	mov	r0, r4
400071a2:	9302      	str	r3, [sp, #8]
400071a4:	f7fb fbbc 	bl	40002920 <ddr3TipRegDump>
400071a8:	9b02      	ldr	r3, [sp, #8]
400071aa:	b15b      	cbz	r3, 400071c4 <mvHwsDdr3TipRunAlg+0x5c8>
400071ac:	783b      	ldrb	r3, [r7, #0]
400071ae:	2b03      	cmp	r3, #3
400071b0:	d803      	bhi.n	400071ba <mvHwsDdr3TipRunAlg+0x5be>
400071b2:	4874      	ldr	r0, [pc, #464]	; (40007384 <mvHwsDdr3TipRunAlg+0x788>)
400071b4:	6831      	ldr	r1, [r6, #0]
400071b6:	f007 f9d9 	bl	4000e56c <mvPrintf>
400071ba:	f8d8 3000 	ldr.w	r3, [r8]
400071be:	2b00      	cmp	r3, #0
400071c0:	f000 81f9 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
400071c4:	6833      	ldr	r3, [r6, #0]
400071c6:	3301      	adds	r3, #1
400071c8:	6033      	str	r3, [r6, #0]
400071ca:	6831      	ldr	r1, [r6, #0]
400071cc:	42a9      	cmp	r1, r5
400071ce:	d3d3      	bcc.n	40007178 <mvHwsDdr3TipRunAlg+0x57c>
400071d0:	4b69      	ldr	r3, [pc, #420]	; (40007378 <mvHwsDdr3TipRunAlg+0x77c>)
400071d2:	2200      	movs	r2, #0
400071d4:	601a      	str	r2, [r3, #0]
400071d6:	4b6c      	ldr	r3, [pc, #432]	; (40007388 <mvHwsDdr3TipRunAlg+0x78c>)
400071d8:	681b      	ldr	r3, [r3, #0]
400071da:	04db      	lsls	r3, r3, #19
400071dc:	d537      	bpl.n	4000724e <mvHwsDdr3TipRunAlg+0x652>
400071de:	4b6b      	ldr	r3, [pc, #428]	; (4000738c <mvHwsDdr3TipRunAlg+0x790>)
400071e0:	220b      	movs	r2, #11
400071e2:	701a      	strb	r2, [r3, #0]
400071e4:	4b65      	ldr	r3, [pc, #404]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
400071e6:	781b      	ldrb	r3, [r3, #0]
400071e8:	2b02      	cmp	r3, #2
400071ea:	d80e      	bhi.n	4000720a <mvHwsDdr3TipRunAlg+0x60e>
400071ec:	4b68      	ldr	r3, [pc, #416]	; (40007390 <mvHwsDdr3TipRunAlg+0x794>)
400071ee:	2158      	movs	r1, #88	; 0x58
400071f0:	4868      	ldr	r0, [pc, #416]	; (40007394 <mvHwsDdr3TipRunAlg+0x798>)
400071f2:	681a      	ldr	r2, [r3, #0]
400071f4:	4b68      	ldr	r3, [pc, #416]	; (40007398 <mvHwsDdr3TipRunAlg+0x79c>)
400071f6:	681b      	ldr	r3, [r3, #0]
400071f8:	fb01 2303 	mla	r3, r1, r3, r2
400071fc:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
40007200:	4b66      	ldr	r3, [pc, #408]	; (4000739c <mvHwsDdr3TipRunAlg+0x7a0>)
40007202:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40007206:	f007 f9b1 	bl	4000e56c <mvPrintf>
4000720a:	4b61      	ldr	r3, [pc, #388]	; (40007390 <mvHwsDdr3TipRunAlg+0x794>)
4000720c:	2158      	movs	r1, #88	; 0x58
4000720e:	4620      	mov	r0, r4
40007210:	681a      	ldr	r2, [r3, #0]
40007212:	4b61      	ldr	r3, [pc, #388]	; (40007398 <mvHwsDdr3TipRunAlg+0x79c>)
40007214:	681b      	ldr	r3, [r3, #0]
40007216:	fb01 2303 	mla	r3, r1, r3, r2
4000721a:	2101      	movs	r1, #1
4000721c:	2200      	movs	r2, #0
4000721e:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
40007222:	f7fe f86b 	bl	400052fc <ddr3TipFreqSet>
40007226:	4b5e      	ldr	r3, [pc, #376]	; (400073a0 <mvHwsDdr3TipRunAlg+0x7a4>)
40007228:	781b      	ldrb	r3, [r3, #0]
4000722a:	4606      	mov	r6, r0
4000722c:	b113      	cbz	r3, 40007234 <mvHwsDdr3TipRunAlg+0x638>
4000722e:	4620      	mov	r0, r4
40007230:	f7fb fb76 	bl	40002920 <ddr3TipRegDump>
40007234:	b15e      	cbz	r6, 4000724e <mvHwsDdr3TipRunAlg+0x652>
40007236:	4b51      	ldr	r3, [pc, #324]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
40007238:	781b      	ldrb	r3, [r3, #0]
4000723a:	2b03      	cmp	r3, #3
4000723c:	d802      	bhi.n	40007244 <mvHwsDdr3TipRunAlg+0x648>
4000723e:	4859      	ldr	r0, [pc, #356]	; (400073a4 <mvHwsDdr3TipRunAlg+0x7a8>)
40007240:	f007 f994 	bl	4000e56c <mvPrintf>
40007244:	4b58      	ldr	r3, [pc, #352]	; (400073a8 <mvHwsDdr3TipRunAlg+0x7ac>)
40007246:	681b      	ldr	r3, [r3, #0]
40007248:	2b00      	cmp	r3, #0
4000724a:	f000 81b4 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
4000724e:	4b4e      	ldr	r3, [pc, #312]	; (40007388 <mvHwsDdr3TipRunAlg+0x78c>)
40007250:	681b      	ldr	r3, [r3, #0]
40007252:	045e      	lsls	r6, r3, #17
40007254:	d520      	bpl.n	40007298 <mvHwsDdr3TipRunAlg+0x69c>
40007256:	4b4d      	ldr	r3, [pc, #308]	; (4000738c <mvHwsDdr3TipRunAlg+0x790>)
40007258:	220d      	movs	r2, #13
4000725a:	701a      	strb	r2, [r3, #0]
4000725c:	4b47      	ldr	r3, [pc, #284]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
4000725e:	781b      	ldrb	r3, [r3, #0]
40007260:	2b02      	cmp	r3, #2
40007262:	d802      	bhi.n	4000726a <mvHwsDdr3TipRunAlg+0x66e>
40007264:	4851      	ldr	r0, [pc, #324]	; (400073ac <mvHwsDdr3TipRunAlg+0x7b0>)
40007266:	f007 f981 	bl	4000e56c <mvPrintf>
4000726a:	4620      	mov	r0, r4
4000726c:	f002 f9d6 	bl	4000961c <ddr3TipDynamicWriteLeveling>
40007270:	4b4b      	ldr	r3, [pc, #300]	; (400073a0 <mvHwsDdr3TipRunAlg+0x7a4>)
40007272:	781b      	ldrb	r3, [r3, #0]
40007274:	4606      	mov	r6, r0
40007276:	b113      	cbz	r3, 4000727e <mvHwsDdr3TipRunAlg+0x682>
40007278:	4620      	mov	r0, r4
4000727a:	f7fb fb51 	bl	40002920 <ddr3TipRegDump>
4000727e:	b15e      	cbz	r6, 40007298 <mvHwsDdr3TipRunAlg+0x69c>
40007280:	4b3e      	ldr	r3, [pc, #248]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
40007282:	781b      	ldrb	r3, [r3, #0]
40007284:	2b03      	cmp	r3, #3
40007286:	d802      	bhi.n	4000728e <mvHwsDdr3TipRunAlg+0x692>
40007288:	4849      	ldr	r0, [pc, #292]	; (400073b0 <mvHwsDdr3TipRunAlg+0x7b4>)
4000728a:	f007 f96f 	bl	4000e56c <mvPrintf>
4000728e:	4b46      	ldr	r3, [pc, #280]	; (400073a8 <mvHwsDdr3TipRunAlg+0x7ac>)
40007290:	681b      	ldr	r3, [r3, #0]
40007292:	2b00      	cmp	r3, #0
40007294:	f000 818f 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007298:	4b3b      	ldr	r3, [pc, #236]	; (40007388 <mvHwsDdr3TipRunAlg+0x78c>)
4000729a:	681b      	ldr	r3, [r3, #0]
4000729c:	0418      	lsls	r0, r3, #16
4000729e:	d520      	bpl.n	400072e2 <mvHwsDdr3TipRunAlg+0x6e6>
400072a0:	4b3a      	ldr	r3, [pc, #232]	; (4000738c <mvHwsDdr3TipRunAlg+0x790>)
400072a2:	2215      	movs	r2, #21
400072a4:	701a      	strb	r2, [r3, #0]
400072a6:	4b35      	ldr	r3, [pc, #212]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
400072a8:	781b      	ldrb	r3, [r3, #0]
400072aa:	2b02      	cmp	r3, #2
400072ac:	d802      	bhi.n	400072b4 <mvHwsDdr3TipRunAlg+0x6b8>
400072ae:	4841      	ldr	r0, [pc, #260]	; (400073b4 <mvHwsDdr3TipRunAlg+0x7b8>)
400072b0:	f007 f95c 	bl	4000e56c <mvPrintf>
400072b4:	4620      	mov	r0, r4
400072b6:	f000 fca1 	bl	40007bfc <ddr3TipLoadAllPatternToMem>
400072ba:	4b39      	ldr	r3, [pc, #228]	; (400073a0 <mvHwsDdr3TipRunAlg+0x7a4>)
400072bc:	781b      	ldrb	r3, [r3, #0]
400072be:	4606      	mov	r6, r0
400072c0:	b113      	cbz	r3, 400072c8 <mvHwsDdr3TipRunAlg+0x6cc>
400072c2:	4620      	mov	r0, r4
400072c4:	f7fb fb2c 	bl	40002920 <ddr3TipRegDump>
400072c8:	b15e      	cbz	r6, 400072e2 <mvHwsDdr3TipRunAlg+0x6e6>
400072ca:	4b2c      	ldr	r3, [pc, #176]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
400072cc:	781b      	ldrb	r3, [r3, #0]
400072ce:	2b03      	cmp	r3, #3
400072d0:	d802      	bhi.n	400072d8 <mvHwsDdr3TipRunAlg+0x6dc>
400072d2:	4839      	ldr	r0, [pc, #228]	; (400073b8 <mvHwsDdr3TipRunAlg+0x7bc>)
400072d4:	f007 f94a 	bl	4000e56c <mvPrintf>
400072d8:	4b33      	ldr	r3, [pc, #204]	; (400073a8 <mvHwsDdr3TipRunAlg+0x7ac>)
400072da:	681b      	ldr	r3, [r3, #0]
400072dc:	2b00      	cmp	r3, #0
400072de:	f000 816a 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
400072e2:	4b29      	ldr	r3, [pc, #164]	; (40007388 <mvHwsDdr3TipRunAlg+0x78c>)
400072e4:	681b      	ldr	r3, [r3, #0]
400072e6:	03d9      	lsls	r1, r3, #15
400072e8:	d529      	bpl.n	4000733e <mvHwsDdr3TipRunAlg+0x742>
400072ea:	4b28      	ldr	r3, [pc, #160]	; (4000738c <mvHwsDdr3TipRunAlg+0x790>)
400072ec:	220e      	movs	r2, #14
400072ee:	701a      	strb	r2, [r3, #0]
400072f0:	4b22      	ldr	r3, [pc, #136]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
400072f2:	781b      	ldrb	r3, [r3, #0]
400072f4:	2b02      	cmp	r3, #2
400072f6:	d802      	bhi.n	400072fe <mvHwsDdr3TipRunAlg+0x702>
400072f8:	4830      	ldr	r0, [pc, #192]	; (400073bc <mvHwsDdr3TipRunAlg+0x7c0>)
400072fa:	f007 f937 	bl	4000e56c <mvPrintf>
400072fe:	4b24      	ldr	r3, [pc, #144]	; (40007390 <mvHwsDdr3TipRunAlg+0x794>)
40007300:	2158      	movs	r1, #88	; 0x58
40007302:	4620      	mov	r0, r4
40007304:	681a      	ldr	r2, [r3, #0]
40007306:	4b24      	ldr	r3, [pc, #144]	; (40007398 <mvHwsDdr3TipRunAlg+0x79c>)
40007308:	681b      	ldr	r3, [r3, #0]
4000730a:	fb01 2303 	mla	r3, r1, r3, r2
4000730e:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
40007312:	f001 fd13 	bl	40008d3c <ddr3TipDynamicReadLeveling>
40007316:	4b22      	ldr	r3, [pc, #136]	; (400073a0 <mvHwsDdr3TipRunAlg+0x7a4>)
40007318:	781b      	ldrb	r3, [r3, #0]
4000731a:	4606      	mov	r6, r0
4000731c:	b113      	cbz	r3, 40007324 <mvHwsDdr3TipRunAlg+0x728>
4000731e:	4620      	mov	r0, r4
40007320:	f7fb fafe 	bl	40002920 <ddr3TipRegDump>
40007324:	b15e      	cbz	r6, 4000733e <mvHwsDdr3TipRunAlg+0x742>
40007326:	4b15      	ldr	r3, [pc, #84]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
40007328:	781b      	ldrb	r3, [r3, #0]
4000732a:	2b03      	cmp	r3, #3
4000732c:	d802      	bhi.n	40007334 <mvHwsDdr3TipRunAlg+0x738>
4000732e:	4824      	ldr	r0, [pc, #144]	; (400073c0 <mvHwsDdr3TipRunAlg+0x7c4>)
40007330:	f007 f91c 	bl	4000e56c <mvPrintf>
40007334:	4b1c      	ldr	r3, [pc, #112]	; (400073a8 <mvHwsDdr3TipRunAlg+0x7ac>)
40007336:	681b      	ldr	r3, [r3, #0]
40007338:	2b00      	cmp	r3, #0
4000733a:	f000 813c 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
4000733e:	4b12      	ldr	r3, [pc, #72]	; (40007388 <mvHwsDdr3TipRunAlg+0x78c>)
40007340:	681b      	ldr	r3, [r3, #0]
40007342:	035a      	lsls	r2, r3, #13
40007344:	d506      	bpl.n	40007354 <mvHwsDdr3TipRunAlg+0x758>
40007346:	4b0d      	ldr	r3, [pc, #52]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
40007348:	781b      	ldrb	r3, [r3, #0]
4000734a:	2b02      	cmp	r3, #2
4000734c:	d802      	bhi.n	40007354 <mvHwsDdr3TipRunAlg+0x758>
4000734e:	481d      	ldr	r0, [pc, #116]	; (400073c4 <mvHwsDdr3TipRunAlg+0x7c8>)
40007350:	f007 f90c 	bl	4000e56c <mvPrintf>
40007354:	4e08      	ldr	r6, [pc, #32]	; (40007378 <mvHwsDdr3TipRunAlg+0x77c>)
40007356:	2300      	movs	r3, #0
40007358:	f8df b02c 	ldr.w	fp, [pc, #44]	; 40007388 <mvHwsDdr3TipRunAlg+0x78c>
4000735c:	f8df a02c 	ldr.w	sl, [pc, #44]	; 4000738c <mvHwsDdr3TipRunAlg+0x790>
40007360:	6033      	str	r3, [r6, #0]
40007362:	4f06      	ldr	r7, [pc, #24]	; (4000737c <mvHwsDdr3TipRunAlg+0x780>)
40007364:	f8df 9038 	ldr.w	r9, [pc, #56]	; 400073a0 <mvHwsDdr3TipRunAlg+0x7a4>
40007368:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400073a8 <mvHwsDdr3TipRunAlg+0x7ac>
4000736c:	e059      	b.n	40007422 <mvHwsDdr3TipRunAlg+0x826>
4000736e:	bf00      	nop
40007370:	40010453 	andmi	r0, r1, r3, asr r4
40007374:	4001046b 	andmi	r0, r1, fp, ror #8
40007378:	40020968 	andmi	r0, r2, r8, ror #18
4000737c:	40014579 	andmi	r4, r1, r9, ror r5
40007380:	40010488 	andmi	r0, r1, r8, lsl #9
40007384:	400104a0 	andmi	r0, r1, r0, lsr #9
40007388:	400145f8 	strdmi	r4, [r1], -r8
4000738c:	4002096d 	andmi	r0, r2, sp, ror #18
40007390:	400205d8 	ldrdmi	r0, [r2], -r8
40007394:	400104bd 			; <UNDEFINED> instruction: 0x400104bd
40007398:	40020980 	andmi	r0, r2, r0, lsl #19
4000739c:	40014a58 	andmi	r4, r1, r8, asr sl
400073a0:	4002095c 	andmi	r0, r2, ip, asr r9
400073a4:	400102c7 	andmi	r0, r1, r7, asr #5
400073a8:	40020984 	andmi	r0, r2, r4, lsl #19
400073ac:	400104da 	ldrdmi	r0, [r1], -sl
400073b0:	400104f6 	strdmi	r0, [r1], -r6
400073b4:	4001051f 	andmi	r0, r1, pc, lsl r5
400073b8:	40010532 	andmi	r0, r1, r2, lsr r5
400073bc:	40010557 	andmi	r0, r1, r7, asr r5
400073c0:	40010573 	andmi	r0, r1, r3, ror r5
400073c4:	4001059b 	mulmi	r1, fp, r5
400073c8:	f8db 3000 	ldr.w	r3, [fp]
400073cc:	01db      	lsls	r3, r3, #7
400073ce:	d525      	bpl.n	4000741c <mvHwsDdr3TipRunAlg+0x820>
400073d0:	2311      	movs	r3, #17
400073d2:	f88a 3000 	strb.w	r3, [sl]
400073d6:	783b      	ldrb	r3, [r7, #0]
400073d8:	2b02      	cmp	r3, #2
400073da:	d802      	bhi.n	400073e2 <mvHwsDdr3TipRunAlg+0x7e6>
400073dc:	4898      	ldr	r0, [pc, #608]	; (40007640 <mvHwsDdr3TipRunAlg+0xa44>)
400073de:	f007 f8c5 	bl	4000e56c <mvPrintf>
400073e2:	4620      	mov	r0, r4
400073e4:	f003 f896 	bl	4000a514 <ddr3TipVref>
400073e8:	f899 3000 	ldrb.w	r3, [r9]
400073ec:	9003      	str	r0, [sp, #12]
400073ee:	b143      	cbz	r3, 40007402 <mvHwsDdr3TipRunAlg+0x806>
400073f0:	783b      	ldrb	r3, [r7, #0]
400073f2:	2b03      	cmp	r3, #3
400073f4:	d802      	bhi.n	400073fc <mvHwsDdr3TipRunAlg+0x800>
400073f6:	4893      	ldr	r0, [pc, #588]	; (40007644 <mvHwsDdr3TipRunAlg+0xa48>)
400073f8:	f007 f8b8 	bl	4000e56c <mvPrintf>
400073fc:	4620      	mov	r0, r4
400073fe:	f7fb fa8f 	bl	40002920 <ddr3TipRegDump>
40007402:	9b03      	ldr	r3, [sp, #12]
40007404:	b153      	cbz	r3, 4000741c <mvHwsDdr3TipRunAlg+0x820>
40007406:	783b      	ldrb	r3, [r7, #0]
40007408:	2b03      	cmp	r3, #3
4000740a:	d802      	bhi.n	40007412 <mvHwsDdr3TipRunAlg+0x816>
4000740c:	488e      	ldr	r0, [pc, #568]	; (40007648 <mvHwsDdr3TipRunAlg+0xa4c>)
4000740e:	f007 f8ad 	bl	4000e56c <mvPrintf>
40007412:	f8d8 3000 	ldr.w	r3, [r8]
40007416:	2b00      	cmp	r3, #0
40007418:	f000 80cd 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
4000741c:	6833      	ldr	r3, [r6, #0]
4000741e:	3301      	adds	r3, #1
40007420:	6033      	str	r3, [r6, #0]
40007422:	6832      	ldr	r2, [r6, #0]
40007424:	4b89      	ldr	r3, [pc, #548]	; (4000764c <mvHwsDdr3TipRunAlg+0xa50>)
40007426:	42aa      	cmp	r2, r5
40007428:	d3ce      	bcc.n	400073c8 <mvHwsDdr3TipRunAlg+0x7cc>
4000742a:	2200      	movs	r2, #0
4000742c:	461e      	mov	r6, r3
4000742e:	601a      	str	r2, [r3, #0]
40007430:	f8df b258 	ldr.w	fp, [pc, #600]	; 4000768c <mvHwsDdr3TipRunAlg+0xa90>
40007434:	f8df a258 	ldr.w	sl, [pc, #600]	; 40007690 <mvHwsDdr3TipRunAlg+0xa94>
40007438:	4f85      	ldr	r7, [pc, #532]	; (40007650 <mvHwsDdr3TipRunAlg+0xa54>)
4000743a:	f8df 9238 	ldr.w	r9, [pc, #568]	; 40007674 <mvHwsDdr3TipRunAlg+0xa78>
4000743e:	f8df 8254 	ldr.w	r8, [pc, #596]	; 40007694 <mvHwsDdr3TipRunAlg+0xa98>
40007442:	e028      	b.n	40007496 <mvHwsDdr3TipRunAlg+0x89a>
40007444:	f8db 3000 	ldr.w	r3, [fp]
40007448:	02d8      	lsls	r0, r3, #11
4000744a:	d521      	bpl.n	40007490 <mvHwsDdr3TipRunAlg+0x894>
4000744c:	2312      	movs	r3, #18
4000744e:	f88a 3000 	strb.w	r3, [sl]
40007452:	783b      	ldrb	r3, [r7, #0]
40007454:	2b02      	cmp	r3, #2
40007456:	d802      	bhi.n	4000745e <mvHwsDdr3TipRunAlg+0x862>
40007458:	487e      	ldr	r0, [pc, #504]	; (40007654 <mvHwsDdr3TipRunAlg+0xa58>)
4000745a:	f007 f887 	bl	4000e56c <mvPrintf>
4000745e:	4620      	mov	r0, r4
40007460:	f006 fbb0 	bl	4000dbc4 <ddr3TipCentralizationRx>
40007464:	f899 2000 	ldrb.w	r2, [r9]
40007468:	4603      	mov	r3, r0
4000746a:	b122      	cbz	r2, 40007476 <mvHwsDdr3TipRunAlg+0x87a>
4000746c:	4620      	mov	r0, r4
4000746e:	9302      	str	r3, [sp, #8]
40007470:	f7fb fa56 	bl	40002920 <ddr3TipRegDump>
40007474:	9b02      	ldr	r3, [sp, #8]
40007476:	b15b      	cbz	r3, 40007490 <mvHwsDdr3TipRunAlg+0x894>
40007478:	783b      	ldrb	r3, [r7, #0]
4000747a:	2b03      	cmp	r3, #3
4000747c:	d803      	bhi.n	40007486 <mvHwsDdr3TipRunAlg+0x88a>
4000747e:	4876      	ldr	r0, [pc, #472]	; (40007658 <mvHwsDdr3TipRunAlg+0xa5c>)
40007480:	6831      	ldr	r1, [r6, #0]
40007482:	f007 f873 	bl	4000e56c <mvPrintf>
40007486:	f8d8 3000 	ldr.w	r3, [r8]
4000748a:	2b00      	cmp	r3, #0
4000748c:	f000 8093 	beq.w	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007490:	6833      	ldr	r3, [r6, #0]
40007492:	3301      	adds	r3, #1
40007494:	6033      	str	r3, [r6, #0]
40007496:	6831      	ldr	r1, [r6, #0]
40007498:	4b6c      	ldr	r3, [pc, #432]	; (4000764c <mvHwsDdr3TipRunAlg+0xa50>)
4000749a:	42a9      	cmp	r1, r5
4000749c:	d3d2      	bcc.n	40007444 <mvHwsDdr3TipRunAlg+0x848>
4000749e:	2200      	movs	r2, #0
400074a0:	461f      	mov	r7, r3
400074a2:	601a      	str	r2, [r3, #0]
400074a4:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 4000768c <mvHwsDdr3TipRunAlg+0xa90>
400074a8:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 40007690 <mvHwsDdr3TipRunAlg+0xa94>
400074ac:	4e68      	ldr	r6, [pc, #416]	; (40007650 <mvHwsDdr3TipRunAlg+0xa54>)
400074ae:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40007674 <mvHwsDdr3TipRunAlg+0xa78>
400074b2:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 40007694 <mvHwsDdr3TipRunAlg+0xa98>
400074b6:	e027      	b.n	40007508 <mvHwsDdr3TipRunAlg+0x90c>
400074b8:	f8db 3000 	ldr.w	r3, [fp]
400074bc:	039a      	lsls	r2, r3, #14
400074be:	d520      	bpl.n	40007502 <mvHwsDdr3TipRunAlg+0x906>
400074c0:	230f      	movs	r3, #15
400074c2:	f88a 3000 	strb.w	r3, [sl]
400074c6:	7833      	ldrb	r3, [r6, #0]
400074c8:	2b02      	cmp	r3, #2
400074ca:	d802      	bhi.n	400074d2 <mvHwsDdr3TipRunAlg+0x8d6>
400074cc:	4863      	ldr	r0, [pc, #396]	; (4000765c <mvHwsDdr3TipRunAlg+0xa60>)
400074ce:	f007 f84d 	bl	4000e56c <mvPrintf>
400074d2:	4620      	mov	r0, r4
400074d4:	f002 fd44 	bl	40009f60 <ddr3TipDynamicWriteLevelingSupp>
400074d8:	f899 2000 	ldrb.w	r2, [r9]
400074dc:	4603      	mov	r3, r0
400074de:	b122      	cbz	r2, 400074ea <mvHwsDdr3TipRunAlg+0x8ee>
400074e0:	4620      	mov	r0, r4
400074e2:	9302      	str	r3, [sp, #8]
400074e4:	f7fb fa1c 	bl	40002920 <ddr3TipRegDump>
400074e8:	9b02      	ldr	r3, [sp, #8]
400074ea:	b153      	cbz	r3, 40007502 <mvHwsDdr3TipRunAlg+0x906>
400074ec:	7833      	ldrb	r3, [r6, #0]
400074ee:	2b03      	cmp	r3, #3
400074f0:	d803      	bhi.n	400074fa <mvHwsDdr3TipRunAlg+0x8fe>
400074f2:	485b      	ldr	r0, [pc, #364]	; (40007660 <mvHwsDdr3TipRunAlg+0xa64>)
400074f4:	6839      	ldr	r1, [r7, #0]
400074f6:	f007 f839 	bl	4000e56c <mvPrintf>
400074fa:	f8d8 3000 	ldr.w	r3, [r8]
400074fe:	2b00      	cmp	r3, #0
40007500:	d059      	beq.n	400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007502:	683b      	ldr	r3, [r7, #0]
40007504:	3301      	adds	r3, #1
40007506:	603b      	str	r3, [r7, #0]
40007508:	6839      	ldr	r1, [r7, #0]
4000750a:	4b50      	ldr	r3, [pc, #320]	; (4000764c <mvHwsDdr3TipRunAlg+0xa50>)
4000750c:	42a9      	cmp	r1, r5
4000750e:	d3d3      	bcc.n	400074b8 <mvHwsDdr3TipRunAlg+0x8bc>
40007510:	2200      	movs	r2, #0
40007512:	461e      	mov	r6, r3
40007514:	601a      	str	r2, [r3, #0]
40007516:	f8df b174 	ldr.w	fp, [pc, #372]	; 4000768c <mvHwsDdr3TipRunAlg+0xa90>
4000751a:	f8df a174 	ldr.w	sl, [pc, #372]	; 40007690 <mvHwsDdr3TipRunAlg+0xa94>
4000751e:	4f4c      	ldr	r7, [pc, #304]	; (40007650 <mvHwsDdr3TipRunAlg+0xa54>)
40007520:	f8df 9150 	ldr.w	r9, [pc, #336]	; 40007674 <mvHwsDdr3TipRunAlg+0xa78>
40007524:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40007694 <mvHwsDdr3TipRunAlg+0xa98>
40007528:	e026      	b.n	40007578 <mvHwsDdr3TipRunAlg+0x97c>
4000752a:	f8db 3000 	ldr.w	r3, [fp]
4000752e:	029b      	lsls	r3, r3, #10
40007530:	d51f      	bpl.n	40007572 <mvHwsDdr3TipRunAlg+0x976>
40007532:	2313      	movs	r3, #19
40007534:	f88a 3000 	strb.w	r3, [sl]
40007538:	783b      	ldrb	r3, [r7, #0]
4000753a:	2b02      	cmp	r3, #2
4000753c:	d802      	bhi.n	40007544 <mvHwsDdr3TipRunAlg+0x948>
4000753e:	4849      	ldr	r0, [pc, #292]	; (40007664 <mvHwsDdr3TipRunAlg+0xa68>)
40007540:	f007 f814 	bl	4000e56c <mvPrintf>
40007544:	4620      	mov	r0, r4
40007546:	f006 f94b 	bl	4000d7e0 <ddr3TipCentralizationTx>
4000754a:	f899 2000 	ldrb.w	r2, [r9]
4000754e:	4603      	mov	r3, r0
40007550:	b122      	cbz	r2, 4000755c <mvHwsDdr3TipRunAlg+0x960>
40007552:	4620      	mov	r0, r4
40007554:	9302      	str	r3, [sp, #8]
40007556:	f7fb f9e3 	bl	40002920 <ddr3TipRegDump>
4000755a:	9b02      	ldr	r3, [sp, #8]
4000755c:	b14b      	cbz	r3, 40007572 <mvHwsDdr3TipRunAlg+0x976>
4000755e:	783b      	ldrb	r3, [r7, #0]
40007560:	2b03      	cmp	r3, #3
40007562:	d803      	bhi.n	4000756c <mvHwsDdr3TipRunAlg+0x970>
40007564:	4840      	ldr	r0, [pc, #256]	; (40007668 <mvHwsDdr3TipRunAlg+0xa6c>)
40007566:	6831      	ldr	r1, [r6, #0]
40007568:	f007 f800 	bl	4000e56c <mvPrintf>
4000756c:	f8d8 3000 	ldr.w	r3, [r8]
40007570:	b30b      	cbz	r3, 400075b6 <mvHwsDdr3TipRunAlg+0x9ba>
40007572:	6833      	ldr	r3, [r6, #0]
40007574:	3301      	adds	r3, #1
40007576:	6033      	str	r3, [r6, #0]
40007578:	6831      	ldr	r1, [r6, #0]
4000757a:	42a9      	cmp	r1, r5
4000757c:	d3d5      	bcc.n	4000752a <mvHwsDdr3TipRunAlg+0x92e>
4000757e:	4b33      	ldr	r3, [pc, #204]	; (4000764c <mvHwsDdr3TipRunAlg+0xa50>)
40007580:	2200      	movs	r2, #0
40007582:	601a      	str	r2, [r3, #0]
40007584:	4b32      	ldr	r3, [pc, #200]	; (40007650 <mvHwsDdr3TipRunAlg+0xa54>)
40007586:	781b      	ldrb	r3, [r3, #0]
40007588:	2b02      	cmp	r3, #2
4000758a:	d802      	bhi.n	40007592 <mvHwsDdr3TipRunAlg+0x996>
4000758c:	4837      	ldr	r0, [pc, #220]	; (4000766c <mvHwsDdr3TipRunAlg+0xa70>)
4000758e:	f006 ffed 	bl	4000e56c <mvPrintf>
40007592:	4620      	mov	r0, r4
40007594:	4e36      	ldr	r6, [pc, #216]	; (40007670 <mvHwsDdr3TipRunAlg+0xa74>)
40007596:	f7fe fd2b 	bl	40005ff0 <ddr3TipRestoreDunitRegs>
4000759a:	4605      	mov	r5, r0
4000759c:	6030      	str	r0, [r6, #0]
4000759e:	b118      	cbz	r0, 400075a8 <mvHwsDdr3TipRunAlg+0x9ac>
400075a0:	f004 fc94 	bl	4000becc <gtBreakOnFail>
400075a4:	6835      	ldr	r5, [r6, #0]
400075a6:	e009      	b.n	400075bc <mvHwsDdr3TipRunAlg+0x9c0>
400075a8:	4b32      	ldr	r3, [pc, #200]	; (40007674 <mvHwsDdr3TipRunAlg+0xa78>)
400075aa:	781b      	ldrb	r3, [r3, #0]
400075ac:	b12b      	cbz	r3, 400075ba <mvHwsDdr3TipRunAlg+0x9be>
400075ae:	4620      	mov	r0, r4
400075b0:	f7fb f9b6 	bl	40002920 <ddr3TipRegDump>
400075b4:	e002      	b.n	400075bc <mvHwsDdr3TipRunAlg+0x9c0>
400075b6:	2501      	movs	r5, #1
400075b8:	e000      	b.n	400075bc <mvHwsDdr3TipRunAlg+0x9c0>
400075ba:	461d      	mov	r5, r3
400075bc:	4b2e      	ldr	r3, [pc, #184]	; (40007678 <mvHwsDdr3TipRunAlg+0xa7c>)
400075be:	681b      	ldr	r3, [r3, #0]
400075c0:	b14b      	cbz	r3, 400075d6 <mvHwsDdr3TipRunAlg+0x9da>
400075c2:	f241 0324 	movw	r3, #4132	; 0x1024
400075c6:	9300      	str	r3, [sp, #0]
400075c8:	4b2c      	ldr	r3, [pc, #176]	; (4000767c <mvHwsDdr3TipRunAlg+0xa80>)
400075ca:	2201      	movs	r2, #1
400075cc:	4620      	mov	r0, r4
400075ce:	6819      	ldr	r1, [r3, #0]
400075d0:	4613      	mov	r3, r2
400075d2:	f7fc fbd9 	bl	40003d88 <RunXsbTest>
400075d6:	4b27      	ldr	r3, [pc, #156]	; (40007674 <mvHwsDdr3TipRunAlg+0xa78>)
400075d8:	781b      	ldrb	r3, [r3, #0]
400075da:	b113      	cbz	r3, 400075e2 <mvHwsDdr3TipRunAlg+0x9e6>
400075dc:	4620      	mov	r0, r4
400075de:	f7fb f99f 	bl	40002920 <ddr3TipRegDump>
400075e2:	4b27      	ldr	r3, [pc, #156]	; (40007680 <mvHwsDdr3TipRunAlg+0xa84>)
400075e4:	4620      	mov	r0, r4
400075e6:	4e22      	ldr	r6, [pc, #136]	; (40007670 <mvHwsDdr3TipRunAlg+0xa74>)
400075e8:	6819      	ldr	r1, [r3, #0]
400075ea:	f7fc f8dd 	bl	400037a8 <ddr3TipPrintLog>
400075ee:	6030      	str	r0, [r6, #0]
400075f0:	b948      	cbnz	r0, 40007606 <mvHwsDdr3TipRunAlg+0xa0a>
400075f2:	b125      	cbz	r5, 400075fe <mvHwsDdr3TipRunAlg+0xa02>
400075f4:	4620      	mov	r0, r4
400075f6:	f7fb fa4d 	bl	40002a94 <ddr3TipPrintStabilityLog>
400075fa:	6030      	str	r0, [r6, #0]
400075fc:	b918      	cbnz	r0, 40007606 <mvHwsDdr3TipRunAlg+0xa0a>
400075fe:	2400      	movs	r4, #0
40007600:	4a20      	ldr	r2, [pc, #128]	; (40007684 <mvHwsDdr3TipRunAlg+0xa88>)
40007602:	4623      	mov	r3, r4
40007604:	e005      	b.n	40007612 <mvHwsDdr3TipRunAlg+0xa16>
40007606:	f004 fc61 	bl	4000becc <gtBreakOnFail>
4000760a:	6835      	ldr	r5, [r6, #0]
4000760c:	2d00      	cmp	r5, #0
4000760e:	d152      	bne.n	400076b6 <mvHwsDdr3TipRunAlg+0xaba>
40007610:	e05b      	b.n	400076ca <mvHwsDdr3TipRunAlg+0xace>
40007612:	5c99      	ldrb	r1, [r3, r2]
40007614:	3301      	adds	r3, #1
40007616:	2900      	cmp	r1, #0
40007618:	bf08      	it	eq
4000761a:	2401      	moveq	r4, #1
4000761c:	2b17      	cmp	r3, #23
4000761e:	d1f8      	bne.n	40007612 <mvHwsDdr3TipRunAlg+0xa16>
40007620:	2c01      	cmp	r4, #1
40007622:	d108      	bne.n	40007636 <mvHwsDdr3TipRunAlg+0xa3a>
40007624:	4b0a      	ldr	r3, [pc, #40]	; (40007650 <mvHwsDdr3TipRunAlg+0xa54>)
40007626:	781b      	ldrb	r3, [r3, #0]
40007628:	2b02      	cmp	r3, #2
4000762a:	d805      	bhi.n	40007638 <mvHwsDdr3TipRunAlg+0xa3c>
4000762c:	4816      	ldr	r0, [pc, #88]	; (40007688 <mvHwsDdr3TipRunAlg+0xa8c>)
4000762e:	2100      	movs	r1, #0
40007630:	f006 ff9c 	bl	4000e56c <mvPrintf>
40007634:	e000      	b.n	40007638 <mvHwsDdr3TipRunAlg+0xa3c>
40007636:	2400      	movs	r4, #0
40007638:	b375      	cbz	r5, 40007698 <mvHwsDdr3TipRunAlg+0xa9c>
4000763a:	b37c      	cbz	r4, 4000769c <mvHwsDdr3TipRunAlg+0xaa0>
4000763c:	e049      	b.n	400076d2 <mvHwsDdr3TipRunAlg+0xad6>
4000763e:	bf00      	nop
40007640:	400105b0 			; <UNDEFINED> instruction: 0x400105b0
40007644:	400105b6 			; <UNDEFINED> instruction: 0x400105b6
40007648:	400105c1 	andmi	r0, r1, r1, asr #11
4000764c:	40020968 	andmi	r0, r2, r8, ror #18
40007650:	40014579 	andmi	r4, r1, r9, ror r5
40007654:	400105d7 	ldrdmi	r0, [r1], -r7
40007658:	400105fa 	strdmi	r0, [r1], -sl
4000765c:	40010622 	andmi	r0, r1, r2, lsr #12
40007660:	4001064a 	andmi	r0, r1, sl, asr #12
40007664:	4001067d 	andmi	r0, r1, sp, ror r6
40007668:	400106a0 	andmi	r0, r1, r0, lsr #13
4000766c:	400106c8 	andmi	r0, r1, r8, asr #13
40007670:	40020868 	andmi	r0, r2, r8, ror #16
40007674:	4002095c 	andmi	r0, r2, ip, asr r9
40007678:	4002097c 	andmi	r0, r2, ip, ror r9
4000767c:	400145f4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
40007680:	40020970 	andmi	r0, r2, r0, ror r9
40007684:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40007688:	400106e6 	andmi	r0, r1, r6, ror #13
4000768c:	400145f8 	strdmi	r4, [r1], -r8
40007690:	4002096d 	andmi	r0, r2, sp, ror #18
40007694:	40020984 	andmi	r0, r2, r4, lsl #19
40007698:	2c01      	cmp	r4, #1
4000769a:	d116      	bne.n	400076ca <mvHwsDdr3TipRunAlg+0xace>
4000769c:	4b0e      	ldr	r3, [pc, #56]	; (400076d8 <mvHwsDdr3TipRunAlg+0xadc>)
4000769e:	781b      	ldrb	r3, [r3, #0]
400076a0:	2b02      	cmp	r3, #2
400076a2:	d804      	bhi.n	400076ae <mvHwsDdr3TipRunAlg+0xab2>
400076a4:	480d      	ldr	r0, [pc, #52]	; (400076dc <mvHwsDdr3TipRunAlg+0xae0>)
400076a6:	4629      	mov	r1, r5
400076a8:	4622      	mov	r2, r4
400076aa:	f006 ff5f 	bl	4000e56c <mvPrintf>
400076ae:	b985      	cbnz	r5, 400076d2 <mvHwsDdr3TipRunAlg+0xad6>
400076b0:	2c01      	cmp	r4, #1
400076b2:	d10a      	bne.n	400076ca <mvHwsDdr3TipRunAlg+0xace>
400076b4:	e00d      	b.n	400076d2 <mvHwsDdr3TipRunAlg+0xad6>
400076b6:	4b08      	ldr	r3, [pc, #32]	; (400076d8 <mvHwsDdr3TipRunAlg+0xadc>)
400076b8:	781b      	ldrb	r3, [r3, #0]
400076ba:	2b03      	cmp	r3, #3
400076bc:	d805      	bhi.n	400076ca <mvHwsDdr3TipRunAlg+0xace>
400076be:	4808      	ldr	r0, [pc, #32]	; (400076e0 <mvHwsDdr3TipRunAlg+0xae4>)
400076c0:	4629      	mov	r1, r5
400076c2:	f006 ff53 	bl	4000e56c <mvPrintf>
400076c6:	e000      	b.n	400076ca <mvHwsDdr3TipRunAlg+0xace>
400076c8:	2500      	movs	r5, #0
400076ca:	4628      	mov	r0, r5
400076cc:	b009      	add	sp, #36	; 0x24
400076ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400076d2:	2501      	movs	r5, #1
400076d4:	e7ef      	b.n	400076b6 <mvHwsDdr3TipRunAlg+0xaba>
400076d6:	bf00      	nop
400076d8:	40014579 	andmi	r4, r1, r9, ror r5
400076dc:	40010702 	andmi	r0, r1, r2, lsl #14
400076e0:	4001075c 	andmi	r0, r1, ip, asr r7

Disassembly of section .text.ddr3TipRegisterDqTable:

400076e4 <ddr3TipRegisterDqTable>:
ddr3TipRegisterDqTable():
400076e4:	4b01      	ldr	r3, [pc, #4]	; (400076ec <ddr3TipRegisterDqTable+0x8>)
400076e6:	2000      	movs	r0, #0
400076e8:	6019      	str	r1, [r3, #0]
400076ea:	4770      	bx	lr
400076ec:	40020960 	andmi	r0, r2, r0, ror #18

Disassembly of section .text.ddr3TipIsPupLock:

400076f0 <ddr3TipIsPupLock>:
ddr3TipIsPupLock():
400076f0:	2900      	cmp	r1, #0
400076f2:	bf0c      	ite	eq
400076f4:	2107      	moveq	r1, #7
400076f6:	2100      	movne	r1, #0
400076f8:	2300      	movs	r3, #0
400076fa:	f850 2b04 	ldr.w	r2, [r0], #4
400076fe:	f3c2 6240 	ubfx	r2, r2, #25, #1
40007702:	b122      	cbz	r2, 4000770e <ddr3TipIsPupLock+0x1e>
40007704:	3301      	adds	r3, #1
40007706:	428b      	cmp	r3, r1
40007708:	d9f7      	bls.n	400076fa <ddr3TipIsPupLock+0xa>
4000770a:	2001      	movs	r0, #1
4000770c:	4770      	bx	lr
4000770e:	4610      	mov	r0, r2
40007710:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMin:

40007712 <ddr3TipGetBufMin>:
ddr3TipGetBufMin():
40007712:	2300      	movs	r3, #0
40007714:	22ff      	movs	r2, #255	; 0xff
40007716:	5cc1      	ldrb	r1, [r0, r3]
40007718:	3301      	adds	r3, #1
4000771a:	4291      	cmp	r1, r2
4000771c:	bf38      	it	cc
4000771e:	460a      	movcc	r2, r1
40007720:	2b08      	cmp	r3, #8
40007722:	d1f8      	bne.n	40007716 <ddr3TipGetBufMin+0x4>
40007724:	4610      	mov	r0, r2
40007726:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMax:

40007728 <ddr3TipGetBufMax>:
ddr3TipGetBufMax():
40007728:	2300      	movs	r3, #0
4000772a:	461a      	mov	r2, r3
4000772c:	5cc1      	ldrb	r1, [r0, r3]
4000772e:	3301      	adds	r3, #1
40007730:	4291      	cmp	r1, r2
40007732:	bf28      	it	cs
40007734:	460a      	movcs	r2, r1
40007736:	2b08      	cmp	r3, #8
40007738:	d1f8      	bne.n	4000772c <ddr3TipGetBufMax+0x4>
4000773a:	4610      	mov	r0, r2
4000773c:	4770      	bx	lr

Disassembly of section .text.mvHwsDdr3GetBusWidth:

40007740 <mvHwsDdr3GetBusWidth>:
mvHwsDdr3GetBusWidth():
40007740:	4b04      	ldr	r3, [pc, #16]	; (40007754 <mvHwsDdr3GetBusWidth+0x14>)
40007742:	681b      	ldr	r3, [r3, #0]
40007744:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007748:	f013 0f04 	tst.w	r3, #4
4000774c:	bf14      	ite	ne
4000774e:	2020      	movne	r0, #32
40007750:	2010      	moveq	r0, #16
40007752:	4770      	bx	lr
40007754:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceWidth:

40007758 <mvHwsDdr3GetDeviceWidth>:
mvHwsDdr3GetDeviceWidth():
40007758:	4b05      	ldr	r3, [pc, #20]	; (40007770 <mvHwsDdr3GetDeviceWidth+0x18>)
4000775a:	2258      	movs	r2, #88	; 0x58
4000775c:	681b      	ldr	r3, [r3, #0]
4000775e:	fb02 3300 	mla	r3, r2, r0, r3
40007762:	f893 0055 	ldrb.w	r0, [r3, #85]	; 0x55
40007766:	2801      	cmp	r0, #1
40007768:	bf14      	ite	ne
4000776a:	2010      	movne	r0, #16
4000776c:	2008      	moveq	r0, #8
4000776e:	4770      	bx	lr
40007770:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceSize:

40007774 <mvHwsDdr3GetDeviceSize>:
mvHwsDdr3GetDeviceSize():
40007774:	b508      	push	{r3, lr}
40007776:	2258      	movs	r2, #88	; 0x58
40007778:	4b0b      	ldr	r3, [pc, #44]	; (400077a8 <mvHwsDdr3GetDeviceSize+0x34>)
4000777a:	681b      	ldr	r3, [r3, #0]
4000777c:	fb02 3300 	mla	r3, r2, r0, r3
40007780:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
40007784:	2904      	cmp	r1, #4
40007786:	d908      	bls.n	4000779a <mvHwsDdr3GetDeviceSize+0x26>
40007788:	4b08      	ldr	r3, [pc, #32]	; (400077ac <mvHwsDdr3GetDeviceSize+0x38>)
4000778a:	781b      	ldrb	r3, [r3, #0]
4000778c:	2b03      	cmp	r3, #3
4000778e:	d808      	bhi.n	400077a2 <mvHwsDdr3GetDeviceSize+0x2e>
40007790:	4807      	ldr	r0, [pc, #28]	; (400077b0 <mvHwsDdr3GetDeviceSize+0x3c>)
40007792:	f006 feeb 	bl	4000e56c <mvPrintf>
40007796:	2000      	movs	r0, #0
40007798:	bd08      	pop	{r3, pc}
4000779a:	2001      	movs	r0, #1
4000779c:	fa00 f001 	lsl.w	r0, r0, r1
400077a0:	bd08      	pop	{r3, pc}
400077a2:	2000      	movs	r0, #0
400077a4:	bd08      	pop	{r3, pc}
400077a6:	bf00      	nop
400077a8:	400205d8 	ldrdmi	r0, [r2], -r8
400077ac:	40014579 	andmi	r4, r1, r9, ror r5
400077b0:	4000f648 	andmi	pc, r0, r8, asr #12

Disassembly of section .text.mvHwsDdr3CalcMemCsSize:

400077b4 <mvHwsDdr3CalcMemCsSize>:
mvHwsDdr3CalcMemCsSize():
400077b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
400077b8:	4605      	mov	r5, r0
400077ba:	460c      	mov	r4, r1
400077bc:	4616      	mov	r6, r2
400077be:	f7ff ffd9 	bl	40007774 <mvHwsDdr3GetDeviceSize>
400077c2:	1e07      	subs	r7, r0, #0
400077c4:	d02e      	beq.n	40007824 <mvHwsDdr3CalcMemCsSize+0x70>
400077c6:	f7ff ffbb 	bl	40007740 <mvHwsDdr3GetBusWidth>
400077ca:	4680      	mov	r8, r0
400077cc:	4628      	mov	r0, r5
400077ce:	f7ff ffc3 	bl	40007758 <mvHwsDdr3GetDeviceWidth>
400077d2:	4601      	mov	r1, r0
400077d4:	4640      	mov	r0, r8
400077d6:	f7f8 ec6a 	blx	400000ac <__aeabi_uidiv>
400077da:	4378      	muls	r0, r7
400077dc:	2802      	cmp	r0, #2
400077de:	d102      	bne.n	400077e6 <mvHwsDdr3CalcMemCsSize+0x32>
400077e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
400077e4:	e008      	b.n	400077f8 <mvHwsDdr3CalcMemCsSize+0x44>
400077e6:	2804      	cmp	r0, #4
400077e8:	d102      	bne.n	400077f0 <mvHwsDdr3CalcMemCsSize+0x3c>
400077ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
400077ee:	e003      	b.n	400077f8 <mvHwsDdr3CalcMemCsSize+0x44>
400077f0:	2808      	cmp	r0, #8
400077f2:	d105      	bne.n	40007800 <mvHwsDdr3CalcMemCsSize+0x4c>
400077f4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
400077f8:	6033      	str	r3, [r6, #0]
400077fa:	2000      	movs	r0, #0
400077fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40007800:	2810      	cmp	r0, #16
40007802:	d102      	bne.n	4000780a <mvHwsDdr3CalcMemCsSize+0x56>
40007804:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40007808:	e7f6      	b.n	400077f8 <mvHwsDdr3CalcMemCsSize+0x44>
4000780a:	2820      	cmp	r0, #32
4000780c:	d102      	bne.n	40007814 <mvHwsDdr3CalcMemCsSize+0x60>
4000780e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40007812:	e7f1      	b.n	400077f8 <mvHwsDdr3CalcMemCsSize+0x44>
40007814:	4b06      	ldr	r3, [pc, #24]	; (40007830 <mvHwsDdr3CalcMemCsSize+0x7c>)
40007816:	781b      	ldrb	r3, [r3, #0]
40007818:	2b03      	cmp	r3, #3
4000781a:	d806      	bhi.n	4000782a <mvHwsDdr3CalcMemCsSize+0x76>
4000781c:	4805      	ldr	r0, [pc, #20]	; (40007834 <mvHwsDdr3CalcMemCsSize+0x80>)
4000781e:	4621      	mov	r1, r4
40007820:	f006 fea4 	bl	4000e56c <mvPrintf>
40007824:	2001      	movs	r0, #1
40007826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000782a:	2001      	movs	r0, #1
4000782c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40007830:	40014579 	andmi	r4, r1, r9, ror r5
40007834:	4000f669 	andmi	pc, r0, r9, ror #12

Disassembly of section .text.mvHwsDdr3CsBaseAdrCalc:

40007838 <mvHwsDdr3CsBaseAdrCalc>:
mvHwsDdr3CsBaseAdrCalc():
40007838:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000783a:	4614      	mov	r4, r2
4000783c:	aa02      	add	r2, sp, #8
4000783e:	2300      	movs	r3, #0
40007840:	460d      	mov	r5, r1
40007842:	f842 3d04 	str.w	r3, [r2, #-4]!
40007846:	f7ff ffb5 	bl	400077b4 <mvHwsDdr3CalcMemCsSize>
4000784a:	2800      	cmp	r0, #0
4000784c:	d105      	bne.n	4000785a <mvHwsDdr3CsBaseAdrCalc+0x22>
4000784e:	9b01      	ldr	r3, [sp, #4]
40007850:	435d      	muls	r5, r3
40007852:	0c2d      	lsrs	r5, r5, #16
40007854:	042d      	lsls	r5, r5, #16
40007856:	6025      	str	r5, [r4, #0]
40007858:	e000      	b.n	4000785c <mvHwsDdr3CsBaseAdrCalc+0x24>
4000785a:	2001      	movs	r0, #1
4000785c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

Disassembly of section .text.ddr3TipConfigureOdpg:

40007860 <ddr3TipConfigureOdpg>:
ddr3TipConfigureOdpg():
40007860:	b510      	push	{r4, lr}
40007862:	9b02      	ldr	r3, [sp, #8]
40007864:	9c03      	ldr	r4, [sp, #12]
40007866:	015b      	lsls	r3, r3, #5
40007868:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
4000786c:	9c04      	ldr	r4, [sp, #16]
4000786e:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
40007872:	9c05      	ldr	r4, [sp, #20]
40007874:	ea43 33c4 	orr.w	r3, r3, r4, lsl #15
40007878:	9c06      	ldr	r4, [sp, #24]
4000787a:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
4000787e:	9c07      	ldr	r4, [sp, #28]
40007880:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
40007884:	9c08      	ldr	r4, [sp, #32]
40007886:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
4000788a:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000788c:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
40007890:	9302      	str	r3, [sp, #8]
40007892:	4b04      	ldr	r3, [pc, #16]	; (400078a4 <ddr3TipConfigureOdpg+0x44>)
40007894:	9303      	str	r3, [sp, #12]
40007896:	f241 6330 	movw	r3, #5680	; 0x1630
4000789a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000789e:	f7fc bd67 	b.w	40004370 <mvHwsDdr3TipIFWrite>
400078a2:	bf00      	nop
400078a4:	affffffc 	svcge	0x00fffffc

Disassembly of section .text.isOdpgAccessDone:

400078a8 <isOdpgAccessDone>:
isOdpgAccessDone():
400078a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400078ac:	b085      	sub	sp, #20
400078ae:	ab04      	add	r3, sp, #16
400078b0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 40007934 <isOdpgAccessDone+0x8c>
400078b4:	f10d 090c 	add.w	r9, sp, #12
400078b8:	eb03 0781 	add.w	r7, r3, r1, lsl #2
400078bc:	4606      	mov	r6, r0
400078be:	460d      	mov	r5, r1
400078c0:	f04f 33ff 	mov.w	r3, #4294967295
400078c4:	4630      	mov	r0, r6
400078c6:	9301      	str	r3, [sp, #4]
400078c8:	2100      	movs	r1, #0
400078ca:	462a      	mov	r2, r5
400078cc:	4b17      	ldr	r3, [pc, #92]	; (4000792c <isOdpgAccessDone+0x84>)
400078ce:	f8cd 9000 	str.w	r9, [sp]
400078d2:	f7fc fff7 	bl	400048c4 <mvHwsDdr3TipIFRead>
400078d6:	4c16      	ldr	r4, [pc, #88]	; (40007930 <isOdpgAccessDone+0x88>)
400078d8:	4682      	mov	sl, r0
400078da:	6020      	str	r0, [r4, #0]
400078dc:	b9d8      	cbnz	r0, 40007916 <isOdpgAccessDone+0x6e>
400078de:	4630      	mov	r0, r6
400078e0:	4651      	mov	r1, sl
400078e2:	f857 bc04 	ldr.w	fp, [r7, #-4]
400078e6:	f003 fc59 	bl	4000b19c <ddr3TipDevAttrGet>
400078ea:	f00b 0301 	and.w	r3, fp, #1
400078ee:	2802      	cmp	r0, #2
400078f0:	bf8c      	ite	hi
400078f2:	2000      	movhi	r0, #0
400078f4:	2001      	movls	r0, #1
400078f6:	4283      	cmp	r3, r0
400078f8:	d111      	bne.n	4000791e <isOdpgAccessDone+0x76>
400078fa:	f02b 0301 	bic.w	r3, fp, #1
400078fe:	4630      	mov	r0, r6
40007900:	9300      	str	r3, [sp, #0]
40007902:	4651      	mov	r1, sl
40007904:	f04f 33ff 	mov.w	r3, #4294967295
40007908:	462a      	mov	r2, r5
4000790a:	9301      	str	r3, [sp, #4]
4000790c:	4b07      	ldr	r3, [pc, #28]	; (4000792c <isOdpgAccessDone+0x84>)
4000790e:	f7fc fd2f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007912:	6020      	str	r0, [r4, #0]
40007914:	b138      	cbz	r0, 40007926 <isOdpgAccessDone+0x7e>
40007916:	f004 fad9 	bl	4000becc <gtBreakOnFail>
4000791a:	6820      	ldr	r0, [r4, #0]
4000791c:	e003      	b.n	40007926 <isOdpgAccessDone+0x7e>
4000791e:	f1b8 0801 	subs.w	r8, r8, #1
40007922:	d1cd      	bne.n	400078c0 <isOdpgAccessDone+0x18>
40007924:	2001      	movs	r0, #1
40007926:	b005      	add	sp, #20
40007928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000792c:	000186d4 	ldrdeq	r8, [r1], -r4
40007930:	40020868 	andmi	r0, r2, r8, ror #16
40007934:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipGetPatternTable:

40007938 <ddr3TipGetPatternTable>:
ddr3TipGetPatternTable():
40007938:	4b05      	ldr	r3, [pc, #20]	; (40007950 <ddr3TipGetPatternTable+0x18>)
4000793a:	4806      	ldr	r0, [pc, #24]	; (40007954 <ddr3TipGetPatternTable+0x1c>)
4000793c:	681b      	ldr	r3, [r3, #0]
4000793e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007942:	f013 0f04 	tst.w	r3, #4
40007946:	4b04      	ldr	r3, [pc, #16]	; (40007958 <ddr3TipGetPatternTable+0x20>)
40007948:	bf18      	it	ne
4000794a:	4618      	movne	r0, r3
4000794c:	4770      	bx	lr
4000794e:	bf00      	nop
40007950:	400205d8 	ldrdmi	r0, [r2], -r8
40007954:	400146bc 			; <UNDEFINED> instruction: 0x400146bc
40007958:	40014890 	mulmi	r1, r0, r8

Disassembly of section .text.ddr3TipLoadPatternToOdpg:

4000795c <ddr3TipLoadPatternToOdpg>:
ddr3TipLoadPatternToOdpg():
4000795c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007960:	b085      	sub	sp, #20
40007962:	4699      	mov	r9, r3
40007964:	4604      	mov	r4, r0
40007966:	460d      	mov	r5, r1
40007968:	4690      	mov	r8, r2
4000796a:	f7ff ffe5 	bl	40007938 <ddr3TipGetPatternTable>
4000796e:	230c      	movs	r3, #12
40007970:	2701      	movs	r7, #1
40007972:	2600      	movs	r6, #0
40007974:	f04f 3aff 	mov.w	sl, #4294967295
40007978:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 40007a30 <ddr3TipLoadPatternToOdpg+0xd4>
4000797c:	fb03 0309 	mla	r3, r3, r9, r0
40007980:	9303      	str	r3, [sp, #12]
40007982:	e03b      	b.n	400079fc <ddr3TipLoadPatternToOdpg+0xa0>
40007984:	1e7a      	subs	r2, r7, #1
40007986:	4649      	mov	r1, r9
40007988:	4620      	mov	r0, r4
4000798a:	b2d2      	uxtb	r2, r2
4000798c:	f003 fa56 	bl	4000ae3c <patternTableGetWord>
40007990:	4629      	mov	r1, r5
40007992:	4642      	mov	r2, r8
40007994:	f241 63b8 	movw	r3, #5816	; 0x16b8
40007998:	e88d 0401 	stmia.w	sp, {r0, sl}
4000799c:	4620      	mov	r0, r4
4000799e:	f7fc fce7 	bl	40004370 <mvHwsDdr3TipIFWrite>
400079a2:	f8cb 0000 	str.w	r0, [fp]
400079a6:	bb18      	cbnz	r0, 400079f0 <ddr3TipLoadPatternToOdpg+0x94>
400079a8:	4649      	mov	r1, r9
400079aa:	463a      	mov	r2, r7
400079ac:	4620      	mov	r0, r4
400079ae:	f003 fa45 	bl	4000ae3c <patternTableGetWord>
400079b2:	4629      	mov	r1, r5
400079b4:	4642      	mov	r2, r8
400079b6:	f241 63b4 	movw	r3, #5812	; 0x16b4
400079ba:	e88d 0401 	stmia.w	sp, {r0, sl}
400079be:	4620      	mov	r0, r4
400079c0:	f7fc fcd6 	bl	40004370 <mvHwsDdr3TipIFWrite>
400079c4:	f8cb 0000 	str.w	r0, [fp]
400079c8:	b120      	cbz	r0, 400079d4 <ddr3TipLoadPatternToOdpg+0x78>
400079ca:	f004 fa7f 	bl	4000becc <gtBreakOnFail>
400079ce:	4b18      	ldr	r3, [pc, #96]	; (40007a30 <ddr3TipLoadPatternToOdpg+0xd4>)
400079d0:	6818      	ldr	r0, [r3, #0]
400079d2:	e029      	b.n	40007a28 <ddr3TipLoadPatternToOdpg+0xcc>
400079d4:	4620      	mov	r0, r4
400079d6:	4629      	mov	r1, r5
400079d8:	4642      	mov	r2, r8
400079da:	f241 63b0 	movw	r3, #5808	; 0x16b0
400079de:	e88d 0440 	stmia.w	sp, {r6, sl}
400079e2:	f7fc fcc5 	bl	40004370 <mvHwsDdr3TipIFWrite>
400079e6:	3702      	adds	r7, #2
400079e8:	b2ff      	uxtb	r7, r7
400079ea:	f8cb 0000 	str.w	r0, [fp]
400079ee:	b120      	cbz	r0, 400079fa <ddr3TipLoadPatternToOdpg+0x9e>
400079f0:	f004 fa6c 	bl	4000becc <gtBreakOnFail>
400079f4:	4a0e      	ldr	r2, [pc, #56]	; (40007a30 <ddr3TipLoadPatternToOdpg+0xd4>)
400079f6:	6810      	ldr	r0, [r2, #0]
400079f8:	e016      	b.n	40007a28 <ddr3TipLoadPatternToOdpg+0xcc>
400079fa:	3601      	adds	r6, #1
400079fc:	9a03      	ldr	r2, [sp, #12]
400079fe:	7a13      	ldrb	r3, [r2, #8]
40007a00:	429e      	cmp	r6, r3
40007a02:	d3bf      	bcc.n	40007984 <ddr3TipLoadPatternToOdpg+0x28>
40007a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40007a06:	4620      	mov	r0, r4
40007a08:	4629      	mov	r1, r5
40007a0a:	4642      	mov	r2, r8
40007a0c:	4c08      	ldr	r4, [pc, #32]	; (40007a30 <ddr3TipLoadPatternToOdpg+0xd4>)
40007a0e:	9300      	str	r3, [sp, #0]
40007a10:	f04f 33ff 	mov.w	r3, #4294967295
40007a14:	9301      	str	r3, [sp, #4]
40007a16:	f241 6338 	movw	r3, #5688	; 0x1638
40007a1a:	f7fc fca9 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007a1e:	6020      	str	r0, [r4, #0]
40007a20:	b110      	cbz	r0, 40007a28 <ddr3TipLoadPatternToOdpg+0xcc>
40007a22:	f004 fa53 	bl	4000becc <gtBreakOnFail>
40007a26:	6820      	ldr	r0, [r4, #0]
40007a28:	b005      	add	sp, #20
40007a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007a2e:	bf00      	nop
40007a30:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipLoadPatternToMem:

40007a34 <ddr3TipLoadPatternToMem>:
ddr3TipLoadPatternToMem():
40007a34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
40007a38:	4689      	mov	r9, r1
40007a3a:	4604      	mov	r4, r0
40007a3c:	f7ff ff7c 	bl	40007938 <ddr3TipGetPatternTable>
40007a40:	230c      	movs	r3, #12
40007a42:	4e68      	ldr	r6, [pc, #416]	; (40007be4 <ddr3TipLoadPatternToMem+0x1b0>)
40007a44:	4d68      	ldr	r5, [pc, #416]	; (40007be8 <ddr3TipLoadPatternToMem+0x1b4>)
40007a46:	fb03 f309 	mul.w	r3, r3, r9
40007a4a:	6832      	ldr	r2, [r6, #0]
40007a4c:	0692      	lsls	r2, r2, #26
40007a4e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
40007a52:	18c7      	adds	r7, r0, r3
40007a54:	5cc1      	ldrb	r1, [r0, r3]
40007a56:	4620      	mov	r0, r4
40007a58:	787b      	ldrb	r3, [r7, #1]
40007a5a:	02db      	lsls	r3, r3, #11
40007a5c:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
40007a60:	78b9      	ldrb	r1, [r7, #2]
40007a62:	f043 0301 	orr.w	r3, r3, #1
40007a66:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
40007a6a:	78f9      	ldrb	r1, [r7, #3]
40007a6c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
40007a70:	2101      	movs	r1, #1
40007a72:	4313      	orrs	r3, r2
40007a74:	2200      	movs	r2, #0
40007a76:	9300      	str	r3, [sp, #0]
40007a78:	f04f 33ff 	mov.w	r3, #4294967295
40007a7c:	9301      	str	r3, [sp, #4]
40007a7e:	f241 6330 	movw	r3, #5680	; 0x1630
40007a82:	f7fc fc75 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007a86:	4602      	mov	r2, r0
40007a88:	6028      	str	r0, [r5, #0]
40007a8a:	2800      	cmp	r0, #0
40007a8c:	f040 809d 	bne.w	40007bca <ddr3TipLoadPatternToMem+0x196>
40007a90:	6833      	ldr	r3, [r6, #0]
40007a92:	4620      	mov	r0, r4
40007a94:	2101      	movs	r1, #1
40007a96:	069b      	lsls	r3, r3, #26
40007a98:	f043 0301 	orr.w	r3, r3, #1
40007a9c:	9300      	str	r3, [sp, #0]
40007a9e:	4b53      	ldr	r3, [pc, #332]	; (40007bec <ddr3TipLoadPatternToMem+0x1b8>)
40007aa0:	9301      	str	r3, [sp, #4]
40007aa2:	f241 6330 	movw	r3, #5680	; 0x1630
40007aa6:	f7fc fc63 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007aaa:	4602      	mov	r2, r0
40007aac:	6028      	str	r0, [r5, #0]
40007aae:	2800      	cmp	r0, #0
40007ab0:	f040 808b 	bne.w	40007bca <ddr3TipLoadPatternToMem+0x196>
40007ab4:	f04f 0801 	mov.w	r8, #1
40007ab8:	9000      	str	r0, [sp, #0]
40007aba:	4641      	mov	r1, r8
40007abc:	4620      	mov	r0, r4
40007abe:	f241 63cc 	movw	r3, #5836	; 0x16cc
40007ac2:	f8cd 8004 	str.w	r8, [sp, #4]
40007ac6:	f7fc fc53 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007aca:	4606      	mov	r6, r0
40007acc:	6028      	str	r0, [r5, #0]
40007ace:	2800      	cmp	r0, #0
40007ad0:	d17b      	bne.n	40007bca <ddr3TipLoadPatternToMem+0x196>
40007ad2:	687b      	ldr	r3, [r7, #4]
40007ad4:	4641      	mov	r1, r8
40007ad6:	4632      	mov	r2, r6
40007ad8:	4620      	mov	r0, r4
40007ada:	9300      	str	r3, [sp, #0]
40007adc:	464b      	mov	r3, r9
40007ade:	f7ff ff3d 	bl	4000795c <ddr3TipLoadPatternToOdpg>
40007ae2:	4620      	mov	r0, r4
40007ae4:	4631      	mov	r1, r6
40007ae6:	f003 fb59 	bl	4000b19c <ddr3TipDevAttrGet>
40007aea:	2802      	cmp	r0, #2
40007aec:	d91c      	bls.n	40007b28 <ddr3TipLoadPatternToMem+0xf4>
40007aee:	4b40      	ldr	r3, [pc, #256]	; (40007bf0 <ddr3TipLoadPatternToMem+0x1bc>)
40007af0:	681b      	ldr	r3, [r3, #0]
40007af2:	781b      	ldrb	r3, [r3, #0]
40007af4:	07db      	lsls	r3, r3, #31
40007af6:	d50d      	bpl.n	40007b14 <ddr3TipLoadPatternToMem+0xe0>
40007af8:	2003      	movs	r0, #3
40007afa:	230f      	movs	r3, #15
40007afc:	4631      	mov	r1, r6
40007afe:	e88d 0009 	stmia.w	sp, {r0, r3}
40007b02:	4632      	mov	r2, r6
40007b04:	4620      	mov	r0, r4
40007b06:	f241 4398 	movw	r3, #5272	; 0x1498
40007b0a:	f7fc fc31 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007b0e:	6028      	str	r0, [r5, #0]
40007b10:	2800      	cmp	r0, #0
40007b12:	d15a      	bne.n	40007bca <ddr3TipLoadPatternToMem+0x196>
40007b14:	2101      	movs	r1, #1
40007b16:	4620      	mov	r0, r4
40007b18:	2200      	movs	r2, #0
40007b1a:	4b36      	ldr	r3, [pc, #216]	; (40007bf4 <ddr3TipLoadPatternToMem+0x1c0>)
40007b1c:	9100      	str	r1, [sp, #0]
40007b1e:	9101      	str	r1, [sp, #4]
40007b20:	f7fc fc26 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007b24:	4d30      	ldr	r5, [pc, #192]	; (40007be8 <ddr3TipLoadPatternToMem+0x1b4>)
40007b26:	e00a      	b.n	40007b3e <ddr3TipLoadPatternToMem+0x10a>
40007b28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40007b2c:	4620      	mov	r0, r4
40007b2e:	9300      	str	r3, [sp, #0]
40007b30:	4641      	mov	r1, r8
40007b32:	9301      	str	r3, [sp, #4]
40007b34:	4632      	mov	r2, r6
40007b36:	f241 6330 	movw	r3, #5680	; 0x1630
40007b3a:	f7fc fc19 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007b3e:	6028      	str	r0, [r5, #0]
40007b40:	2800      	cmp	r0, #0
40007b42:	d142      	bne.n	40007bca <ddr3TipLoadPatternToMem+0x196>
40007b44:	4b2c      	ldr	r3, [pc, #176]	; (40007bf8 <ddr3TipLoadPatternToMem+0x1c4>)
40007b46:	b2e6      	uxtb	r6, r4
40007b48:	4621      	mov	r1, r4
40007b4a:	2201      	movs	r2, #1
40007b4c:	4630      	mov	r0, r6
40007b4e:	681b      	ldr	r3, [r3, #0]
40007b50:	4798      	blx	r3
40007b52:	4b27      	ldr	r3, [pc, #156]	; (40007bf0 <ddr3TipLoadPatternToMem+0x1bc>)
40007b54:	681b      	ldr	r3, [r3, #0]
40007b56:	781b      	ldrb	r3, [r3, #0]
40007b58:	07d9      	lsls	r1, r3, #31
40007b5a:	d506      	bpl.n	40007b6a <ddr3TipLoadPatternToMem+0x136>
40007b5c:	4620      	mov	r0, r4
40007b5e:	2100      	movs	r1, #0
40007b60:	f7ff fea2 	bl	400078a8 <isOdpgAccessDone>
40007b64:	4d20      	ldr	r5, [pc, #128]	; (40007be8 <ddr3TipLoadPatternToMem+0x1b4>)
40007b66:	6028      	str	r0, [r5, #0]
40007b68:	bb78      	cbnz	r0, 40007bca <ddr3TipLoadPatternToMem+0x196>
40007b6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
40007b6e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40007b72:	4620      	mov	r0, r4
40007b74:	e88d 000c 	stmia.w	sp, {r2, r3}
40007b78:	2101      	movs	r1, #1
40007b7a:	2200      	movs	r2, #0
40007b7c:	f241 6330 	movw	r3, #5680	; 0x1630
40007b80:	4d19      	ldr	r5, [pc, #100]	; (40007be8 <ddr3TipLoadPatternToMem+0x1b4>)
40007b82:	f7fc fbf5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007b86:	4602      	mov	r2, r0
40007b88:	6028      	str	r0, [r5, #0]
40007b8a:	b9f0      	cbnz	r0, 40007bca <ddr3TipLoadPatternToMem+0x196>
40007b8c:	9000      	str	r0, [sp, #0]
40007b8e:	f04f 33ff 	mov.w	r3, #4294967295
40007b92:	4620      	mov	r0, r4
40007b94:	9301      	str	r3, [sp, #4]
40007b96:	2101      	movs	r1, #1
40007b98:	f241 6330 	movw	r3, #5680	; 0x1630
40007b9c:	f7fc fbe8 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007ba0:	4607      	mov	r7, r0
40007ba2:	6028      	str	r0, [r5, #0]
40007ba4:	b988      	cbnz	r0, 40007bca <ddr3TipLoadPatternToMem+0x196>
40007ba6:	4620      	mov	r0, r4
40007ba8:	4639      	mov	r1, r7
40007baa:	f003 faf7 	bl	4000b19c <ddr3TipDevAttrGet>
40007bae:	2802      	cmp	r0, #2
40007bb0:	d90f      	bls.n	40007bd2 <ddr3TipLoadPatternToMem+0x19e>
40007bb2:	230f      	movs	r3, #15
40007bb4:	4620      	mov	r0, r4
40007bb6:	9301      	str	r3, [sp, #4]
40007bb8:	2101      	movs	r1, #1
40007bba:	463a      	mov	r2, r7
40007bbc:	f241 4398 	movw	r3, #5272	; 0x1498
40007bc0:	9700      	str	r7, [sp, #0]
40007bc2:	f7fc fbd5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007bc6:	6028      	str	r0, [r5, #0]
40007bc8:	b118      	cbz	r0, 40007bd2 <ddr3TipLoadPatternToMem+0x19e>
40007bca:	f004 f97f 	bl	4000becc <gtBreakOnFail>
40007bce:	6828      	ldr	r0, [r5, #0]
40007bd0:	e006      	b.n	40007be0 <ddr3TipLoadPatternToMem+0x1ac>
40007bd2:	4b09      	ldr	r3, [pc, #36]	; (40007bf8 <ddr3TipLoadPatternToMem+0x1c4>)
40007bd4:	4630      	mov	r0, r6
40007bd6:	4621      	mov	r1, r4
40007bd8:	2201      	movs	r2, #1
40007bda:	681b      	ldr	r3, [r3, #0]
40007bdc:	4798      	blx	r3
40007bde:	2000      	movs	r0, #0
40007be0:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40007be4:	40020968 	andmi	r0, r2, r8, ror #18
40007be8:	40020868 	andmi	r0, r2, r8, ror #16
40007bec:	0c000003 	wstrbeq	wr0, [r0], #-3
40007bf0:	400205d8 	ldrdmi	r0, [r2], -r8
40007bf4:	000186d4 	ldrdeq	r8, [r1], -r4
40007bf8:	40014f14 	andmi	r4, r1, r4, lsl pc

Disassembly of section .text.ddr3TipLoadAllPatternToMem:

40007bfc <ddr3TipLoadAllPatternToMem>:
ddr3TipLoadAllPatternToMem():
40007bfc:	4b12      	ldr	r3, [pc, #72]	; (40007c48 <ddr3TipLoadAllPatternToMem+0x4c>)
40007bfe:	b537      	push	{r0, r1, r2, r4, r5, lr}
40007c00:	4604      	mov	r4, r0
40007c02:	681b      	ldr	r3, [r3, #0]
40007c04:	781b      	ldrb	r3, [r3, #0]
40007c06:	07da      	lsls	r2, r3, #31
40007c08:	d514      	bpl.n	40007c34 <ddr3TipLoadAllPatternToMem+0x38>
40007c0a:	4b10      	ldr	r3, [pc, #64]	; (40007c4c <ddr3TipLoadAllPatternToMem+0x50>)
40007c0c:	2101      	movs	r1, #1
40007c0e:	4a10      	ldr	r2, [pc, #64]	; (40007c50 <ddr3TipLoadAllPatternToMem+0x54>)
40007c10:	4d10      	ldr	r5, [pc, #64]	; (40007c54 <ddr3TipLoadAllPatternToMem+0x58>)
40007c12:	781b      	ldrb	r3, [r3, #0]
40007c14:	54d1      	strb	r1, [r2, r3]
40007c16:	2100      	movs	r1, #0
40007c18:	2308      	movs	r3, #8
40007c1a:	9300      	str	r3, [sp, #0]
40007c1c:	9301      	str	r3, [sp, #4]
40007c1e:	460a      	mov	r2, r1
40007c20:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007c24:	f7fc fba4 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007c28:	6028      	str	r0, [r5, #0]
40007c2a:	b118      	cbz	r0, 40007c34 <ddr3TipLoadAllPatternToMem+0x38>
40007c2c:	f004 f94e 	bl	4000becc <gtBreakOnFail>
40007c30:	6828      	ldr	r0, [r5, #0]
40007c32:	e008      	b.n	40007c46 <ddr3TipLoadAllPatternToMem+0x4a>
40007c34:	2500      	movs	r5, #0
40007c36:	b2e9      	uxtb	r1, r5
40007c38:	4620      	mov	r0, r4
40007c3a:	3501      	adds	r5, #1
40007c3c:	f7ff fefa 	bl	40007a34 <ddr3TipLoadPatternToMem>
40007c40:	2d25      	cmp	r5, #37	; 0x25
40007c42:	d1f8      	bne.n	40007c36 <ddr3TipLoadAllPatternToMem+0x3a>
40007c44:	2000      	movs	r0, #0
40007c46:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40007c48:	400205d8 	ldrdmi	r0, [r2], -r8
40007c4c:	4002096d 	andmi	r0, r2, sp, ror #18
40007c50:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40007c54:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipGetMaskResultsDqReg:

40007c58 <ddr3TipGetMaskResultsDqReg>:
ddr3TipGetMaskResultsDqReg():
40007c58:	4b05      	ldr	r3, [pc, #20]	; (40007c70 <ddr3TipGetMaskResultsDqReg+0x18>)
40007c5a:	4a06      	ldr	r2, [pc, #24]	; (40007c74 <ddr3TipGetMaskResultsDqReg+0x1c>)
40007c5c:	681b      	ldr	r3, [r3, #0]
40007c5e:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
40007c62:	4b05      	ldr	r3, [pc, #20]	; (40007c78 <ddr3TipGetMaskResultsDqReg+0x20>)
40007c64:	280b      	cmp	r0, #11
40007c66:	bf14      	ite	ne
40007c68:	4610      	movne	r0, r2
40007c6a:	4618      	moveq	r0, r3
40007c6c:	4770      	bx	lr
40007c6e:	bf00      	nop
40007c70:	400205d8 	ldrdmi	r0, [r2], -r8
40007c74:	4001461c 	andmi	r4, r1, ip, lsl r6
40007c78:	4001466c 	andmi	r4, r1, ip, ror #12

Disassembly of section .text.ddr3TipGetMaskResultsPupRegMap:

40007c7c <ddr3TipGetMaskResultsPupRegMap>:
ddr3TipGetMaskResultsPupRegMap():
40007c7c:	4b05      	ldr	r3, [pc, #20]	; (40007c94 <ddr3TipGetMaskResultsPupRegMap+0x18>)
40007c7e:	4a06      	ldr	r2, [pc, #24]	; (40007c98 <ddr3TipGetMaskResultsPupRegMap+0x1c>)
40007c80:	681b      	ldr	r3, [r3, #0]
40007c82:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
40007c86:	4b05      	ldr	r3, [pc, #20]	; (40007c9c <ddr3TipGetMaskResultsPupRegMap+0x20>)
40007c88:	280b      	cmp	r0, #11
40007c8a:	bf14      	ite	ne
40007c8c:	4610      	movne	r0, r2
40007c8e:	4618      	moveq	r0, r3
40007c90:	4770      	bx	lr
40007c92:	bf00      	nop
40007c94:	400205d8 	ldrdmi	r0, [r2], -r8
40007c98:	40014878 	andmi	r4, r1, r8, ror r8
40007c9c:	40014882 	andmi	r4, r1, r2, lsl #17

Disassembly of section .text.ddr3TipReadTrainingResult:

40007ca0 <ddr3TipReadTrainingResult>:
ddr3TipReadTrainingResult():
40007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007ca4:	b08d      	sub	sp, #52	; 0x34
40007ca6:	4691      	mov	r9, r2
40007ca8:	460d      	mov	r5, r1
40007caa:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
40007cae:	4682      	mov	sl, r0
40007cb0:	9302      	str	r3, [sp, #8]
40007cb2:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
40007cb6:	9204      	str	r2, [sp, #16]
40007cb8:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
40007cbc:	9307      	str	r3, [sp, #28]
40007cbe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
40007cc0:	9203      	str	r2, [sp, #12]
40007cc2:	f7ff ffdb 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
40007cc6:	4c59      	ldr	r4, [pc, #356]	; (40007e2c <ddr3TipReadTrainingResult+0x18c>)
40007cc8:	4607      	mov	r7, r0
40007cca:	f7ff ffc5 	bl	40007c58 <ddr3TipGetMaskResultsDqReg>
40007cce:	2102      	movs	r1, #2
40007cd0:	4680      	mov	r8, r0
40007cd2:	4650      	mov	r0, sl
40007cd4:	f003 fa62 	bl	4000b19c <ddr3TipDevAttrGet>
40007cd8:	2e00      	cmp	r6, #0
40007cda:	bf0c      	ite	eq
40007cdc:	2308      	moveq	r3, #8
40007cde:	2300      	movne	r3, #0
40007ce0:	2100      	movs	r1, #0
40007ce2:	9300      	str	r3, [sp, #0]
40007ce4:	462a      	mov	r2, r5
40007ce6:	2308      	movs	r3, #8
40007ce8:	9301      	str	r3, [sp, #4]
40007cea:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007cee:	4683      	mov	fp, r0
40007cf0:	4650      	mov	r0, sl
40007cf2:	f7fc fb3d 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007cf6:	4601      	mov	r1, r0
40007cf8:	6020      	str	r0, [r4, #0]
40007cfa:	b960      	cbnz	r0, 40007d16 <ddr3TipReadTrainingResult+0x76>
40007cfc:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
40007d00:	4650      	mov	r0, sl
40007d02:	9301      	str	r3, [sp, #4]
40007d04:	462a      	mov	r2, r5
40007d06:	f241 6330 	movw	r3, #5680	; 0x1630
40007d0a:	06b6      	lsls	r6, r6, #26
40007d0c:	9600      	str	r6, [sp, #0]
40007d0e:	f7fc fb2f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007d12:	6020      	str	r0, [r4, #0]
40007d14:	b118      	cbz	r0, 40007d1e <ddr3TipReadTrainingResult+0x7e>
40007d16:	f004 f8d9 	bl	4000becc <gtBreakOnFail>
40007d1a:	6820      	ldr	r0, [r4, #0]
40007d1c:	e083      	b.n	40007e26 <ddr3TipReadTrainingResult+0x186>
40007d1e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40007d20:	b913      	cbnz	r3, 40007d28 <ddr3TipReadTrainingResult+0x88>
40007d22:	9a1d      	ldr	r2, [sp, #116]	; 0x74
40007d24:	2a01      	cmp	r2, #1
40007d26:	d07b      	beq.n	40007e20 <ddr3TipReadTrainingResult+0x180>
40007d28:	9b04      	ldr	r3, [sp, #16]
40007d2a:	2b00      	cmp	r3, #0
40007d2c:	bf08      	it	eq
40007d2e:	4647      	moveq	r7, r8
40007d30:	9706      	str	r7, [sp, #24]
40007d32:	f1b9 0f00 	cmp.w	r9, #0
40007d36:	d005      	beq.n	40007d44 <ddr3TipReadTrainingResult+0xa4>
40007d38:	fa5f fc8b 	uxtb.w	ip, fp
40007d3c:	2400      	movs	r4, #0
40007d3e:	f10c 3cff 	add.w	ip, ip, #4294967295
40007d42:	e002      	b.n	40007d4a <ddr3TipReadTrainingResult+0xaa>
40007d44:	f8dd c008 	ldr.w	ip, [sp, #8]
40007d48:	4664      	mov	r4, ip
40007d4a:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
40007d4e:	21a0      	movs	r1, #160	; 0xa0
40007d50:	4b37      	ldr	r3, [pc, #220]	; (40007e30 <ddr3TipReadTrainingResult+0x190>)
40007d52:	00e6      	lsls	r6, r4, #3
40007d54:	1952      	adds	r2, r2, r5
40007d56:	46e3      	mov	fp, ip
40007d58:	46a9      	mov	r9, r5
40007d5a:	fb01 3302 	mla	r3, r1, r2, r3
40007d5e:	aa0c      	add	r2, sp, #48	; 0x30
40007d60:	eb02 0285 	add.w	r2, r2, r5, lsl #2
40007d64:	9205      	str	r2, [sp, #20]
40007d66:	9a03      	ldr	r2, [sp, #12]
40007d68:	9302      	str	r3, [sp, #8]
40007d6a:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
40007d6e:	3340      	adds	r3, #64	; 0x40
40007d70:	9308      	str	r3, [sp, #32]
40007d72:	e051      	b.n	40007e18 <ddr3TipReadTrainingResult+0x178>
40007d74:	4b2f      	ldr	r3, [pc, #188]	; (40007e34 <ddr3TipReadTrainingResult+0x194>)
40007d76:	681b      	ldr	r3, [r3, #0]
40007d78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007d7c:	fa43 f304 	asr.w	r3, r3, r4
40007d80:	07d8      	lsls	r0, r3, #31
40007d82:	d547      	bpl.n	40007e14 <ddr3TipReadTrainingResult+0x174>
40007d84:	9b04      	ldr	r3, [sp, #16]
40007d86:	b95b      	cbnz	r3, 40007da0 <ddr3TipReadTrainingResult+0x100>
40007d88:	9a16      	ldr	r2, [sp, #88]	; 0x58
40007d8a:	2a80      	cmp	r2, #128	; 0x80
40007d8c:	d103      	bne.n	40007d96 <ddr3TipReadTrainingResult+0xf6>
40007d8e:	f106 0c07 	add.w	ip, r6, #7
40007d92:	46b0      	mov	r8, r6
40007d94:	e006      	b.n	40007da4 <ddr3TipReadTrainingResult+0x104>
40007d96:	9b16      	ldr	r3, [sp, #88]	; 0x58
40007d98:	eb06 0803 	add.w	r8, r6, r3
40007d9c:	46c4      	mov	ip, r8
40007d9e:	e001      	b.n	40007da4 <ddr3TipReadTrainingResult+0x104>
40007da0:	46a4      	mov	ip, r4
40007da2:	46a0      	mov	r8, r4
40007da4:	9a02      	ldr	r2, [sp, #8]
40007da6:	2a00      	cmp	r2, #0
40007da8:	d03c      	beq.n	40007e24 <ddr3TipReadTrainingResult+0x184>
40007daa:	9409      	str	r4, [sp, #36]	; 0x24
40007dac:	eb02 0788 	add.w	r7, r2, r8, lsl #2
40007db0:	2500      	movs	r5, #0
40007db2:	4664      	mov	r4, ip
40007db4:	e02b      	b.n	40007e0e <ddr3TipReadTrainingResult+0x16e>
40007db6:	9b07      	ldr	r3, [sp, #28]
40007db8:	bb33      	cbnz	r3, 40007e08 <ddr3TipReadTrainingResult+0x168>
40007dba:	9a1d      	ldr	r2, [sp, #116]	; 0x74
40007dbc:	bb12      	cbnz	r2, 40007e04 <ddr3TipReadTrainingResult+0x164>
40007dbe:	9a06      	ldr	r2, [sp, #24]
40007dc0:	4650      	mov	r0, sl
40007dc2:	991d      	ldr	r1, [sp, #116]	; 0x74
40007dc4:	f832 3018 	ldrh.w	r3, [r2, r8, lsl #1]
40007dc8:	aa0b      	add	r2, sp, #44	; 0x2c
40007dca:	9200      	str	r2, [sp, #0]
40007dcc:	f04f 32ff 	mov.w	r2, #4294967295
40007dd0:	9201      	str	r2, [sp, #4]
40007dd2:	464a      	mov	r2, r9
40007dd4:	f7fc fd76 	bl	400048c4 <mvHwsDdr3TipIFRead>
40007dd8:	4b14      	ldr	r3, [pc, #80]	; (40007e2c <ddr3TipReadTrainingResult+0x18c>)
40007dda:	6018      	str	r0, [r3, #0]
40007ddc:	b120      	cbz	r0, 40007de8 <ddr3TipReadTrainingResult+0x148>
40007dde:	f004 f875 	bl	4000becc <gtBreakOnFail>
40007de2:	4b12      	ldr	r3, [pc, #72]	; (40007e2c <ddr3TipReadTrainingResult+0x18c>)
40007de4:	6818      	ldr	r0, [r3, #0]
40007de6:	e01e      	b.n	40007e26 <ddr3TipReadTrainingResult+0x186>
40007de8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
40007dea:	2a01      	cmp	r2, #1
40007dec:	9a05      	ldr	r2, [sp, #20]
40007dee:	f852 3c04 	ldr.w	r3, [r2, #-4]
40007df2:	d103      	bne.n	40007dfc <ddr3TipReadTrainingResult+0x15c>
40007df4:	0199      	lsls	r1, r3, #6
40007df6:	d401      	bmi.n	40007dfc <ddr3TipReadTrainingResult+0x15c>
40007df8:	9b08      	ldr	r3, [sp, #32]
40007dfa:	e001      	b.n	40007e00 <ddr3TipReadTrainingResult+0x160>
40007dfc:	9a03      	ldr	r2, [sp, #12]
40007dfe:	18d3      	adds	r3, r2, r3
40007e00:	517b      	str	r3, [r7, r5]
40007e02:	e001      	b.n	40007e08 <ddr3TipReadTrainingResult+0x168>
40007e04:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40007e06:	601f      	str	r7, [r3, #0]
40007e08:	f108 0801 	add.w	r8, r8, #1
40007e0c:	3504      	adds	r5, #4
40007e0e:	45a0      	cmp	r8, r4
40007e10:	d9d1      	bls.n	40007db6 <ddr3TipReadTrainingResult+0x116>
40007e12:	9c09      	ldr	r4, [sp, #36]	; 0x24
40007e14:	3401      	adds	r4, #1
40007e16:	3608      	adds	r6, #8
40007e18:	455c      	cmp	r4, fp
40007e1a:	d9ab      	bls.n	40007d74 <ddr3TipReadTrainingResult+0xd4>
40007e1c:	2000      	movs	r0, #0
40007e1e:	e002      	b.n	40007e26 <ddr3TipReadTrainingResult+0x186>
40007e20:	981d      	ldr	r0, [sp, #116]	; 0x74
40007e22:	e000      	b.n	40007e26 <ddr3TipReadTrainingResult+0x186>
40007e24:	2001      	movs	r0, #1
40007e26:	b00d      	add	sp, #52	; 0x34
40007e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007e2c:	40020868 	andmi	r0, r2, r8, ror #16
40007e30:	400205ec 	andmi	r0, r2, ip, ror #11
40007e34:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIpTraining:

40007e38 <ddr3TipIpTraining>:
ddr3TipIpTraining():
40007e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007e3c:	b093      	sub	sp, #76	; 0x4c
40007e3e:	4604      	mov	r4, r0
40007e40:	4616      	mov	r6, r2
40007e42:	f89d 0074 	ldrb.w	r0, [sp, #116]	; 0x74
40007e46:	460d      	mov	r5, r1
40007e48:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
40007e4c:	930f      	str	r3, [sp, #60]	; 0x3c
40007e4e:	900b      	str	r0, [sp, #44]	; 0x2c
40007e50:	920a      	str	r2, [sp, #40]	; 0x28
40007e52:	f7ff fd71 	bl	40007938 <ddr3TipGetPatternTable>
40007e56:	f89d 7080 	ldrb.w	r7, [sp, #128]	; 0x80
40007e5a:	f89d b090 	ldrb.w	fp, [sp, #144]	; 0x90
40007e5e:	f89d 8094 	ldrb.w	r8, [sp, #148]	; 0x94
40007e62:	9009      	str	r0, [sp, #36]	; 0x24
40007e64:	f7ff ff0a 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
40007e68:	900c      	str	r0, [sp, #48]	; 0x30
40007e6a:	f7ff fef5 	bl	40007c58 <ddr3TipGetMaskResultsDqReg>
40007e6e:	2102      	movs	r1, #2
40007e70:	900d      	str	r0, [sp, #52]	; 0x34
40007e72:	4620      	mov	r0, r4
40007e74:	f003 f992 	bl	4000b19c <ddr3TipDevAttrGet>
40007e78:	9b28      	ldr	r3, [sp, #160]	; 0xa0
40007e7a:	900e      	str	r0, [sp, #56]	; 0x38
40007e7c:	2b00      	cmp	r3, #0
40007e7e:	f000 82b1 	beq.w	400083e4 <ddr3TipIpTraining+0x5ac>
40007e82:	f89d 2098 	ldrb.w	r2, [sp, #152]	; 0x98
40007e86:	2308      	movs	r3, #8
40007e88:	b98a      	cbnz	r2, 40007eae <ddr3TipIpTraining+0x76>
40007e8a:	9300      	str	r3, [sp, #0]
40007e8c:	4620      	mov	r0, r4
40007e8e:	9301      	str	r3, [sp, #4]
40007e90:	4629      	mov	r1, r5
40007e92:	4632      	mov	r2, r6
40007e94:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007e98:	f7fc fa6a 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007e9c:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 40008164 <ddr3TipIpTraining+0x32c>
40007ea0:	f8c9 0000 	str.w	r0, [r9]
40007ea4:	2800      	cmp	r0, #0
40007ea6:	d171      	bne.n	40007f8c <ddr3TipIpTraining+0x154>
40007ea8:	4bab      	ldr	r3, [pc, #684]	; (40008158 <ddr3TipIpTraining+0x320>)
40007eaa:	681b      	ldr	r3, [r3, #0]
40007eac:	e010      	b.n	40007ed0 <ddr3TipIpTraining+0x98>
40007eae:	2200      	movs	r2, #0
40007eb0:	4620      	mov	r0, r4
40007eb2:	e88d 000c 	stmia.w	sp, {r2, r3}
40007eb6:	4629      	mov	r1, r5
40007eb8:	4632      	mov	r2, r6
40007eba:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007ebe:	f7fc fa57 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007ec2:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 40008164 <ddr3TipIpTraining+0x32c>
40007ec6:	f8c9 0000 	str.w	r0, [r9]
40007eca:	2800      	cmp	r0, #0
40007ecc:	d15e      	bne.n	40007f8c <ddr3TipIpTraining+0x154>
40007ece:	9b27      	ldr	r3, [sp, #156]	; 0x9c
40007ed0:	069b      	lsls	r3, r3, #26
40007ed2:	4620      	mov	r0, r4
40007ed4:	f043 0303 	orr.w	r3, r3, #3
40007ed8:	9300      	str	r3, [sp, #0]
40007eda:	4ba0      	ldr	r3, [pc, #640]	; (4000815c <ddr3TipIpTraining+0x324>)
40007edc:	4629      	mov	r1, r5
40007ede:	4632      	mov	r2, r6
40007ee0:	9301      	str	r3, [sp, #4]
40007ee2:	f241 6330 	movw	r3, #5680	; 0x1630
40007ee6:	f7fc fa43 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007eea:	f8c9 0000 	str.w	r0, [r9]
40007eee:	2800      	cmp	r0, #0
40007ef0:	d14c      	bne.n	40007f8c <ddr3TipIpTraining+0x154>
40007ef2:	f04f 0a0c 	mov.w	sl, #12
40007ef6:	9809      	ldr	r0, [sp, #36]	; 0x24
40007ef8:	fb0a fa0b 	mul.w	sl, sl, fp
40007efc:	4629      	mov	r1, r5
40007efe:	4632      	mov	r2, r6
40007f00:	eb00 090a 	add.w	r9, r0, sl
40007f04:	4620      	mov	r0, r4
40007f06:	f8d9 3004 	ldr.w	r3, [r9, #4]
40007f0a:	9300      	str	r3, [sp, #0]
40007f0c:	465b      	mov	r3, fp
40007f0e:	f7ff fd25 	bl	4000795c <ddr3TipLoadPatternToOdpg>
40007f12:	b91f      	cbnz	r7, 40007f1c <ddr3TipIpTraining+0xe4>
40007f14:	f899 3001 	ldrb.w	r3, [r9, #1]
40007f18:	2202      	movs	r2, #2
40007f1a:	e001      	b.n	40007f20 <ddr3TipIpTraining+0xe8>
40007f1c:	2300      	movs	r3, #0
40007f1e:	461a      	mov	r2, r3
40007f20:	9809      	ldr	r0, [sp, #36]	; 0x24
40007f22:	f810 100a 	ldrb.w	r1, [r0, sl]
40007f26:	4620      	mov	r0, r4
40007f28:	e88d 000a 	stmia.w	sp, {r1, r3}
40007f2c:	4629      	mov	r1, r5
40007f2e:	f899 3003 	ldrb.w	r3, [r9, #3]
40007f32:	9203      	str	r2, [sp, #12]
40007f34:	4632      	mov	r2, r6
40007f36:	f8df 922c 	ldr.w	r9, [pc, #556]	; 40008164 <ddr3TipIpTraining+0x32c>
40007f3a:	9302      	str	r3, [sp, #8]
40007f3c:	f1d7 0301 	rsbs	r3, r7, #1
40007f40:	bf38      	it	cc
40007f42:	2300      	movcc	r3, #0
40007f44:	9304      	str	r3, [sp, #16]
40007f46:	4b84      	ldr	r3, [pc, #528]	; (40008158 <ddr3TipIpTraining+0x320>)
40007f48:	681b      	ldr	r3, [r3, #0]
40007f4a:	9305      	str	r3, [sp, #20]
40007f4c:	2300      	movs	r3, #0
40007f4e:	9306      	str	r3, [sp, #24]
40007f50:	9307      	str	r3, [sp, #28]
40007f52:	463b      	mov	r3, r7
40007f54:	f7ff fc84 	bl	40007860 <ddr3TipConfigureOdpg>
40007f58:	f8c9 0000 	str.w	r0, [r9]
40007f5c:	b9b0      	cbnz	r0, 40007f8c <ddr3TipIpTraining+0x154>
40007f5e:	2f01      	cmp	r7, #1
40007f60:	4620      	mov	r0, r4
40007f62:	bf0c      	ite	eq
40007f64:	2200      	moveq	r2, #0
40007f66:	f04f 4240 	movne.w	r2, #3221225472	; 0xc0000000
40007f6a:	bf0c      	ite	eq
40007f6c:	2360      	moveq	r3, #96	; 0x60
40007f6e:	23fa      	movne	r3, #250	; 0xfa
40007f70:	4313      	orrs	r3, r2
40007f72:	4629      	mov	r1, r5
40007f74:	9300      	str	r3, [sp, #0]
40007f76:	4632      	mov	r2, r6
40007f78:	f04f 33ff 	mov.w	r3, #4294967295
40007f7c:	9301      	str	r3, [sp, #4]
40007f7e:	f241 03fc 	movw	r3, #4348	; 0x10fc
40007f82:	f7fc f9f5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007f86:	f8c9 0000 	str.w	r0, [r9]
40007f8a:	b120      	cbz	r0, 40007f96 <ddr3TipIpTraining+0x15e>
40007f8c:	f003 ff9e 	bl	4000becc <gtBreakOnFail>
40007f90:	f8d9 0000 	ldr.w	r0, [r9]
40007f94:	e227      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
40007f96:	f1b8 0f01 	cmp.w	r8, #1
40007f9a:	d803      	bhi.n	40007fa4 <ddr3TipIpTraining+0x16c>
40007f9c:	f1b8 0f00 	cmp.w	r8, #0
40007fa0:	d007      	beq.n	40007fb2 <ddr3TipIpTraining+0x17a>
40007fa2:	e223      	b.n	400083ec <ddr3TipIpTraining+0x5b4>
40007fa4:	2040      	movs	r0, #64	; 0x40
40007fa6:	f1b8 0f03 	cmp.w	r8, #3
40007faa:	bf0c      	ite	eq
40007fac:	2380      	moveq	r3, #128	; 0x80
40007fae:	2300      	movne	r3, #0
40007fb0:	e001      	b.n	40007fb6 <ddr3TipIpTraining+0x17e>
40007fb2:	2380      	movs	r3, #128	; 0x80
40007fb4:	4640      	mov	r0, r8
40007fb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
40007fb8:	4318      	orrs	r0, r3
40007fba:	2a01      	cmp	r2, #1
40007fbc:	bf0e      	itee	eq
40007fbe:	f440 3060 	orreq.w	r0, r0, #229376	; 0x38000
40007fc2:	9b1c      	ldrne	r3, [sp, #112]	; 0x70
40007fc4:	ea40 3083 	orrne.w	r0, r0, r3, lsl #14
40007fc8:	f1b8 0f01 	cmp.w	r8, #1
40007fcc:	d004      	beq.n	40007fd8 <ddr3TipIpTraining+0x1a0>
40007fce:	f1b8 0f02 	cmp.w	r8, #2
40007fd2:	bf18      	it	ne
40007fd4:	f440 1040 	orrne.w	r0, r0, #3145728	; 0x300000
40007fd8:	4b61      	ldr	r3, [pc, #388]	; (40008160 <ddr3TipIpTraining+0x328>)
40007fda:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
40007fde:	4629      	mov	r1, r5
40007fe0:	9000      	str	r0, [sp, #0]
40007fe2:	4632      	mov	r2, r6
40007fe4:	4620      	mov	r0, r4
40007fe6:	9301      	str	r3, [sp, #4]
40007fe8:	f241 0334 	movw	r3, #4148	; 0x1034
40007fec:	f7fc f9c0 	bl	40004370 <mvHwsDdr3TipIFWrite>
40007ff0:	f8df 8170 	ldr.w	r8, [pc, #368]	; 40008164 <ddr3TipIpTraining+0x32c>
40007ff4:	f8c8 0000 	str.w	r0, [r8]
40007ff8:	2800      	cmp	r0, #0
40007ffa:	f040 8153 	bne.w	400082a4 <ddr3TipIpTraining+0x46c>
40007ffe:	9822      	ldr	r0, [sp, #136]	; 0x88
40008000:	4629      	mov	r1, r5
40008002:	f89d 907c 	ldrb.w	r9, [sp, #124]	; 0x7c
40008006:	4632      	mov	r2, r6
40008008:	0243      	lsls	r3, r0, #9
4000800a:	f1b9 0f00 	cmp.w	r9, #0
4000800e:	bf14      	ite	ne
40008010:	f44f 7980 	movne.w	r9, #256	; 0x100
40008014:	f04f 0900 	moveq.w	r9, #0
40008018:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
4000801c:	4620      	mov	r0, r4
4000801e:	f043 0301 	orr.w	r3, r3, #1
40008022:	ea43 0309 	orr.w	r3, r3, r9
40008026:	9300      	str	r3, [sp, #0]
40008028:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
4000802c:	9301      	str	r3, [sp, #4]
4000802e:	f241 033c 	movw	r3, #4156	; 0x103c
40008032:	f7fc f99d 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008036:	f8c8 0000 	str.w	r0, [r8]
4000803a:	2800      	cmp	r0, #0
4000803c:	f040 8132 	bne.w	400082a4 <ddr3TipIpTraining+0x46c>
40008040:	9b23      	ldr	r3, [sp, #140]	; 0x8c
40008042:	4620      	mov	r0, r4
40008044:	4629      	mov	r1, r5
40008046:	4632      	mov	r2, r6
40008048:	9300      	str	r3, [sp, #0]
4000804a:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000804e:	9301      	str	r3, [sp, #4]
40008050:	f241 03b4 	movw	r3, #4276	; 0x10b4
40008054:	f7fc f98c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008058:	f8c8 0000 	str.w	r0, [r8]
4000805c:	2800      	cmp	r0, #0
4000805e:	f040 8121 	bne.w	400082a4 <ddr3TipIpTraining+0x46c>
40008062:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40008064:	2a01      	cmp	r2, #1
40008066:	d110      	bne.n	4000808a <ddr3TipIpTraining+0x252>
40008068:	2f01      	cmp	r7, #1
4000806a:	d106      	bne.n	4000807a <ddr3TipIpTraining+0x242>
4000806c:	4b3a      	ldr	r3, [pc, #232]	; (40008158 <ddr3TipIpTraining+0x320>)
4000806e:	681b      	ldr	r3, [r3, #0]
40008070:	ea4f 1903 	mov.w	r9, r3, lsl #4
40008074:	f109 095f 	add.w	r9, r9, #95	; 0x5f
40008078:	e019      	b.n	400080ae <ddr3TipIpTraining+0x276>
4000807a:	b9c7      	cbnz	r7, 400080ae <ddr3TipIpTraining+0x276>
4000807c:	4b36      	ldr	r3, [pc, #216]	; (40008158 <ddr3TipIpTraining+0x320>)
4000807e:	681b      	ldr	r3, [r3, #0]
40008080:	ea4f 1903 	mov.w	r9, r3, lsl #4
40008084:	f109 091f 	add.w	r9, r9, #31
40008088:	e011      	b.n	400080ae <ddr3TipIpTraining+0x276>
4000808a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000808c:	b97b      	cbnz	r3, 400080ae <ddr3TipIpTraining+0x276>
4000808e:	b937      	cbnz	r7, 4000809e <ddr3TipIpTraining+0x266>
40008090:	4b31      	ldr	r3, [pc, #196]	; (40008158 <ddr3TipIpTraining+0x320>)
40008092:	681b      	ldr	r3, [r3, #0]
40008094:	ea4f 0983 	mov.w	r9, r3, lsl #2
40008098:	f109 0901 	add.w	r9, r9, #1
4000809c:	e007      	b.n	400080ae <ddr3TipIpTraining+0x276>
4000809e:	2f01      	cmp	r7, #1
400080a0:	d105      	bne.n	400080ae <ddr3TipIpTraining+0x276>
400080a2:	4b2d      	ldr	r3, [pc, #180]	; (40008158 <ddr3TipIpTraining+0x320>)
400080a4:	681b      	ldr	r3, [r3, #0]
400080a6:	ea4f 0983 	mov.w	r9, r3, lsl #2
400080aa:	f109 0903 	add.w	r9, r9, #3
400080ae:	9822      	ldr	r0, [sp, #136]	; 0x88
400080b0:	4629      	mov	r1, r5
400080b2:	4632      	mov	r2, r6
400080b4:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 40008164 <ddr3TipIpTraining+0x32c>
400080b8:	ea49 2900 	orr.w	r9, r9, r0, lsl #8
400080bc:	4620      	mov	r0, r4
400080be:	f049 43c0 	orr.w	r3, r9, #1610612736	; 0x60000000
400080c2:	9300      	str	r3, [sp, #0]
400080c4:	f04f 33ff 	mov.w	r3, #4294967295
400080c8:	9301      	str	r3, [sp, #4]
400080ca:	f241 03c4 	movw	r3, #4292	; 0x10c4
400080ce:	f7fc f94f 	bl	40004370 <mvHwsDdr3TipIFWrite>
400080d2:	f8ca 0000 	str.w	r0, [sl]
400080d6:	b120      	cbz	r0, 400080e2 <ddr3TipIpTraining+0x2aa>
400080d8:	f003 fef8 	bl	4000becc <gtBreakOnFail>
400080dc:	f8da 0000 	ldr.w	r0, [sl]
400080e0:	e181      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
400080e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
400080e4:	b2d2      	uxtb	r2, r2
400080e6:	9209      	str	r2, [sp, #36]	; 0x24
400080e8:	00d3      	lsls	r3, r2, #3
400080ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400080ec:	930a      	str	r3, [sp, #40]	; 0x28
400080ee:	2a00      	cmp	r2, #0
400080f0:	d17e      	bne.n	400081f0 <ddr3TipIpTraining+0x3b8>
400080f2:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
400080f6:	4623      	mov	r3, r4
400080f8:	4617      	mov	r7, r2
400080fa:	4693      	mov	fp, r2
400080fc:	46c1      	mov	r9, r8
400080fe:	4644      	mov	r4, r8
40008100:	4698      	mov	r8, r3
40008102:	e011      	b.n	40008128 <ddr3TipIpTraining+0x2f0>
40008104:	f834 3b02 	ldrh.w	r3, [r4], #2
40008108:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
4000810c:	4629      	mov	r1, r5
4000810e:	9001      	str	r0, [sp, #4]
40008110:	4632      	mov	r2, r6
40008112:	4640      	mov	r0, r8
40008114:	f8cd b000 	str.w	fp, [sp]
40008118:	f7fc f92a 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000811c:	f8ca 0000 	str.w	r0, [sl]
40008120:	2800      	cmp	r0, #0
40008122:	f040 812b 	bne.w	4000837c <ddr3TipIpTraining+0x544>
40008126:	3701      	adds	r7, #1
40008128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000812a:	4297      	cmp	r7, r2
4000812c:	d1ea      	bne.n	40008104 <ddr3TipIpTraining+0x2cc>
4000812e:	4644      	mov	r4, r8
40008130:	f04f 0b08 	mov.w	fp, #8
40008134:	46c8      	mov	r8, r9
40008136:	2700      	movs	r7, #0
40008138:	f8df c02c 	ldr.w	ip, [pc, #44]	; 40008168 <ddr3TipIpTraining+0x330>
4000813c:	e035      	b.n	400081aa <ddr3TipIpTraining+0x372>
4000813e:	f8dc 3000 	ldr.w	r3, [ip]
40008142:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
40008146:	fa4a fa07 	asr.w	sl, sl, r7
4000814a:	f01a 0a01 	ands.w	sl, sl, #1
4000814e:	d127      	bne.n	400081a0 <ddr3TipIpTraining+0x368>
40008150:	ea4f 09c7 	mov.w	r9, r7, lsl #3
40008154:	e022      	b.n	4000819c <ddr3TipIpTraining+0x364>
40008156:	bf00      	nop
40008158:	40020968 	andmi	r0, r2, r8, ror #18
4000815c:	0c000003 	wstrbeq	wr0, [r0], #-3
40008160:	003fffef 	eorseq	pc, pc, pc, ror #31
40008164:	40020868 	andmi	r0, r2, r8, ror #16
40008168:	400205d8 	ldrdmi	r0, [r2], -r8
4000816c:	f838 300a 	ldrh.w	r3, [r8, sl]
40008170:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
40008174:	4632      	mov	r2, r6
40008176:	9000      	str	r0, [sp, #0]
40008178:	9001      	str	r0, [sp, #4]
4000817a:	4629      	mov	r1, r5
4000817c:	4620      	mov	r0, r4
4000817e:	f8cd c020 	str.w	ip, [sp, #32]
40008182:	f7fc f8f5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008186:	4a9a      	ldr	r2, [pc, #616]	; (400083f0 <ddr3TipIpTraining+0x5b8>)
40008188:	f10a 0a02 	add.w	sl, sl, #2
4000818c:	f8dd c020 	ldr.w	ip, [sp, #32]
40008190:	6010      	str	r0, [r2, #0]
40008192:	2800      	cmp	r0, #0
40008194:	f040 80f2 	bne.w	4000837c <ddr3TipIpTraining+0x544>
40008198:	f109 0901 	add.w	r9, r9, #1
4000819c:	45d9      	cmp	r9, fp
4000819e:	d3e5      	bcc.n	4000816c <ddr3TipIpTraining+0x334>
400081a0:	3701      	adds	r7, #1
400081a2:	f10b 0b08 	add.w	fp, fp, #8
400081a6:	f108 0810 	add.w	r8, r8, #16
400081aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
400081ac:	429f      	cmp	r7, r3
400081ae:	d3c6      	bcc.n	4000813e <ddr3TipIpTraining+0x306>
400081b0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
400081b4:	4623      	mov	r3, r4
400081b6:	2700      	movs	r7, #0
400081b8:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
400081bc:	f8df a230 	ldr.w	sl, [pc, #560]	; 400083f0 <ddr3TipIpTraining+0x5b8>
400081c0:	4644      	mov	r4, r8
400081c2:	4698      	mov	r8, r3
400081c4:	e010      	b.n	400081e8 <ddr3TipIpTraining+0x3b0>
400081c6:	f834 3b02 	ldrh.w	r3, [r4], #2
400081ca:	4640      	mov	r0, r8
400081cc:	4629      	mov	r1, r5
400081ce:	4632      	mov	r2, r6
400081d0:	f8cd 9000 	str.w	r9, [sp]
400081d4:	f8cd 9004 	str.w	r9, [sp, #4]
400081d8:	f7fc f8ca 	bl	40004370 <mvHwsDdr3TipIFWrite>
400081dc:	f8ca 0000 	str.w	r0, [sl]
400081e0:	2800      	cmp	r0, #0
400081e2:	f040 80cb 	bne.w	4000837c <ddr3TipIpTraining+0x544>
400081e6:	3701      	adds	r7, #1
400081e8:	9809      	ldr	r0, [sp, #36]	; 0x24
400081ea:	4287      	cmp	r7, r0
400081ec:	d3eb      	bcc.n	400081c6 <ddr3TipIpTraining+0x38e>
400081ee:	e03e      	b.n	4000826e <ddr3TipIpTraining+0x436>
400081f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400081f2:	2a01      	cmp	r2, #1
400081f4:	d13c      	bne.n	40008270 <ddr3TipIpTraining+0x438>
400081f6:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
400081fa:	4623      	mov	r3, r4
400081fc:	4607      	mov	r7, r0
400081fe:	4681      	mov	r9, r0
40008200:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
40008204:	4644      	mov	r4, r8
40008206:	4698      	mov	r8, r3
40008208:	e00e      	b.n	40008228 <ddr3TipIpTraining+0x3f0>
4000820a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000820e:	4640      	mov	r0, r8
40008210:	4629      	mov	r1, r5
40008212:	4632      	mov	r2, r6
40008214:	e88d 0a00 	stmia.w	sp, {r9, fp}
40008218:	f7fc f8aa 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000821c:	f8ca 0000 	str.w	r0, [sl]
40008220:	2800      	cmp	r0, #0
40008222:	f040 80ab 	bne.w	4000837c <ddr3TipIpTraining+0x544>
40008226:	3701      	adds	r7, #1
40008228:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000822a:	429f      	cmp	r7, r3
4000822c:	d3ed      	bcc.n	4000820a <ddr3TipIpTraining+0x3d2>
4000822e:	4644      	mov	r4, r8
40008230:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
40008234:	4623      	mov	r3, r4
40008236:	2700      	movs	r7, #0
40008238:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000823c:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 400083f0 <ddr3TipIpTraining+0x5b8>
40008240:	4644      	mov	r4, r8
40008242:	4698      	mov	r8, r3
40008244:	e010      	b.n	40008268 <ddr3TipIpTraining+0x430>
40008246:	f834 3b02 	ldrh.w	r3, [r4], #2
4000824a:	4640      	mov	r0, r8
4000824c:	4629      	mov	r1, r5
4000824e:	4632      	mov	r2, r6
40008250:	f8cd 9000 	str.w	r9, [sp]
40008254:	f8cd 9004 	str.w	r9, [sp, #4]
40008258:	f7fc f88a 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000825c:	f8ca 0000 	str.w	r0, [sl]
40008260:	2800      	cmp	r0, #0
40008262:	f040 808b 	bne.w	4000837c <ddr3TipIpTraining+0x544>
40008266:	3701      	adds	r7, #1
40008268:	980a      	ldr	r0, [sp, #40]	; 0x28
4000826a:	4287      	cmp	r7, r0
4000826c:	d1eb      	bne.n	40008246 <ddr3TipIpTraining+0x40e>
4000826e:	4644      	mov	r4, r8
40008270:	2100      	movs	r1, #0
40008272:	4620      	mov	r0, r4
40008274:	f002 ff92 	bl	4000b19c <ddr3TipDevAttrGet>
40008278:	4a5e      	ldr	r2, [pc, #376]	; (400083f4 <ddr3TipIpTraining+0x5bc>)
4000827a:	f241 0330 	movw	r3, #4144	; 0x1030
4000827e:	4629      	mov	r1, r5
40008280:	2701      	movs	r7, #1
40008282:	9700      	str	r7, [sp, #0]
40008284:	9701      	str	r7, [sp, #4]
40008286:	f8df 8168 	ldr.w	r8, [pc, #360]	; 400083f0 <ddr3TipIpTraining+0x5b8>
4000828a:	2802      	cmp	r0, #2
4000828c:	bf94      	ite	ls
4000828e:	4691      	movls	r9, r2
40008290:	4699      	movhi	r9, r3
40008292:	4620      	mov	r0, r4
40008294:	4632      	mov	r2, r6
40008296:	464b      	mov	r3, r9
40008298:	f7fc f86a 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000829c:	4605      	mov	r5, r0
4000829e:	f8c8 0000 	str.w	r0, [r8]
400082a2:	b120      	cbz	r0, 400082ae <ddr3TipIpTraining+0x476>
400082a4:	f003 fe12 	bl	4000becc <gtBreakOnFail>
400082a8:	f8d8 0000 	ldr.w	r0, [r8]
400082ac:	e09b      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
400082ae:	4b52      	ldr	r3, [pc, #328]	; (400083f8 <ddr3TipIpTraining+0x5c0>)
400082b0:	4621      	mov	r1, r4
400082b2:	463a      	mov	r2, r7
400082b4:	b2e0      	uxtb	r0, r4
400082b6:	681b      	ldr	r3, [r3, #0]
400082b8:	4798      	blx	r3
400082ba:	4620      	mov	r0, r4
400082bc:	4629      	mov	r1, r5
400082be:	f002 ff6d 	bl	4000b19c <ddr3TipDevAttrGet>
400082c2:	2802      	cmp	r0, #2
400082c4:	d805      	bhi.n	400082d2 <ddr3TipIpTraining+0x49a>
400082c6:	4b4d      	ldr	r3, [pc, #308]	; (400083fc <ddr3TipIpTraining+0x5c4>)
400082c8:	681b      	ldr	r3, [r3, #0]
400082ca:	781b      	ldrb	r3, [r3, #0]
400082cc:	07d9      	lsls	r1, r3, #31
400082ce:	d577      	bpl.n	400083c0 <ddr3TipIpTraining+0x588>
400082d0:	e043      	b.n	4000835a <ddr3TipIpTraining+0x522>
400082d2:	4b4a      	ldr	r3, [pc, #296]	; (400083fc <ddr3TipIpTraining+0x5c4>)
400082d4:	681b      	ldr	r3, [r3, #0]
400082d6:	781b      	ldrb	r3, [r3, #0]
400082d8:	07da      	lsls	r2, r3, #31
400082da:	d52d      	bpl.n	40008338 <ddr3TipIpTraining+0x500>
400082dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
400082de:	07d3      	lsls	r3, r2, #31
400082e0:	d417      	bmi.n	40008312 <ddr3TipIpTraining+0x4da>
400082e2:	e022      	b.n	4000832a <ddr3TipIpTraining+0x4f2>
400082e4:	2100      	movs	r1, #0
400082e6:	f04f 33ff 	mov.w	r3, #4294967295
400082ea:	4620      	mov	r0, r4
400082ec:	9301      	str	r3, [sp, #4]
400082ee:	460a      	mov	r2, r1
400082f0:	4b40      	ldr	r3, [pc, #256]	; (400083f4 <ddr3TipIpTraining+0x5bc>)
400082f2:	9600      	str	r6, [sp, #0]
400082f4:	f7fc fae6 	bl	400048c4 <mvHwsDdr3TipIFRead>
400082f8:	f8c8 0000 	str.w	r0, [r8]
400082fc:	2800      	cmp	r0, #0
400082fe:	d13d      	bne.n	4000837c <ddr3TipIpTraining+0x544>
40008300:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008302:	0798      	lsls	r0, r3, #30
40008304:	d503      	bpl.n	4000830e <ddr3TipIpTraining+0x4d6>
40008306:	9828      	ldr	r0, [sp, #160]	; 0xa0
40008308:	2301      	movs	r3, #1
4000830a:	7003      	strb	r3, [r0, #0]
4000830c:	e006      	b.n	4000831c <ddr3TipIpTraining+0x4e4>
4000830e:	3501      	adds	r5, #1
40008310:	e001      	b.n	40008316 <ddr3TipIpTraining+0x4de>
40008312:	4f3b      	ldr	r7, [pc, #236]	; (40008400 <ddr3TipIpTraining+0x5c8>)
40008314:	ae11      	add	r6, sp, #68	; 0x44
40008316:	683b      	ldr	r3, [r7, #0]
40008318:	429d      	cmp	r5, r3
4000831a:	d3e3      	bcc.n	400082e4 <ddr3TipIpTraining+0x4ac>
4000831c:	4b38      	ldr	r3, [pc, #224]	; (40008400 <ddr3TipIpTraining+0x5c8>)
4000831e:	681b      	ldr	r3, [r3, #0]
40008320:	429d      	cmp	r5, r3
40008322:	d102      	bne.n	4000832a <ddr3TipIpTraining+0x4f2>
40008324:	9a28      	ldr	r2, [sp, #160]	; 0xa0
40008326:	2302      	movs	r3, #2
40008328:	7013      	strb	r3, [r2, #0]
4000832a:	4620      	mov	r0, r4
4000832c:	2100      	movs	r1, #0
4000832e:	f7ff fabb 	bl	400078a8 <isOdpgAccessDone>
40008332:	4d2f      	ldr	r5, [pc, #188]	; (400083f0 <ddr3TipIpTraining+0x5b8>)
40008334:	6028      	str	r0, [r5, #0]
40008336:	b960      	cbnz	r0, 40008352 <ddr3TipIpTraining+0x51a>
40008338:	2200      	movs	r2, #0
4000833a:	2101      	movs	r1, #1
4000833c:	4620      	mov	r0, r4
4000833e:	f241 63fc 	movw	r3, #5884	; 0x16fc
40008342:	9200      	str	r2, [sp, #0]
40008344:	9101      	str	r1, [sp, #4]
40008346:	f7fc f813 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000834a:	4d29      	ldr	r5, [pc, #164]	; (400083f0 <ddr3TipIpTraining+0x5b8>)
4000834c:	6028      	str	r0, [r5, #0]
4000834e:	2800      	cmp	r0, #0
40008350:	d0b9      	beq.n	400082c6 <ddr3TipIpTraining+0x48e>
40008352:	f003 fdbb 	bl	4000becc <gtBreakOnFail>
40008356:	6828      	ldr	r0, [r5, #0]
40008358:	e045      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
4000835a:	9b21      	ldr	r3, [sp, #132]	; 0x84
4000835c:	07d9      	lsls	r1, r3, #31
4000835e:	d420      	bmi.n	400083a2 <ddr3TipIpTraining+0x56a>
40008360:	e02e      	b.n	400083c0 <ddr3TipIpTraining+0x588>
40008362:	2100      	movs	r1, #0
40008364:	f04f 33ff 	mov.w	r3, #4294967295
40008368:	4620      	mov	r0, r4
4000836a:	9301      	str	r3, [sp, #4]
4000836c:	460a      	mov	r2, r1
4000836e:	464b      	mov	r3, r9
40008370:	9600      	str	r6, [sp, #0]
40008372:	f7fc faa7 	bl	400048c4 <mvHwsDdr3TipIFRead>
40008376:	f8c8 0000 	str.w	r0, [r8]
4000837a:	b120      	cbz	r0, 40008386 <ddr3TipIpTraining+0x54e>
4000837c:	f003 fda6 	bl	4000becc <gtBreakOnFail>
40008380:	4b1b      	ldr	r3, [pc, #108]	; (400083f0 <ddr3TipIpTraining+0x5b8>)
40008382:	6818      	ldr	r0, [r3, #0]
40008384:	e02f      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
40008386:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008388:	079a      	lsls	r2, r3, #30
4000838a:	d508      	bpl.n	4000839e <ddr3TipIpTraining+0x566>
4000838c:	075b      	lsls	r3, r3, #29
4000838e:	d403      	bmi.n	40008398 <ddr3TipIpTraining+0x560>
40008390:	9828      	ldr	r0, [sp, #160]	; 0xa0
40008392:	2301      	movs	r3, #1
40008394:	7003      	strb	r3, [r0, #0]
40008396:	e00c      	b.n	400083b2 <ddr3TipIpTraining+0x57a>
40008398:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000839a:	7010      	strb	r0, [r2, #0]
4000839c:	e009      	b.n	400083b2 <ddr3TipIpTraining+0x57a>
4000839e:	3501      	adds	r5, #1
400083a0:	e004      	b.n	400083ac <ddr3TipIpTraining+0x574>
400083a2:	4f17      	ldr	r7, [pc, #92]	; (40008400 <ddr3TipIpTraining+0x5c8>)
400083a4:	2500      	movs	r5, #0
400083a6:	f8df 8048 	ldr.w	r8, [pc, #72]	; 400083f0 <ddr3TipIpTraining+0x5b8>
400083aa:	ae11      	add	r6, sp, #68	; 0x44
400083ac:	683b      	ldr	r3, [r7, #0]
400083ae:	429d      	cmp	r5, r3
400083b0:	d3d7      	bcc.n	40008362 <ddr3TipIpTraining+0x52a>
400083b2:	4b13      	ldr	r3, [pc, #76]	; (40008400 <ddr3TipIpTraining+0x5c8>)
400083b4:	681b      	ldr	r3, [r3, #0]
400083b6:	429d      	cmp	r5, r3
400083b8:	d102      	bne.n	400083c0 <ddr3TipIpTraining+0x588>
400083ba:	9828      	ldr	r0, [sp, #160]	; 0xa0
400083bc:	2302      	movs	r3, #2
400083be:	7003      	strb	r3, [r0, #0]
400083c0:	2200      	movs	r2, #0
400083c2:	f04f 33ff 	mov.w	r3, #4294967295
400083c6:	4620      	mov	r0, r4
400083c8:	e88d 000c 	stmia.w	sp, {r2, r3}
400083cc:	2101      	movs	r1, #1
400083ce:	f241 6330 	movw	r3, #5680	; 0x1630
400083d2:	f7fb ffcd 	bl	40004370 <mvHwsDdr3TipIFWrite>
400083d6:	4c06      	ldr	r4, [pc, #24]	; (400083f0 <ddr3TipIpTraining+0x5b8>)
400083d8:	6020      	str	r0, [r4, #0]
400083da:	b120      	cbz	r0, 400083e6 <ddr3TipIpTraining+0x5ae>
400083dc:	f003 fd76 	bl	4000becc <gtBreakOnFail>
400083e0:	6820      	ldr	r0, [r4, #0]
400083e2:	e000      	b.n	400083e6 <ddr3TipIpTraining+0x5ae>
400083e4:	2004      	movs	r0, #4
400083e6:	b013      	add	sp, #76	; 0x4c
400083e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400083ec:	4603      	mov	r3, r0
400083ee:	e5e2      	b.n	40007fb6 <ddr3TipIpTraining+0x17e>
400083f0:	40020868 	andmi	r0, r2, r8, ror #16
400083f4:	00018488 	andeq	r8, r1, r8, lsl #9
400083f8:	40014f14 	andmi	r4, r1, r4, lsl pc
400083fc:	400205d8 	ldrdmi	r0, [r2], -r8
40008400:	4001488c 	andmi	r4, r1, ip, lsl #17

Disassembly of section .text.ddr3TipIpTrainingWrapperInt:

40008404 <ddr3TipIpTrainingWrapperInt>:
ddr3TipIpTrainingWrapperInt():
40008404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008408:	b097      	sub	sp, #92	; 0x5c
4000840a:	4693      	mov	fp, r2
4000840c:	469a      	mov	sl, r3
4000840e:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
40008412:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
40008416:	f89d 7094 	ldrb.w	r7, [sp, #148]	; 0x94
4000841a:	910e      	str	r1, [sp, #56]	; 0x38
4000841c:	2102      	movs	r1, #2
4000841e:	9210      	str	r2, [sp, #64]	; 0x40
40008420:	2f00      	cmp	r7, #0
40008422:	bf0c      	ite	eq
40008424:	2240      	moveq	r2, #64	; 0x40
40008426:	2200      	movne	r2, #0
40008428:	9311      	str	r3, [sp, #68]	; 0x44
4000842a:	900f      	str	r0, [sp, #60]	; 0x3c
4000842c:	f89d 9088 	ldrb.w	r9, [sp, #136]	; 0x88
40008430:	f89d 4090 	ldrb.w	r4, [sp, #144]	; 0x90
40008434:	f89d 50ac 	ldrb.w	r5, [sp, #172]	; 0xac
40008438:	f89d 80b0 	ldrb.w	r8, [sp, #176]	; 0xb0
4000843c:	9214      	str	r2, [sp, #80]	; 0x50
4000843e:	f002 fead 	bl	4000b19c <ddr3TipDevAttrGet>
40008442:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
40008444:	2b00      	cmp	r3, #0
40008446:	f000 8083 	beq.w	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
4000844a:	f1b8 0f01 	cmp.w	r8, #1
4000844e:	d87f      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008450:	2d02      	cmp	r5, #2
40008452:	d87d      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008454:	9a11      	ldr	r2, [sp, #68]	; 0x44
40008456:	2a24      	cmp	r2, #36	; 0x24
40008458:	d87a      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
4000845a:	2f02      	cmp	r7, #2
4000845c:	d878      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
4000845e:	2c01      	cmp	r4, #1
40008460:	d876      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008462:	9b10      	ldr	r3, [sp, #64]	; 0x40
40008464:	2b02      	cmp	r3, #2
40008466:	d873      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008468:	f1b9 0f01 	cmp.w	r9, #1
4000846c:	d870      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
4000846e:	9a20      	ldr	r2, [sp, #128]	; 0x80
40008470:	b2c0      	uxtb	r0, r0
40008472:	4282      	cmp	r2, r0
40008474:	d26c      	bcs.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008476:	f1ba 0f01 	cmp.w	sl, #1
4000847a:	d869      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
4000847c:	f1bb 0f0b 	cmp.w	fp, #11
40008480:	d866      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40008484:	2b01      	cmp	r3, #1
40008486:	d863      	bhi.n	40008550 <ddr3TipIpTrainingWrapperInt+0x14c>
40008488:	2d02      	cmp	r5, #2
4000848a:	bf14      	ite	ne
4000848c:	4622      	movne	r2, r4
4000848e:	2201      	moveq	r2, #1
40008490:	bf08      	it	eq
40008492:	2501      	moveq	r5, #1
40008494:	bf08      	it	eq
40008496:	2400      	moveq	r4, #0
40008498:	9513      	str	r5, [sp, #76]	; 0x4c
4000849a:	9212      	str	r2, [sp, #72]	; 0x48
4000849c:	2600      	movs	r6, #0
4000849e:	e052      	b.n	40008546 <ddr3TipIpTrainingWrapperInt+0x142>
400084a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
400084a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
400084a4:	980f      	ldr	r0, [sp, #60]	; 0x3c
400084a6:	2c00      	cmp	r4, #0
400084a8:	bf08      	it	eq
400084aa:	4613      	moveq	r3, r2
400084ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
400084ae:	9306      	str	r3, [sp, #24]
400084b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
400084b2:	e88d 0204 	stmia.w	sp, {r2, r9}
400084b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
400084b8:	9307      	str	r3, [sp, #28]
400084ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
400084bc:	9202      	str	r2, [sp, #8]
400084be:	9a26      	ldr	r2, [sp, #152]	; 0x98
400084c0:	9309      	str	r3, [sp, #36]	; 0x24
400084c2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
400084c4:	9205      	str	r2, [sp, #20]
400084c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
400084c8:	930c      	str	r3, [sp, #48]	; 0x30
400084ca:	4653      	mov	r3, sl
400084cc:	990e      	ldr	r1, [sp, #56]	; 0x38
400084ce:	9208      	str	r2, [sp, #32]
400084d0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
400084d2:	9403      	str	r4, [sp, #12]
400084d4:	9704      	str	r7, [sp, #16]
400084d6:	920b      	str	r2, [sp, #44]	; 0x2c
400084d8:	465a      	mov	r2, fp
400084da:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
400084de:	f7ff fcab 	bl	40007e38 <ddr3TipIpTraining>
400084e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
400084e4:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
400084e8:	2a01      	cmp	r2, #1
400084ea:	bf14      	ite	ne
400084ec:	46dc      	movne	ip, fp
400084ee:	f04f 0c00 	moveq.w	ip, #0
400084f2:	4665      	mov	r5, ip
400084f4:	46e3      	mov	fp, ip
400084f6:	4a18      	ldr	r2, [pc, #96]	; (40008558 <ddr3TipIpTrainingWrapperInt+0x154>)
400084f8:	6813      	ldr	r3, [r2, #0]
400084fa:	781b      	ldrb	r3, [r3, #0]
400084fc:	fa43 f305 	asr.w	r3, r3, r5
40008500:	07d8      	lsls	r0, r3, #31
40008502:	d519      	bpl.n	40008538 <ddr3TipIpTrainingWrapperInt+0x134>
40008504:	9b21      	ldr	r3, [sp, #132]	; 0x84
40008506:	4629      	mov	r1, r5
40008508:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000850a:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000850c:	e88d 0298 	stmia.w	sp, {r3, r4, r7, r9}
40008510:	9208      	str	r2, [sp, #32]
40008512:	4652      	mov	r2, sl
40008514:	9b20      	ldr	r3, [sp, #128]	; 0x80
40008516:	9604      	str	r6, [sp, #16]
40008518:	f8cd 8014 	str.w	r8, [sp, #20]
4000851c:	9606      	str	r6, [sp, #24]
4000851e:	9607      	str	r6, [sp, #28]
40008520:	9609      	str	r6, [sp, #36]	; 0x24
40008522:	f7ff fbbd 	bl	40007ca0 <ddr3TipReadTrainingResult>
40008526:	4b0d      	ldr	r3, [pc, #52]	; (4000855c <ddr3TipIpTrainingWrapperInt+0x158>)
40008528:	6018      	str	r0, [r3, #0]
4000852a:	b120      	cbz	r0, 40008536 <ddr3TipIpTrainingWrapperInt+0x132>
4000852c:	f003 fcce 	bl	4000becc <gtBreakOnFail>
40008530:	4b0a      	ldr	r3, [pc, #40]	; (4000855c <ddr3TipIpTrainingWrapperInt+0x158>)
40008532:	6818      	ldr	r0, [r3, #0]
40008534:	e00d      	b.n	40008552 <ddr3TipIpTrainingWrapperInt+0x14e>
40008536:	902d      	str	r0, [sp, #180]	; 0xb4
40008538:	3501      	adds	r5, #1
4000853a:	455d      	cmp	r5, fp
4000853c:	d9db      	bls.n	400084f6 <ddr3TipIpTrainingWrapperInt+0xf2>
4000853e:	3401      	adds	r4, #1
40008540:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
40008544:	b2e4      	uxtb	r4, r4
40008546:	9a12      	ldr	r2, [sp, #72]	; 0x48
40008548:	4294      	cmp	r4, r2
4000854a:	d9a9      	bls.n	400084a0 <ddr3TipIpTrainingWrapperInt+0x9c>
4000854c:	2000      	movs	r0, #0
4000854e:	e000      	b.n	40008552 <ddr3TipIpTrainingWrapperInt+0x14e>
40008550:	2001      	movs	r0, #1
40008552:	b017      	add	sp, #92	; 0x5c
40008554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008558:	400205d8 	ldrdmi	r0, [r2], -r8
4000855c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipIpTrainingWrapper:

40008560 <ddr3TipIpTrainingWrapper>:
ddr3TipIpTrainingWrapper():
40008560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008564:	b0a3      	sub	sp, #140	; 0x8c
40008566:	461f      	mov	r7, r3
40008568:	460c      	mov	r4, r1
4000856a:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
4000856e:	4616      	mov	r6, r2
40008570:	f89d 10b8 	ldrb.w	r1, [sp, #184]	; 0xb8
40008574:	4683      	mov	fp, r0
40008576:	f89d 50c0 	ldrb.w	r5, [sp, #192]	; 0xc0
4000857a:	f89d 20d4 	ldrb.w	r2, [sp, #212]	; 0xd4
4000857e:	931a      	str	r3, [sp, #104]	; 0x68
40008580:	2300      	movs	r3, #0
40008582:	9118      	str	r1, [sp, #96]	; 0x60
40008584:	429d      	cmp	r5, r3
40008586:	bf0c      	ite	eq
40008588:	2140      	moveq	r1, #64	; 0x40
4000858a:	4619      	movne	r1, r3
4000858c:	911b      	str	r1, [sp, #108]	; 0x6c
4000858e:	2102      	movs	r1, #2
40008590:	f89d 90b4 	ldrb.w	r9, [sp, #180]	; 0xb4
40008594:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
40008598:	9219      	str	r2, [sp, #100]	; 0x64
4000859a:	931c      	str	r3, [sp, #112]	; 0x70
4000859c:	931d      	str	r3, [sp, #116]	; 0x74
4000859e:	931e      	str	r3, [sp, #120]	; 0x78
400085a0:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
400085a4:	f002 fdfa 	bl	4000b19c <ddr3TipDevAttrGet>
400085a8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
400085aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
400085ac:	9919      	ldr	r1, [sp, #100]	; 0x64
400085ae:	9300      	str	r3, [sp, #0]
400085b0:	2380      	movs	r3, #128	; 0x80
400085b2:	9301      	str	r3, [sp, #4]
400085b4:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
400085b8:	9203      	str	r2, [sp, #12]
400085ba:	910a      	str	r1, [sp, #40]	; 0x28
400085bc:	9304      	str	r3, [sp, #16]
400085be:	9b31      	ldr	r3, [sp, #196]	; 0xc4
400085c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
400085c2:	9939      	ldr	r1, [sp, #228]	; 0xe4
400085c4:	9306      	str	r3, [sp, #24]
400085c6:	9b32      	ldr	r3, [sp, #200]	; 0xc8
400085c8:	920c      	str	r2, [sp, #48]	; 0x30
400085ca:	4632      	mov	r2, r6
400085cc:	910e      	str	r1, [sp, #56]	; 0x38
400085ce:	4621      	mov	r1, r4
400085d0:	9307      	str	r3, [sp, #28]
400085d2:	9b33      	ldr	r3, [sp, #204]	; 0xcc
400085d4:	f8cd 9008 	str.w	r9, [sp, #8]
400085d8:	9505      	str	r5, [sp, #20]
400085da:	9308      	str	r3, [sp, #32]
400085dc:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
400085e0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
400085e4:	930b      	str	r3, [sp, #44]	; 0x2c
400085e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
400085e8:	930d      	str	r3, [sp, #52]	; 0x34
400085ea:	463b      	mov	r3, r7
400085ec:	4fa1      	ldr	r7, [pc, #644]	; (40008874 <ddr3TipIpTrainingWrapper+0x314>)
400085ee:	b2c0      	uxtb	r0, r0
400085f0:	9016      	str	r0, [sp, #88]	; 0x58
400085f2:	4658      	mov	r0, fp
400085f4:	f7ff ff06 	bl	40008404 <ddr3TipIpTrainingWrapperInt>
400085f8:	6038      	str	r0, [r7, #0]
400085fa:	b118      	cbz	r0, 40008604 <ddr3TipIpTrainingWrapper+0xa4>
400085fc:	f003 fc66 	bl	4000becc <gtBreakOnFail>
40008600:	6838      	ldr	r0, [r7, #0]
40008602:	e150      	b.n	400088a6 <ddr3TipIpTrainingWrapper+0x346>
40008604:	4b9c      	ldr	r3, [pc, #624]	; (40008878 <ddr3TipIpTrainingWrapper+0x318>)
40008606:	2c01      	cmp	r4, #1
40008608:	bf08      	it	eq
4000860a:	2600      	moveq	r6, #0
4000860c:	ea4f 0258 	mov.w	r2, r8, lsr #1
40008610:	9212      	str	r2, [sp, #72]	; 0x48
40008612:	22a0      	movs	r2, #160	; 0xa0
40008614:	4634      	mov	r4, r6
40008616:	464f      	mov	r7, r9
40008618:	9614      	str	r6, [sp, #80]	; 0x50
4000861a:	fb02 3306 	mla	r3, r2, r6, r3
4000861e:	9015      	str	r0, [sp, #84]	; 0x54
40008620:	9011      	str	r0, [sp, #68]	; 0x44
40008622:	9313      	str	r3, [sp, #76]	; 0x4c
40008624:	4b95      	ldr	r3, [pc, #596]	; (4000887c <ddr3TipIpTrainingWrapper+0x31c>)
40008626:	681a      	ldr	r2, [r3, #0]
40008628:	7812      	ldrb	r2, [r2, #0]
4000862a:	fa42 f204 	asr.w	r2, r2, r4
4000862e:	07d2      	lsls	r2, r2, #31
40008630:	f140 8130 	bpl.w	40008894 <ddr3TipIpTrainingWrapper+0x334>
40008634:	2600      	movs	r6, #0
40008636:	46a2      	mov	sl, r4
40008638:	46a9      	mov	r9, r5
4000863a:	e05c      	b.n	400086f6 <ddr3TipIpTrainingWrapper+0x196>
4000863c:	498f      	ldr	r1, [pc, #572]	; (4000887c <ddr3TipIpTrainingWrapper+0x31c>)
4000863e:	680b      	ldr	r3, [r1, #0]
40008640:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008644:	fa43 f306 	asr.w	r3, r3, r6
40008648:	07db      	lsls	r3, r3, #31
4000864a:	d552      	bpl.n	400086f2 <ddr3TipIpTrainingWrapper+0x192>
4000864c:	a922      	add	r1, sp, #136	; 0x88
4000864e:	2400      	movs	r4, #0
40008650:	198b      	adds	r3, r1, r6
40008652:	42a7      	cmp	r7, r4
40008654:	bf0c      	ite	eq
40008656:	2207      	moveq	r2, #7
40008658:	4622      	movne	r2, r4
4000865a:	46a0      	mov	r8, r4
4000865c:	9211      	str	r2, [sp, #68]	; 0x44
4000865e:	f803 4c10 	strb.w	r4, [r3, #-16]
40008662:	e042      	b.n	400086ea <ddr3TipIpTrainingWrapper+0x18a>
40008664:	aa1c      	add	r2, sp, #112	; 0x70
40008666:	4658      	mov	r0, fp
40008668:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000866c:	4651      	mov	r1, sl
4000866e:	9306      	str	r3, [sp, #24]
40008670:	2200      	movs	r2, #0
40008672:	4633      	mov	r3, r6
40008674:	f04f 0c01 	mov.w	ip, #1
40008678:	e88d 0230 	stmia.w	sp, {r4, r5, r9}
4000867c:	f8cd c01c 	str.w	ip, [sp, #28]
40008680:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40008684:	9703      	str	r7, [sp, #12]
40008686:	f8cd 8010 	str.w	r8, [sp, #16]
4000868a:	f8cd 8014 	str.w	r8, [sp, #20]
4000868e:	f8cd 8020 	str.w	r8, [sp, #32]
40008692:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
40008696:	f7ff fb03 	bl	40007ca0 <ddr3TipReadTrainingResult>
4000869a:	4b76      	ldr	r3, [pc, #472]	; (40008874 <ddr3TipIpTrainingWrapper+0x314>)
4000869c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
400086a0:	6018      	str	r0, [r3, #0]
400086a2:	2800      	cmp	r0, #0
400086a4:	f040 80e1 	bne.w	4000886a <ddr3TipIpTrainingWrapper+0x30a>
400086a8:	9917      	ldr	r1, [sp, #92]	; 0x5c
400086aa:	3501      	adds	r5, #1
400086ac:	3901      	subs	r1, #1
400086ae:	b2ed      	uxtb	r5, r5
400086b0:	9117      	str	r1, [sp, #92]	; 0x5c
400086b2:	d1d7      	bne.n	40008664 <ddr3TipIpTrainingWrapper+0x104>
400086b4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
400086b6:	991d      	ldr	r1, [sp, #116]	; 0x74
400086b8:	681b      	ldr	r3, [r3, #0]
400086ba:	7809      	ldrb	r1, [r1, #0]
400086bc:	b2da      	uxtb	r2, r3
400086be:	1a89      	subs	r1, r1, r2
400086c0:	2920      	cmp	r1, #32
400086c2:	dd0e      	ble.n	400086e2 <ddr3TipIpTrainingWrapper+0x182>
400086c4:	2a42      	cmp	r2, #66	; 0x42
400086c6:	d80c      	bhi.n	400086e2 <ddr3TipIpTrainingWrapper+0x182>
400086c8:	019d      	lsls	r5, r3, #6
400086ca:	d50a      	bpl.n	400086e2 <ddr3TipIpTrainingWrapper+0x182>
400086cc:	aa22      	add	r2, sp, #136	; 0x88
400086ce:	fa0c f104 	lsl.w	r1, ip, r4
400086d2:	1993      	adds	r3, r2, r6
400086d4:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
400086d8:	f813 2c10 	ldrb.w	r2, [r3, #-16]
400086dc:	430a      	orrs	r2, r1
400086de:	f803 2c10 	strb.w	r2, [r3, #-16]
400086e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
400086e4:	3401      	adds	r4, #1
400086e6:	429c      	cmp	r4, r3
400086e8:	d803      	bhi.n	400086f2 <ddr3TipIpTrainingWrapper+0x192>
400086ea:	2102      	movs	r1, #2
400086ec:	2500      	movs	r5, #0
400086ee:	9117      	str	r1, [sp, #92]	; 0x5c
400086f0:	e7b8      	b.n	40008664 <ddr3TipIpTrainingWrapper+0x104>
400086f2:	3601      	adds	r6, #1
400086f4:	b2f6      	uxtb	r6, r6
400086f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
400086f8:	42b2      	cmp	r2, r6
400086fa:	dc9f      	bgt.n	4000863c <ddr3TipIpTrainingWrapper+0xdc>
400086fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
400086fe:	4654      	mov	r4, sl
40008700:	464d      	mov	r5, r9
40008702:	2b00      	cmp	r3, #0
40008704:	f000 80c6 	beq.w	40008894 <ddr3TipIpTrainingWrapper+0x334>
40008708:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000870a:	2600      	movs	r6, #0
4000870c:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000870e:	4658      	mov	r0, fp
40008710:	f101 03a0 	add.w	r3, r1, #160	; 0xa0
40008714:	9321      	str	r3, [sp, #132]	; 0x84
40008716:	9120      	str	r1, [sp, #128]	; 0x80
40008718:	46d0      	mov	r8, sl
4000871a:	9912      	ldr	r1, [sp, #72]	; 0x48
4000871c:	9202      	str	r2, [sp, #8]
4000871e:	9a19      	ldr	r2, [sp, #100]	; 0x64
40008720:	9106      	str	r1, [sp, #24]
40008722:	9107      	str	r1, [sp, #28]
40008724:	991a      	ldr	r1, [sp, #104]	; 0x68
40008726:	9b31      	ldr	r3, [sp, #196]	; 0xc4
40008728:	9208      	str	r2, [sp, #32]
4000872a:	910a      	str	r1, [sp, #40]	; 0x28
4000872c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000872e:	9939      	ldr	r1, [sp, #228]	; 0xe4
40008730:	9305      	str	r3, [sp, #20]
40008732:	2301      	movs	r3, #1
40008734:	920b      	str	r2, [sp, #44]	; 0x2c
40008736:	4652      	mov	r2, sl
40008738:	910c      	str	r1, [sp, #48]	; 0x30
4000873a:	4631      	mov	r1, r6
4000873c:	f8cd 9010 	str.w	r9, [sp, #16]
40008740:	46b1      	mov	r9, r6
40008742:	e88d 00c0 	stmia.w	sp, {r6, r7}
40008746:	9603      	str	r6, [sp, #12]
40008748:	9309      	str	r3, [sp, #36]	; 0x24
4000874a:	f7ff fb75 	bl	40007e38 <ddr3TipIpTraining>
4000874e:	f8df c12c 	ldr.w	ip, [pc, #300]	; 4000887c <ddr3TipIpTrainingWrapper+0x31c>
40008752:	e037      	b.n	400087c4 <ddr3TipIpTrainingWrapper+0x264>
40008754:	f8dc 3000 	ldr.w	r3, [ip]
40008758:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000875c:	fa43 f306 	asr.w	r3, r3, r6
40008760:	07d8      	lsls	r0, r3, #31
40008762:	d52d      	bpl.n	400087c0 <ddr3TipIpTrainingWrapper+0x260>
40008764:	aa22      	add	r2, sp, #136	; 0x88
40008766:	1993      	adds	r3, r2, r6
40008768:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000876c:	f1ba 0f00 	cmp.w	sl, #0
40008770:	d026      	beq.n	400087c0 <ddr3TipIpTrainingWrapper+0x260>
40008772:	2400      	movs	r4, #0
40008774:	fa4a f304 	asr.w	r3, sl, r4
40008778:	07d9      	lsls	r1, r3, #31
4000877a:	d51d      	bpl.n	400087b8 <ddr3TipIpTrainingWrapper+0x258>
4000877c:	ab20      	add	r3, sp, #128	; 0x80
4000877e:	4641      	mov	r1, r8
40008780:	9306      	str	r3, [sp, #24]
40008782:	4658      	mov	r0, fp
40008784:	2301      	movs	r3, #1
40008786:	2200      	movs	r2, #0
40008788:	9309      	str	r3, [sp, #36]	; 0x24
4000878a:	4633      	mov	r3, r6
4000878c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40008790:	e88d 0210 	stmia.w	sp, {r4, r9}
40008794:	9502      	str	r5, [sp, #8]
40008796:	9703      	str	r7, [sp, #12]
40008798:	f8cd 9010 	str.w	r9, [sp, #16]
4000879c:	f8cd 9014 	str.w	r9, [sp, #20]
400087a0:	f8cd 901c 	str.w	r9, [sp, #28]
400087a4:	f8cd 9020 	str.w	r9, [sp, #32]
400087a8:	f7ff fa7a 	bl	40007ca0 <ddr3TipReadTrainingResult>
400087ac:	4931      	ldr	r1, [pc, #196]	; (40008874 <ddr3TipIpTrainingWrapper+0x314>)
400087ae:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
400087b2:	6008      	str	r0, [r1, #0]
400087b4:	2800      	cmp	r0, #0
400087b6:	d158      	bne.n	4000886a <ddr3TipIpTrainingWrapper+0x30a>
400087b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
400087ba:	3401      	adds	r4, #1
400087bc:	4294      	cmp	r4, r2
400087be:	d9d9      	bls.n	40008774 <ddr3TipIpTrainingWrapper+0x214>
400087c0:	3601      	adds	r6, #1
400087c2:	b2f6      	uxtb	r6, r6
400087c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
400087c6:	42b3      	cmp	r3, r6
400087c8:	dcc4      	bgt.n	40008754 <ddr3TipIpTrainingWrapper+0x1f4>
400087ca:	9918      	ldr	r1, [sp, #96]	; 0x60
400087cc:	2600      	movs	r6, #0
400087ce:	9a31      	ldr	r2, [sp, #196]	; 0xc4
400087d0:	2301      	movs	r3, #1
400087d2:	4658      	mov	r0, fp
400087d4:	e88d 00c0 	stmia.w	sp, {r6, r7}
400087d8:	9102      	str	r1, [sp, #8]
400087da:	46b1      	mov	r9, r6
400087dc:	9912      	ldr	r1, [sp, #72]	; 0x48
400087de:	9205      	str	r2, [sp, #20]
400087e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
400087e2:	9106      	str	r1, [sp, #24]
400087e4:	9107      	str	r1, [sp, #28]
400087e6:	991a      	ldr	r1, [sp, #104]	; 0x68
400087e8:	9208      	str	r2, [sp, #32]
400087ea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
400087ec:	910a      	str	r1, [sp, #40]	; 0x28
400087ee:	9939      	ldr	r1, [sp, #228]	; 0xe4
400087f0:	920b      	str	r2, [sp, #44]	; 0x2c
400087f2:	4642      	mov	r2, r8
400087f4:	9303      	str	r3, [sp, #12]
400087f6:	910c      	str	r1, [sp, #48]	; 0x30
400087f8:	4631      	mov	r1, r6
400087fa:	9504      	str	r5, [sp, #16]
400087fc:	9309      	str	r3, [sp, #36]	; 0x24
400087fe:	f7ff fb1b 	bl	40007e38 <ddr3TipIpTraining>
40008802:	e043      	b.n	4000888c <ddr3TipIpTrainingWrapper+0x32c>
40008804:	4a1d      	ldr	r2, [pc, #116]	; (4000887c <ddr3TipIpTrainingWrapper+0x31c>)
40008806:	6813      	ldr	r3, [r2, #0]
40008808:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000880c:	fa43 f306 	asr.w	r3, r3, r6
40008810:	07da      	lsls	r2, r3, #31
40008812:	d539      	bpl.n	40008888 <ddr3TipIpTrainingWrapper+0x328>
40008814:	a922      	add	r1, sp, #136	; 0x88
40008816:	198b      	adds	r3, r1, r6
40008818:	f813 ac10 	ldrb.w	sl, [r3, #-16]
4000881c:	f1ba 0f00 	cmp.w	sl, #0
40008820:	d032      	beq.n	40008888 <ddr3TipIpTrainingWrapper+0x328>
40008822:	2400      	movs	r4, #0
40008824:	f04f 0c01 	mov.w	ip, #1
40008828:	fa4a f304 	asr.w	r3, sl, r4
4000882c:	07db      	lsls	r3, r3, #31
4000882e:	d527      	bpl.n	40008880 <ddr3TipIpTrainingWrapper+0x320>
40008830:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
40008832:	aa21      	add	r2, sp, #132	; 0x84
40008834:	4641      	mov	r1, r8
40008836:	9206      	str	r2, [sp, #24]
40008838:	4658      	mov	r0, fp
4000883a:	2200      	movs	r2, #0
4000883c:	9308      	str	r3, [sp, #32]
4000883e:	4633      	mov	r3, r6
40008840:	e88d 1010 	stmia.w	sp, {r4, ip}
40008844:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
40008848:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000884c:	9502      	str	r5, [sp, #8]
4000884e:	9703      	str	r7, [sp, #12]
40008850:	f8cd 9010 	str.w	r9, [sp, #16]
40008854:	f8cd 9014 	str.w	r9, [sp, #20]
40008858:	f8cd 901c 	str.w	r9, [sp, #28]
4000885c:	f7ff fa20 	bl	40007ca0 <ddr3TipReadTrainingResult>
40008860:	4904      	ldr	r1, [pc, #16]	; (40008874 <ddr3TipIpTrainingWrapper+0x314>)
40008862:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40008866:	6008      	str	r0, [r1, #0]
40008868:	b150      	cbz	r0, 40008880 <ddr3TipIpTrainingWrapper+0x320>
4000886a:	f003 fb2f 	bl	4000becc <gtBreakOnFail>
4000886e:	4b01      	ldr	r3, [pc, #4]	; (40008874 <ddr3TipIpTrainingWrapper+0x314>)
40008870:	6818      	ldr	r0, [r3, #0]
40008872:	e018      	b.n	400088a6 <ddr3TipIpTrainingWrapper+0x346>
40008874:	40020868 	andmi	r0, r2, r8, ror #16
40008878:	400205ec 	andmi	r0, r2, ip, ror #11
4000887c:	400205d8 	ldrdmi	r0, [r2], -r8
40008880:	9a11      	ldr	r2, [sp, #68]	; 0x44
40008882:	3401      	adds	r4, #1
40008884:	4294      	cmp	r4, r2
40008886:	d9cf      	bls.n	40008828 <ddr3TipIpTrainingWrapper+0x2c8>
40008888:	3601      	adds	r6, #1
4000888a:	b2f6      	uxtb	r6, r6
4000888c:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000888e:	42b3      	cmp	r3, r6
40008890:	dcb8      	bgt.n	40008804 <ddr3TipIpTrainingWrapper+0x2a4>
40008892:	4644      	mov	r4, r8
40008894:	9913      	ldr	r1, [sp, #76]	; 0x4c
40008896:	3401      	adds	r4, #1
40008898:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000889a:	31a0      	adds	r1, #160	; 0xa0
4000889c:	9113      	str	r1, [sp, #76]	; 0x4c
4000889e:	4294      	cmp	r4, r2
400088a0:	f67f aec0 	bls.w	40008624 <ddr3TipIpTrainingWrapper+0xc4>
400088a4:	2000      	movs	r0, #0
400088a6:	b023      	add	sp, #140	; 0x8c
400088a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.ddr3TipXsbCompareTest:

400088ac <ddr3TipXsbCompareTest>:
ddr3TipXsbCompareTest():
400088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400088b0:	b099      	sub	sp, #100	; 0x64
400088b2:	469b      	mov	fp, r3
400088b4:	4607      	mov	r7, r0
400088b6:	460d      	mov	r5, r1
400088b8:	4614      	mov	r4, r2
400088ba:	f7ff f83d 	bl	40007938 <ddr3TipGetPatternTable>
400088be:	4b68      	ldr	r3, [pc, #416]	; (40008a60 <ddr3TipXsbCompareTest+0x1b4>)
400088c0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
400088c4:	2600      	movs	r6, #0
400088c6:	681b      	ldr	r3, [r3, #0]
400088c8:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
400088cc:	f1ba 0f03 	cmp.w	sl, #3
400088d0:	bf14      	ite	ne
400088d2:	f04f 0a02 	movne.w	sl, #2
400088d6:	f04f 0a01 	moveq.w	sl, #1
400088da:	4681      	mov	r9, r0
400088dc:	2103      	movs	r1, #3
400088de:	b2f2      	uxtb	r2, r6
400088e0:	4638      	mov	r0, r7
400088e2:	3601      	adds	r6, #1
400088e4:	f002 faaa 	bl	4000ae3c <patternTableGetWord>
400088e8:	2e08      	cmp	r6, #8
400088ea:	f848 0f04 	str.w	r0, [r8, #4]!
400088ee:	d1f5      	bne.n	400088dc <ddr3TipXsbCompareTest+0x30>
400088f0:	4638      	mov	r0, r7
400088f2:	2103      	movs	r1, #3
400088f4:	f7ff f89e 	bl	40007a34 <ddr3TipLoadPatternToMem>
400088f8:	4e5a      	ldr	r6, [pc, #360]	; (40008a64 <ddr3TipXsbCompareTest+0x1b8>)
400088fa:	6030      	str	r0, [r6, #0]
400088fc:	b9b0      	cbnz	r0, 4000892c <ddr3TipXsbCompareTest+0x80>
400088fe:	4638      	mov	r0, r7
40008900:	f7fd fa0e 	bl	40005d20 <ddr3TipResetFifoPtr>
40008904:	6030      	str	r0, [r6, #0]
40008906:	b988      	cbnz	r0, 4000892c <ddr3TipXsbCompareTest+0x80>
40008908:	f8df 8174 	ldr.w	r8, [pc, #372]	; 40008a80 <ddr3TipXsbCompareTest+0x1d4>
4000890c:	a908      	add	r1, sp, #32
4000890e:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
40008912:	4638      	mov	r0, r7
40008914:	f8d8 2000 	ldr.w	r2, [r8]
40008918:	00db      	lsls	r3, r3, #3
4000891a:	9100      	str	r1, [sp, #0]
4000891c:	4629      	mov	r1, r5
4000891e:	eb03 7202 	add.w	r2, r3, r2, lsl #28
40008922:	2301      	movs	r3, #1
40008924:	f002 ffda 	bl	4000b8dc <ddr3TipExtRead>
40008928:	6030      	str	r0, [r6, #0]
4000892a:	b118      	cbz	r0, 40008934 <ddr3TipXsbCompareTest+0x88>
4000892c:	f003 face 	bl	4000becc <gtBreakOnFail>
40008930:	6830      	ldr	r0, [r6, #0]
40008932:	e092      	b.n	40008a5a <ddr3TipXsbCompareTest+0x1ae>
40008934:	4b4c      	ldr	r3, [pc, #304]	; (40008a68 <ddr3TipXsbCompareTest+0x1bc>)
40008936:	781b      	ldrb	r3, [r3, #0]
40008938:	2b01      	cmp	r3, #1
4000893a:	d816      	bhi.n	4000896a <ddr3TipXsbCompareTest+0xbe>
4000893c:	9b08      	ldr	r3, [sp, #32]
4000893e:	462a      	mov	r2, r5
40008940:	484a      	ldr	r0, [pc, #296]	; (40008a6c <ddr3TipXsbCompareTest+0x1c0>)
40008942:	9300      	str	r3, [sp, #0]
40008944:	9b09      	ldr	r3, [sp, #36]	; 0x24
40008946:	9301      	str	r3, [sp, #4]
40008948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000894a:	9302      	str	r3, [sp, #8]
4000894c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
4000894e:	9303      	str	r3, [sp, #12]
40008950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40008952:	9304      	str	r3, [sp, #16]
40008954:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40008956:	9305      	str	r3, [sp, #20]
40008958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000895a:	9306      	str	r3, [sp, #24]
4000895c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000895e:	9307      	str	r3, [sp, #28]
40008960:	4623      	mov	r3, r4
40008962:	f8d8 1000 	ldr.w	r1, [r8]
40008966:	f005 fe01 	bl	4000e56c <mvPrintf>
4000896a:	4b41      	ldr	r3, [pc, #260]	; (40008a70 <ddr3TipXsbCompareTest+0x1c4>)
4000896c:	a810      	add	r0, sp, #64	; 0x40
4000896e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
40008972:	681a      	ldr	r2, [r3, #0]
40008974:	2300      	movs	r3, #0
40008976:	461e      	mov	r6, r3
40008978:	0097      	lsls	r7, r2, #2
4000897a:	4611      	mov	r1, r2
4000897c:	eb00 0c07 	add.w	ip, r0, r7
40008980:	a808      	add	r0, sp, #32
40008982:	19c7      	adds	r7, r0, r7
40008984:	483b      	ldr	r0, [pc, #236]	; (40008a74 <ddr3TipXsbCompareTest+0x1c8>)
40008986:	e00d      	b.n	400089a4 <ddr3TipXsbCompareTest+0xf8>
40008988:	f857 8003 	ldr.w	r8, [r7, r3]
4000898c:	f85c 9003 	ldr.w	r9, [ip, r3]
40008990:	ea89 0908 	eor.w	r9, r9, r8
40008994:	f850 8024 	ldr.w	r8, [r0, r4, lsl #2]
40008998:	ea19 0f08 	tst.w	r9, r8
4000899c:	bf08      	it	eq
4000899e:	3601      	addeq	r6, #1
400089a0:	3101      	adds	r1, #1
400089a2:	3304      	adds	r3, #4
400089a4:	4551      	cmp	r1, sl
400089a6:	d3ef      	bcc.n	40008988 <ddr3TipXsbCompareTest+0xdc>
400089a8:	ebc2 0a0a 	rsb	sl, r2, sl
400089ac:	4f2e      	ldr	r7, [pc, #184]	; (40008a68 <ddr3TipXsbCompareTest+0x1bc>)
400089ae:	4556      	cmp	r6, sl
400089b0:	d116      	bne.n	400089e0 <ddr3TipXsbCompareTest+0x134>
400089b2:	2305      	movs	r3, #5
400089b4:	4e30      	ldr	r6, [pc, #192]	; (40008a78 <ddr3TipXsbCompareTest+0x1cc>)
400089b6:	fb03 4305 	mla	r3, r3, r5, r4
400089ba:	f806 b033 	strb.w	fp, [r6, r3, lsl #3]
400089be:	783b      	ldrb	r3, [r7, #0]
400089c0:	2b01      	cmp	r3, #1
400089c2:	d805      	bhi.n	400089d0 <ddr3TipXsbCompareTest+0x124>
400089c4:	482d      	ldr	r0, [pc, #180]	; (40008a7c <ddr3TipXsbCompareTest+0x1d0>)
400089c6:	4659      	mov	r1, fp
400089c8:	462a      	mov	r2, r5
400089ca:	4623      	mov	r3, r4
400089cc:	f005 fdce 	bl	4000e56c <mvPrintf>
400089d0:	2305      	movs	r3, #5
400089d2:	2000      	movs	r0, #0
400089d4:	fb03 4405 	mla	r4, r3, r5, r4
400089d8:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
400089dc:	6070      	str	r0, [r6, #4]
400089de:	e03c      	b.n	40008a5a <ddr3TipXsbCompareTest+0x1ae>
400089e0:	783b      	ldrb	r3, [r7, #0]
400089e2:	2b01      	cmp	r3, #1
400089e4:	d807      	bhi.n	400089f6 <ddr3TipXsbCompareTest+0x14a>
400089e6:	4b26      	ldr	r3, [pc, #152]	; (40008a80 <ddr3TipXsbCompareTest+0x1d4>)
400089e8:	462a      	mov	r2, r5
400089ea:	9600      	str	r6, [sp, #0]
400089ec:	4825      	ldr	r0, [pc, #148]	; (40008a84 <ddr3TipXsbCompareTest+0x1d8>)
400089ee:	6819      	ldr	r1, [r3, #0]
400089f0:	4623      	mov	r3, r4
400089f2:	f005 fdbb 	bl	4000e56c <mvPrintf>
400089f6:	783b      	ldrb	r3, [r7, #0]
400089f8:	2b01      	cmp	r3, #1
400089fa:	d80e      	bhi.n	40008a1a <ddr3TipXsbCompareTest+0x16e>
400089fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
400089fe:	a910      	add	r1, sp, #64	; 0x40
40008a00:	4821      	ldr	r0, [pc, #132]	; (40008a88 <ddr3TipXsbCompareTest+0x1dc>)
40008a02:	9300      	str	r3, [sp, #0]
40008a04:	9b14      	ldr	r3, [sp, #80]	; 0x50
40008a06:	9301      	str	r3, [sp, #4]
40008a08:	9b15      	ldr	r3, [sp, #84]	; 0x54
40008a0a:	9302      	str	r3, [sp, #8]
40008a0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
40008a0e:	9303      	str	r3, [sp, #12]
40008a10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
40008a12:	9304      	str	r3, [sp, #16]
40008a14:	c90e      	ldmia	r1, {r1, r2, r3}
40008a16:	f005 fda9 	bl	4000e56c <mvPrintf>
40008a1a:	4b13      	ldr	r3, [pc, #76]	; (40008a68 <ddr3TipXsbCompareTest+0x1bc>)
40008a1c:	781b      	ldrb	r3, [r3, #0]
40008a1e:	2b01      	cmp	r3, #1
40008a20:	d80e      	bhi.n	40008a40 <ddr3TipXsbCompareTest+0x194>
40008a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
40008a24:	a908      	add	r1, sp, #32
40008a26:	4819      	ldr	r0, [pc, #100]	; (40008a8c <ddr3TipXsbCompareTest+0x1e0>)
40008a28:	9300      	str	r3, [sp, #0]
40008a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40008a2c:	9301      	str	r3, [sp, #4]
40008a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40008a30:	9302      	str	r3, [sp, #8]
40008a32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40008a34:	9303      	str	r3, [sp, #12]
40008a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
40008a38:	9304      	str	r3, [sp, #16]
40008a3a:	c90e      	ldmia	r1, {r1, r2, r3}
40008a3c:	f005 fd96 	bl	4000e56c <mvPrintf>
40008a40:	4b09      	ldr	r3, [pc, #36]	; (40008a68 <ddr3TipXsbCompareTest+0x1bc>)
40008a42:	781b      	ldrb	r3, [r3, #0]
40008a44:	2b01      	cmp	r3, #1
40008a46:	d807      	bhi.n	40008a58 <ddr3TipXsbCompareTest+0x1ac>
40008a48:	4b0d      	ldr	r3, [pc, #52]	; (40008a80 <ddr3TipXsbCompareTest+0x1d4>)
40008a4a:	462a      	mov	r2, r5
40008a4c:	9600      	str	r6, [sp, #0]
40008a4e:	480d      	ldr	r0, [pc, #52]	; (40008a84 <ddr3TipXsbCompareTest+0x1d8>)
40008a50:	6819      	ldr	r1, [r3, #0]
40008a52:	4623      	mov	r3, r4
40008a54:	f005 fd8a 	bl	4000e56c <mvPrintf>
40008a58:	2001      	movs	r0, #1
40008a5a:	b019      	add	sp, #100	; 0x64
40008a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40008a60:	400205d8 	ldrdmi	r0, [r2], -r8
40008a64:	40020868 	andmi	r0, r2, r8, ror #16
40008a68:	4001457f 	andmi	r4, r1, pc, ror r5
40008a6c:	40010799 	mulmi	r1, r9, r7
40008a70:	40020958 	andmi	r0, r2, r8, asr r9
40008a74:	400122c4 	andmi	r2, r1, r4, asr #5
40008a78:	400207fc 	strdmi	r0, [r2], -ip
40008a7c:	400107e1 	andmi	r0, r1, r1, ror #15
40008a80:	40020968 	andmi	r0, r2, r8, ror #18
40008a84:	40010816 	andmi	r0, r1, r6, lsl r8
40008a88:	40010859 	andmi	r0, r1, r9, asr r8
40008a8c:	40010895 	mulmi	r1, r5, r8

Disassembly of section .text.ddr3TipWlSuppAlignPhaseShift:

40008a90 <ddr3TipWlSuppAlignPhaseShift>:
ddr3TipWlSuppAlignPhaseShift():
40008a90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40008a94:	f04f 0e05 	mov.w	lr, #5
40008a98:	fb0e 2e01 	mla	lr, lr, r1, r2
40008a9c:	4b7f      	ldr	r3, [pc, #508]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008a9e:	2600      	movs	r6, #0
40008aa0:	b087      	sub	sp, #28
40008aa2:	4607      	mov	r7, r0
40008aa4:	460d      	mov	r5, r1
40008aa6:	4614      	mov	r4, r2
40008aa8:	f803 603e 	strb.w	r6, [r3, lr, lsl #3]
40008aac:	4633      	mov	r3, r6
40008aae:	f7ff fefd 	bl	400088ac <ddr3TipXsbCompareTest>
40008ab2:	2800      	cmp	r0, #0
40008ab4:	f000 80ee 	beq.w	40008c94 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008ab8:	4b79      	ldr	r3, [pc, #484]	; (40008ca0 <ddr3TipWlSuppAlignPhaseShift+0x210>)
40008aba:	4632      	mov	r2, r6
40008abc:	9600      	str	r6, [sp, #0]
40008abe:	4638      	mov	r0, r7
40008ac0:	4629      	mov	r1, r5
40008ac2:	4e78      	ldr	r6, [pc, #480]	; (40008ca4 <ddr3TipWlSuppAlignPhaseShift+0x214>)
40008ac4:	681b      	ldr	r3, [r3, #0]
40008ac6:	009b      	lsls	r3, r3, #2
40008ac8:	9301      	str	r3, [sp, #4]
40008aca:	ab05      	add	r3, sp, #20
40008acc:	9302      	str	r3, [sp, #8]
40008ace:	4623      	mov	r3, r4
40008ad0:	f7fc f804 	bl	40004adc <mvHwsDdr3TipBUSRead>
40008ad4:	6030      	str	r0, [r6, #0]
40008ad6:	b118      	cbz	r0, 40008ae0 <ddr3TipWlSuppAlignPhaseShift+0x50>
40008ad8:	f003 f9f8 	bl	4000becc <gtBreakOnFail>
40008adc:	6830      	ldr	r0, [r6, #0]
40008ade:	e0d9      	b.n	40008c94 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008ae0:	9b05      	ldr	r3, [sp, #20]
40008ae2:	f3c3 1682 	ubfx	r6, r3, #6, #3
40008ae6:	2e00      	cmp	r6, #0
40008ae8:	d033      	beq.n	40008b52 <ddr3TipWlSuppAlignPhaseShift+0xc2>
40008aea:	2e01      	cmp	r6, #1
40008aec:	d104      	bne.n	40008af8 <ddr3TipWlSuppAlignPhaseShift+0x68>
40008aee:	f423 73ef 	bic.w	r3, r3, #478	; 0x1de
40008af2:	f023 0301 	bic.w	r3, r3, #1
40008af6:	e004      	b.n	40008b02 <ddr3TipWlSuppAlignPhaseShift+0x72>
40008af8:	1eb2      	subs	r2, r6, #2
40008afa:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008afe:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008b02:	4a67      	ldr	r2, [pc, #412]	; (40008ca0 <ddr3TipWlSuppAlignPhaseShift+0x210>)
40008b04:	2100      	movs	r1, #0
40008b06:	9400      	str	r4, [sp, #0]
40008b08:	4638      	mov	r0, r7
40008b0a:	9101      	str	r1, [sp, #4]
40008b0c:	6812      	ldr	r2, [r2, #0]
40008b0e:	9303      	str	r3, [sp, #12]
40008b10:	460b      	mov	r3, r1
40008b12:	0092      	lsls	r2, r2, #2
40008b14:	9202      	str	r2, [sp, #8]
40008b16:	462a      	mov	r2, r5
40008b18:	f7fc f866 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40008b1c:	4638      	mov	r0, r7
40008b1e:	4629      	mov	r1, r5
40008b20:	4622      	mov	r2, r4
40008b22:	23fe      	movs	r3, #254	; 0xfe
40008b24:	f7ff fec2 	bl	400088ac <ddr3TipXsbCompareTest>
40008b28:	b980      	cbnz	r0, 40008b4c <ddr3TipWlSuppAlignPhaseShift+0xbc>
40008b2a:	2305      	movs	r3, #5
40008b2c:	4f5b      	ldr	r7, [pc, #364]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008b2e:	22fe      	movs	r2, #254	; 0xfe
40008b30:	fb03 4305 	mla	r3, r3, r5, r4
40008b34:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
40008b38:	4b5b      	ldr	r3, [pc, #364]	; (40008ca8 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008b3a:	781b      	ldrb	r3, [r3, #0]
40008b3c:	2b01      	cmp	r3, #1
40008b3e:	f200 808b 	bhi.w	40008c58 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008b42:	f06f 0301 	mvn.w	r3, #1
40008b46:	4859      	ldr	r0, [pc, #356]	; (40008cac <ddr3TipWlSuppAlignPhaseShift+0x21c>)
40008b48:	9300      	str	r3, [sp, #0]
40008b4a:	e080      	b.n	40008c4e <ddr3TipWlSuppAlignPhaseShift+0x1be>
40008b4c:	2e05      	cmp	r6, #5
40008b4e:	f200 808b 	bhi.w	40008c68 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008b52:	f8df 914c 	ldr.w	r9, [pc, #332]	; 40008ca0 <ddr3TipWlSuppAlignPhaseShift+0x210>
40008b56:	1cb2      	adds	r2, r6, #2
40008b58:	f04f 0800 	mov.w	r8, #0
40008b5c:	4638      	mov	r0, r7
40008b5e:	4641      	mov	r1, r8
40008b60:	9400      	str	r4, [sp, #0]
40008b62:	f8d9 3000 	ldr.w	r3, [r9]
40008b66:	f8cd 8004 	str.w	r8, [sp, #4]
40008b6a:	009b      	lsls	r3, r3, #2
40008b6c:	9302      	str	r3, [sp, #8]
40008b6e:	9b05      	ldr	r3, [sp, #20]
40008b70:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008b74:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008b78:	462a      	mov	r2, r5
40008b7a:	9303      	str	r3, [sp, #12]
40008b7c:	4643      	mov	r3, r8
40008b7e:	f7fc f833 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40008b82:	4638      	mov	r0, r7
40008b84:	4629      	mov	r1, r5
40008b86:	4622      	mov	r2, r4
40008b88:	2302      	movs	r3, #2
40008b8a:	f7ff fe8f 	bl	400088ac <ddr3TipXsbCompareTest>
40008b8e:	b958      	cbnz	r0, 40008ba8 <ddr3TipWlSuppAlignPhaseShift+0x118>
40008b90:	2205      	movs	r2, #5
40008b92:	4f42      	ldr	r7, [pc, #264]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008b94:	2302      	movs	r3, #2
40008b96:	fb02 4205 	mla	r2, r2, r5, r4
40008b9a:	f807 3032 	strb.w	r3, [r7, r2, lsl #3]
40008b9e:	4a42      	ldr	r2, [pc, #264]	; (40008ca8 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008ba0:	7812      	ldrb	r2, [r2, #0]
40008ba2:	2a01      	cmp	r2, #1
40008ba4:	d858      	bhi.n	40008c58 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008ba6:	e050      	b.n	40008c4a <ddr3TipWlSuppAlignPhaseShift+0x1ba>
40008ba8:	2e03      	cmp	r6, #3
40008baa:	d85d      	bhi.n	40008c68 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008bac:	f8d9 3000 	ldr.w	r3, [r9]
40008bb0:	1d32      	adds	r2, r6, #4
40008bb2:	4641      	mov	r1, r8
40008bb4:	4638      	mov	r0, r7
40008bb6:	e88d 0110 	stmia.w	sp, {r4, r8}
40008bba:	009b      	lsls	r3, r3, #2
40008bbc:	9302      	str	r3, [sp, #8]
40008bbe:	9b05      	ldr	r3, [sp, #20]
40008bc0:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008bc4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008bc8:	462a      	mov	r2, r5
40008bca:	9303      	str	r3, [sp, #12]
40008bcc:	4643      	mov	r3, r8
40008bce:	f7fc f80b 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40008bd2:	4638      	mov	r0, r7
40008bd4:	4629      	mov	r1, r5
40008bd6:	4622      	mov	r2, r4
40008bd8:	2304      	movs	r3, #4
40008bda:	f7ff fe67 	bl	400088ac <ddr3TipXsbCompareTest>
40008bde:	b960      	cbnz	r0, 40008bfa <ddr3TipWlSuppAlignPhaseShift+0x16a>
40008be0:	2305      	movs	r3, #5
40008be2:	4f2e      	ldr	r7, [pc, #184]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008be4:	2202      	movs	r2, #2
40008be6:	fb03 4305 	mla	r3, r3, r5, r4
40008bea:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
40008bee:	4b2e      	ldr	r3, [pc, #184]	; (40008ca8 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008bf0:	781b      	ldrb	r3, [r3, #0]
40008bf2:	2b01      	cmp	r3, #1
40008bf4:	d830      	bhi.n	40008c58 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008bf6:	2304      	movs	r3, #4
40008bf8:	e027      	b.n	40008c4a <ddr3TipWlSuppAlignPhaseShift+0x1ba>
40008bfa:	2e01      	cmp	r6, #1
40008bfc:	d834      	bhi.n	40008c68 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008bfe:	f8d9 3000 	ldr.w	r3, [r9]
40008c02:	1db2      	adds	r2, r6, #6
40008c04:	4641      	mov	r1, r8
40008c06:	4638      	mov	r0, r7
40008c08:	e88d 0110 	stmia.w	sp, {r4, r8}
40008c0c:	009b      	lsls	r3, r3, #2
40008c0e:	9302      	str	r3, [sp, #8]
40008c10:	9b05      	ldr	r3, [sp, #20]
40008c12:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008c16:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008c1a:	462a      	mov	r2, r5
40008c1c:	9303      	str	r3, [sp, #12]
40008c1e:	4643      	mov	r3, r8
40008c20:	f7fb ffe2 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40008c24:	4638      	mov	r0, r7
40008c26:	4629      	mov	r1, r5
40008c28:	4622      	mov	r2, r4
40008c2a:	2306      	movs	r3, #6
40008c2c:	f7ff fe3e 	bl	400088ac <ddr3TipXsbCompareTest>
40008c30:	b9d0      	cbnz	r0, 40008c68 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008c32:	2305      	movs	r3, #5
40008c34:	4f19      	ldr	r7, [pc, #100]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008c36:	2202      	movs	r2, #2
40008c38:	fb03 4305 	mla	r3, r3, r5, r4
40008c3c:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
40008c40:	4b19      	ldr	r3, [pc, #100]	; (40008ca8 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008c42:	781b      	ldrb	r3, [r3, #0]
40008c44:	2b01      	cmp	r3, #1
40008c46:	d807      	bhi.n	40008c58 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008c48:	2306      	movs	r3, #6
40008c4a:	4819      	ldr	r0, [pc, #100]	; (40008cb0 <ddr3TipWlSuppAlignPhaseShift+0x220>)
40008c4c:	9300      	str	r3, [sp, #0]
40008c4e:	4631      	mov	r1, r6
40008c50:	462a      	mov	r2, r5
40008c52:	4623      	mov	r3, r4
40008c54:	f005 fc8a 	bl	4000e56c <mvPrintf>
40008c58:	2305      	movs	r3, #5
40008c5a:	2000      	movs	r0, #0
40008c5c:	fb03 4405 	mla	r4, r3, r5, r4
40008c60:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
40008c64:	6078      	str	r0, [r7, #4]
40008c66:	e015      	b.n	40008c94 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008c68:	4b0d      	ldr	r3, [pc, #52]	; (40008ca0 <ddr3TipWlSuppAlignPhaseShift+0x210>)
40008c6a:	2100      	movs	r1, #0
40008c6c:	9400      	str	r4, [sp, #0]
40008c6e:	4638      	mov	r0, r7
40008c70:	9101      	str	r1, [sp, #4]
40008c72:	462a      	mov	r2, r5
40008c74:	681b      	ldr	r3, [r3, #0]
40008c76:	009b      	lsls	r3, r3, #2
40008c78:	9302      	str	r3, [sp, #8]
40008c7a:	9b05      	ldr	r3, [sp, #20]
40008c7c:	9303      	str	r3, [sp, #12]
40008c7e:	460b      	mov	r3, r1
40008c80:	f7fb ffb2 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40008c84:	2305      	movs	r3, #5
40008c86:	2001      	movs	r0, #1
40008c88:	fb03 4405 	mla	r4, r3, r5, r4
40008c8c:	4b03      	ldr	r3, [pc, #12]	; (40008c9c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008c8e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
40008c92:	6060      	str	r0, [r4, #4]
40008c94:	b007      	add	sp, #28
40008c96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
40008c9a:	bf00      	nop
40008c9c:	400207fc 	strdmi	r0, [r2], -ip
40008ca0:	40020968 	andmi	r0, r2, r8, ror #18
40008ca4:	40020868 	andmi	r0, r2, r8, ror #16
40008ca8:	4001457f 	andmi	r4, r1, pc, ror r5
40008cac:	400108d1 	ldrdmi	r0, [r1], -r1
40008cb0:	40010923 	andmi	r0, r1, r3, lsr #18

Disassembly of section .text.mvHwsDdr3TipMaxCSGet:

40008cb4 <mvHwsDdr3TipMaxCSGet>:
mvHwsDdr3TipMaxCSGet():
40008cb4:	b573      	push	{r0, r1, r4, r5, r6, lr}
40008cb6:	2102      	movs	r1, #2
40008cb8:	2300      	movs	r3, #0
40008cba:	4606      	mov	r6, r0
40008cbc:	9301      	str	r3, [sp, #4]
40008cbe:	f002 fa6d 	bl	4000b19c <ddr3TipDevAttrGet>
40008cc2:	4b1b      	ldr	r3, [pc, #108]	; (40008d30 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008cc4:	681b      	ldr	r3, [r3, #0]
40008cc6:	b2c5      	uxtb	r5, r0
40008cc8:	bb73      	cbnz	r3, 40008d28 <mvHwsDdr3TipMaxCSGet+0x74>
40008cca:	4c1a      	ldr	r4, [pc, #104]	; (40008d34 <mvHwsDdr3TipMaxCSGet+0x80>)
40008ccc:	b2f0      	uxtb	r0, r6
40008cce:	aa01      	add	r2, sp, #4
40008cd0:	4e19      	ldr	r6, [pc, #100]	; (40008d38 <mvHwsDdr3TipMaxCSGet+0x84>)
40008cd2:	6823      	ldr	r3, [r4, #0]
40008cd4:	7819      	ldrb	r1, [r3, #0]
40008cd6:	f7fc fa3d 	bl	40005154 <ddr3TipGetFirstActiveIf>
40008cda:	6030      	str	r0, [r6, #0]
40008cdc:	b908      	cbnz	r0, 40008ce2 <mvHwsDdr3TipMaxCSGet+0x2e>
40008cde:	6823      	ldr	r3, [r4, #0]
40008ce0:	e015      	b.n	40008d0e <mvHwsDdr3TipMaxCSGet+0x5a>
40008ce2:	f003 f8f3 	bl	4000becc <gtBreakOnFail>
40008ce6:	6830      	ldr	r0, [r6, #0]
40008ce8:	e020      	b.n	40008d2c <mvHwsDdr3TipMaxCSGet+0x78>
40008cea:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40008cee:	fa42 f200 	asr.w	r2, r2, r0
40008cf2:	07d2      	lsls	r2, r2, #31
40008cf4:	d50a      	bpl.n	40008d0c <mvHwsDdr3TipMaxCSGet+0x58>
40008cf6:	2158      	movs	r1, #88	; 0x58
40008cf8:	9a01      	ldr	r2, [sp, #4]
40008cfa:	434a      	muls	r2, r1
40008cfc:	490c      	ldr	r1, [pc, #48]	; (40008d30 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008cfe:	eb02 1000 	add.w	r0, r2, r0, lsl #4
40008d02:	181b      	adds	r3, r3, r0
40008d04:	680a      	ldr	r2, [r1, #0]
40008d06:	7918      	ldrb	r0, [r3, #4]
40008d08:	2300      	movs	r3, #0
40008d0a:	e003      	b.n	40008d14 <mvHwsDdr3TipMaxCSGet+0x60>
40008d0c:	3001      	adds	r0, #1
40008d0e:	42a8      	cmp	r0, r5
40008d10:	d3eb      	bcc.n	40008cea <mvHwsDdr3TipMaxCSGet+0x36>
40008d12:	e7f0      	b.n	40008cf6 <mvHwsDdr3TipMaxCSGet+0x42>
40008d14:	fa40 f403 	asr.w	r4, r0, r3
40008d18:	f014 0f01 	tst.w	r4, #1
40008d1c:	bf18      	it	ne
40008d1e:	3201      	addne	r2, #1
40008d20:	3301      	adds	r3, #1
40008d22:	2b04      	cmp	r3, #4
40008d24:	d1f6      	bne.n	40008d14 <mvHwsDdr3TipMaxCSGet+0x60>
40008d26:	600a      	str	r2, [r1, #0]
40008d28:	4b01      	ldr	r3, [pc, #4]	; (40008d30 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008d2a:	6818      	ldr	r0, [r3, #0]
40008d2c:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40008d2e:	bf00      	nop
40008d30:	4002098c 	andmi	r0, r2, ip, lsl #19
40008d34:	400205d8 	ldrdmi	r0, [r2], -r8
40008d38:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicReadLeveling:

40008d3c <ddr3TipDynamicReadLeveling>:
ddr3TipDynamicReadLeveling():
40008d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008d40:	b097      	sub	sp, #92	; 0x5c
40008d42:	4604      	mov	r4, r0
40008d44:	2500      	movs	r5, #0
40008d46:	910d      	str	r1, [sp, #52]	; 0x34
40008d48:	f7ff ffb4 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40008d4c:	9515      	str	r5, [sp, #84]	; 0x54
40008d4e:	9513      	str	r5, [sp, #76]	; 0x4c
40008d50:	9514      	str	r5, [sp, #80]	; 0x50
40008d52:	9009      	str	r0, [sp, #36]	; 0x24
40008d54:	f7fe fdf0 	bl	40007938 <ddr3TipGetPatternTable>
40008d58:	9008      	str	r0, [sp, #32]
40008d5a:	f7fe ff8f 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
40008d5e:	2102      	movs	r1, #2
40008d60:	900c      	str	r0, [sp, #48]	; 0x30
40008d62:	4620      	mov	r0, r4
40008d64:	f002 fa1a 	bl	4000b19c <ddr3TipDevAttrGet>
40008d68:	ab0e      	add	r3, sp, #56	; 0x38
40008d6a:	2105      	movs	r1, #5
40008d6c:	462a      	mov	r2, r5
40008d6e:	b2c0      	uxtb	r0, r0
40008d70:	900a      	str	r0, [sp, #40]	; 0x28
40008d72:	2d03      	cmp	r5, #3
40008d74:	d80b      	bhi.n	40008d8e <ddr3TipDynamicReadLeveling+0x52>
40008d76:	ae16      	add	r6, sp, #88	; 0x58
40008d78:	fb01 6005 	mla	r0, r1, r5, r6
40008d7c:	3501      	adds	r5, #1
40008d7e:	f800 2c20 	strb.w	r2, [r0, #-32]
40008d82:	705a      	strb	r2, [r3, #1]
40008d84:	709a      	strb	r2, [r3, #2]
40008d86:	70da      	strb	r2, [r3, #3]
40008d88:	711a      	strb	r2, [r3, #4]
40008d8a:	3305      	adds	r3, #5
40008d8c:	e7f1      	b.n	40008d72 <ddr3TipDynamicReadLeveling+0x36>
40008d8e:	4f79      	ldr	r7, [pc, #484]	; (40008f74 <ddr3TipDynamicReadLeveling+0x238>)
40008d90:	2300      	movs	r3, #0
40008d92:	f8df 8200 	ldr.w	r8, [pc, #512]	; 40008f94 <ddr3TipDynamicReadLeveling+0x258>
40008d96:	4d78      	ldr	r5, [pc, #480]	; (40008f78 <ddr3TipDynamicReadLeveling+0x23c>)
40008d98:	603b      	str	r3, [r7, #0]
40008d9a:	e2af      	b.n	400092fc <ddr3TipDynamicReadLeveling+0x5c0>
40008d9c:	f8d8 3000 	ldr.w	r3, [r8]
40008da0:	781b      	ldrb	r3, [r3, #0]
40008da2:	07d9      	lsls	r1, r3, #31
40008da4:	d523      	bpl.n	40008dee <ddr3TipDynamicReadLeveling+0xb2>
40008da6:	4b75      	ldr	r3, [pc, #468]	; (40008f7c <ddr3TipDynamicReadLeveling+0x240>)
40008da8:	2201      	movs	r2, #1
40008daa:	4975      	ldr	r1, [pc, #468]	; (40008f80 <ddr3TipDynamicReadLeveling+0x244>)
40008dac:	4620      	mov	r0, r4
40008dae:	4e72      	ldr	r6, [pc, #456]	; (40008f78 <ddr3TipDynamicReadLeveling+0x23c>)
40008db0:	781b      	ldrb	r3, [r3, #0]
40008db2:	54ca      	strb	r2, [r1, r3]
40008db4:	2100      	movs	r1, #0
40008db6:	ab15      	add	r3, sp, #84	; 0x54
40008db8:	9300      	str	r3, [sp, #0]
40008dba:	460a      	mov	r2, r1
40008dbc:	f04f 33ff 	mov.w	r3, #4294967295
40008dc0:	9301      	str	r3, [sp, #4]
40008dc2:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008dc6:	f7fb fd7d 	bl	400048c4 <mvHwsDdr3TipIFRead>
40008dca:	4601      	mov	r1, r0
40008dcc:	6028      	str	r0, [r5, #0]
40008dce:	2800      	cmp	r0, #0
40008dd0:	f040 828d 	bne.w	400092ee <ddr3TipDynamicReadLeveling+0x5b2>
40008dd4:	2308      	movs	r3, #8
40008dd6:	4620      	mov	r0, r4
40008dd8:	9300      	str	r3, [sp, #0]
40008dda:	460a      	mov	r2, r1
40008ddc:	9301      	str	r3, [sp, #4]
40008dde:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008de2:	f7fb fac5 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008de6:	6028      	str	r0, [r5, #0]
40008de8:	2800      	cmp	r0, #0
40008dea:	f040 8280 	bne.w	400092ee <ddr3TipDynamicReadLeveling+0x5b2>
40008dee:	4620      	mov	r0, r4
40008df0:	f8df 9184 	ldr.w	r9, [pc, #388]	; 40008f78 <ddr3TipDynamicReadLeveling+0x23c>
40008df4:	f7fc ff94 	bl	40005d20 <ddr3TipResetFifoPtr>
40008df8:	2303      	movs	r3, #3
40008dfa:	2200      	movs	r2, #0
40008dfc:	9300      	str	r3, [sp, #0]
40008dfe:	9301      	str	r3, [sp, #4]
40008e00:	4620      	mov	r0, r4
40008e02:	2101      	movs	r1, #1
40008e04:	f241 6330 	movw	r3, #5680	; 0x1630
40008e08:	f7fb fab2 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008e0c:	4602      	mov	r2, r0
40008e0e:	6028      	str	r0, [r5, #0]
40008e10:	2800      	cmp	r0, #0
40008e12:	f040 81dc 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008e16:	9e08      	ldr	r6, [sp, #32]
40008e18:	2101      	movs	r1, #1
40008e1a:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
40008e1e:	9001      	str	r0, [sp, #4]
40008e20:	9300      	str	r3, [sp, #0]
40008e22:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
40008e26:	9003      	str	r0, [sp, #12]
40008e28:	9004      	str	r0, [sp, #16]
40008e2a:	9302      	str	r3, [sp, #8]
40008e2c:	683b      	ldr	r3, [r7, #0]
40008e2e:	9006      	str	r0, [sp, #24]
40008e30:	9007      	str	r0, [sp, #28]
40008e32:	4620      	mov	r0, r4
40008e34:	9305      	str	r3, [sp, #20]
40008e36:	4613      	mov	r3, r2
40008e38:	f7fe fd12 	bl	40007860 <ddr3TipConfigureOdpg>
40008e3c:	4606      	mov	r6, r0
40008e3e:	6028      	str	r0, [r5, #0]
40008e40:	2800      	cmp	r0, #0
40008e42:	f040 81c4 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008e46:	9908      	ldr	r1, [sp, #32]
40008e48:	4632      	mov	r2, r6
40008e4a:	4620      	mov	r0, r4
40008e4c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
40008e4e:	2101      	movs	r1, #1
40008e50:	9300      	str	r3, [sp, #0]
40008e52:	2304      	movs	r3, #4
40008e54:	f7fe fd82 	bl	4000795c <ddr3TipLoadPatternToOdpg>
40008e58:	f04f 33ff 	mov.w	r3, #4294967295
40008e5c:	4632      	mov	r2, r6
40008e5e:	9301      	str	r3, [sp, #4]
40008e60:	4620      	mov	r0, r4
40008e62:	2101      	movs	r1, #1
40008e64:	f241 03fc 	movw	r3, #4348	; 0x10fc
40008e68:	9600      	str	r6, [sp, #0]
40008e6a:	f7fb fa81 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008e6e:	4602      	mov	r2, r0
40008e70:	6028      	str	r0, [r5, #0]
40008e72:	2800      	cmp	r0, #0
40008e74:	f040 81ab 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008e78:	6839      	ldr	r1, [r7, #0]
40008e7a:	4620      	mov	r0, r4
40008e7c:	4b41      	ldr	r3, [pc, #260]	; (40008f84 <ddr3TipDynamicReadLeveling+0x248>)
40008e7e:	0089      	lsls	r1, r1, #2
40008e80:	430b      	orrs	r3, r1
40008e82:	9300      	str	r3, [sp, #0]
40008e84:	4b40      	ldr	r3, [pc, #256]	; (40008f88 <ddr3TipDynamicReadLeveling+0x24c>)
40008e86:	2101      	movs	r1, #1
40008e88:	9301      	str	r3, [sp, #4]
40008e8a:	f241 0334 	movw	r3, #4148	; 0x1034
40008e8e:	f7fb fa6f 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008e92:	4601      	mov	r1, r0
40008e94:	6028      	str	r0, [r5, #0]
40008e96:	2800      	cmp	r0, #0
40008e98:	f040 8199 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008e9c:	f8d8 3000 	ldr.w	r3, [r8]
40008ea0:	781a      	ldrb	r2, [r3, #0]
40008ea2:	07d2      	lsls	r2, r2, #31
40008ea4:	d516      	bpl.n	40008ed4 <ddr3TipDynamicReadLeveling+0x198>
40008ea6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
40008eaa:	4620      	mov	r0, r4
40008eac:	9e0d      	ldr	r6, [sp, #52]	; 0x34
40008eae:	4a37      	ldr	r2, [pc, #220]	; (40008f8c <ddr3TipDynamicReadLeveling+0x250>)
40008eb0:	eb06 1303 	add.w	r3, r6, r3, lsl #4
40008eb4:	5cd3      	ldrb	r3, [r2, r3]
40008eb6:	460a      	mov	r2, r1
40008eb8:	045b      	lsls	r3, r3, #17
40008eba:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
40008ebe:	9300      	str	r3, [sp, #0]
40008ec0:	4b33      	ldr	r3, [pc, #204]	; (40008f90 <ddr3TipDynamicReadLeveling+0x254>)
40008ec2:	9301      	str	r3, [sp, #4]
40008ec4:	f241 033c 	movw	r3, #4156	; 0x103c
40008ec8:	f7fb fa52 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008ecc:	6028      	str	r0, [r5, #0]
40008ece:	2800      	cmp	r0, #0
40008ed0:	f040 817d 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008ed4:	f44f 6350 	mov.w	r3, #3328	; 0xd00
40008ed8:	4620      	mov	r0, r4
40008eda:	9300      	str	r3, [sp, #0]
40008edc:	2101      	movs	r1, #1
40008ede:	9301      	str	r3, [sp, #4]
40008ee0:	2200      	movs	r2, #0
40008ee2:	f503 736d 	add.w	r3, r3, #948	; 0x3b4
40008ee6:	f7fb fa43 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008eea:	4606      	mov	r6, r0
40008eec:	6028      	str	r0, [r5, #0]
40008eee:	2800      	cmp	r0, #0
40008ef0:	f040 819e 	bne.w	40009230 <ddr3TipDynamicReadLeveling+0x4f4>
40008ef4:	f7fe fec2 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
40008ef8:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
40008efc:	900b      	str	r0, [sp, #44]	; 0x2c
40008efe:	f7fe feab 	bl	40007c58 <ddr3TipGetMaskResultsDqReg>
40008f02:	2102      	movs	r1, #2
40008f04:	4682      	mov	sl, r0
40008f06:	4620      	mov	r0, r4
40008f08:	f002 f948 	bl	4000b19c <ddr3TipDevAttrGet>
40008f0c:	fa5f fb80 	uxtb.w	fp, r0
40008f10:	f83a 3006 	ldrh.w	r3, [sl, r6]
40008f14:	4620      	mov	r0, r4
40008f16:	2101      	movs	r1, #1
40008f18:	2200      	movs	r2, #0
40008f1a:	f8cd 9000 	str.w	r9, [sp]
40008f1e:	f8cd 9004 	str.w	r9, [sp, #4]
40008f22:	f7fb fa25 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008f26:	6028      	str	r0, [r5, #0]
40008f28:	b9c8      	cbnz	r0, 40008f5e <ddr3TipDynamicReadLeveling+0x222>
40008f2a:	3602      	adds	r6, #2
40008f2c:	2e50      	cmp	r6, #80	; 0x50
40008f2e:	d1ef      	bne.n	40008f10 <ddr3TipDynamicReadLeveling+0x1d4>
40008f30:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
40008f34:	4623      	mov	r3, r4
40008f36:	4606      	mov	r6, r0
40008f38:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
40008f3c:	464c      	mov	r4, r9
40008f3e:	4699      	mov	r9, r3
40008f40:	e011      	b.n	40008f66 <ddr3TipDynamicReadLeveling+0x22a>
40008f42:	f834 3b02 	ldrh.w	r3, [r4], #2
40008f46:	4648      	mov	r0, r9
40008f48:	2101      	movs	r1, #1
40008f4a:	2200      	movs	r2, #0
40008f4c:	f8cd a000 	str.w	sl, [sp]
40008f50:	f8cd a004 	str.w	sl, [sp, #4]
40008f54:	f7fb fa0c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008f58:	6028      	str	r0, [r5, #0]
40008f5a:	b118      	cbz	r0, 40008f64 <ddr3TipDynamicReadLeveling+0x228>
40008f5c:	464c      	mov	r4, r9
40008f5e:	f002 ffb5 	bl	4000becc <gtBreakOnFail>
40008f62:	e034      	b.n	40008fce <ddr3TipDynamicReadLeveling+0x292>
40008f64:	3601      	adds	r6, #1
40008f66:	455e      	cmp	r6, fp
40008f68:	d3eb      	bcc.n	40008f42 <ddr3TipDynamicReadLeveling+0x206>
40008f6a:	2600      	movs	r6, #0
40008f6c:	464c      	mov	r4, r9
40008f6e:	46b1      	mov	r9, r6
40008f70:	e02b      	b.n	40008fca <ddr3TipDynamicReadLeveling+0x28e>
40008f72:	bf00      	nop
40008f74:	40020968 	andmi	r0, r2, r8, ror #18
40008f78:	40020868 	andmi	r0, r2, r8, ror #16
40008f7c:	4002096d 	andmi	r0, r2, sp, ror #18
40008f80:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40008f84:	00301b01 	eorseq	r1, r0, r1, lsl #22
40008f88:	003c3fef 	eorseq	r3, ip, pc, ror #31
40008f8c:	40014cf1 	strdmi	r4, [r1], -r1
40008f90:	063ffe00 	ldrteq	pc, [pc], -r0, lsl #28	; <UNPREDICTABLE>
40008f94:	400205d8 	ldrdmi	r0, [r2], -r8
40008f98:	f8d8 3000 	ldr.w	r3, [r8]
40008f9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008fa0:	fa43 f306 	asr.w	r3, r3, r6
40008fa4:	07db      	lsls	r3, r3, #31
40008fa6:	d50f      	bpl.n	40008fc8 <ddr3TipDynamicReadLeveling+0x28c>
40008fa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
40008faa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
40008fae:	4620      	mov	r0, r4
40008fb0:	f831 3016 	ldrh.w	r3, [r1, r6, lsl #1]
40008fb4:	2101      	movs	r1, #1
40008fb6:	9201      	str	r2, [sp, #4]
40008fb8:	2200      	movs	r2, #0
40008fba:	f8cd 9000 	str.w	r9, [sp]
40008fbe:	f7fb f9d7 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008fc2:	6028      	str	r0, [r5, #0]
40008fc4:	2800      	cmp	r0, #0
40008fc6:	d1ca      	bne.n	40008f5e <ddr3TipDynamicReadLeveling+0x222>
40008fc8:	3601      	adds	r6, #1
40008fca:	455e      	cmp	r6, fp
40008fcc:	d1e4      	bne.n	40008f98 <ddr3TipDynamicReadLeveling+0x25c>
40008fce:	2200      	movs	r2, #0
40008fd0:	4620      	mov	r0, r4
40008fd2:	2101      	movs	r1, #1
40008fd4:	f44f 53ae 	mov.w	r3, #5568	; 0x15c0
40008fd8:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
40008fdc:	e88d 0404 	stmia.w	sp, {r2, sl}
40008fe0:	f7fb f9c6 	bl	40004370 <mvHwsDdr3TipIFWrite>
40008fe4:	f8df 9358 	ldr.w	r9, [pc, #856]	; 40009340 <ddr3TipDynamicReadLeveling+0x604>
40008fe8:	4602      	mov	r2, r0
40008fea:	6028      	str	r0, [r5, #0]
40008fec:	2800      	cmp	r0, #0
40008fee:	f040 80ee 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40008ff2:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
40008ff6:	f04f 4c7f 	mov.w	ip, #4278190080	; 0xff000000
40008ffa:	4620      	mov	r0, r4
40008ffc:	e88d 1008 	stmia.w	sp, {r3, ip}
40009000:	2101      	movs	r1, #1
40009002:	f241 53c8 	movw	r3, #5576	; 0x15c8
40009006:	f7fb f9b3 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000900a:	4602      	mov	r2, r0
4000900c:	6028      	str	r0, [r5, #0]
4000900e:	2800      	cmp	r0, #0
40009010:	f040 80dd 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40009014:	9000      	str	r0, [sp, #0]
40009016:	2101      	movs	r1, #1
40009018:	4620      	mov	r0, r4
4000901a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000901e:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
40009022:	9601      	str	r6, [sp, #4]
40009024:	f7fb f9a4 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009028:	4602      	mov	r2, r0
4000902a:	6028      	str	r0, [r5, #0]
4000902c:	2800      	cmp	r0, #0
4000902e:	f040 80ce 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40009032:	4620      	mov	r0, r4
40009034:	2101      	movs	r1, #1
40009036:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000903a:	9600      	str	r6, [sp, #0]
4000903c:	9601      	str	r6, [sp, #4]
4000903e:	f7fb f997 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009042:	4602      	mov	r2, r0
40009044:	6028      	str	r0, [r5, #0]
40009046:	2800      	cmp	r0, #0
40009048:	f040 80c1 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
4000904c:	2601      	movs	r6, #1
4000904e:	2309      	movs	r3, #9
40009050:	4620      	mov	r0, r4
40009052:	9301      	str	r3, [sp, #4]
40009054:	4631      	mov	r1, r6
40009056:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000905a:	9600      	str	r6, [sp, #0]
4000905c:	f7fb f988 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009060:	4602      	mov	r2, r0
40009062:	6028      	str	r0, [r5, #0]
40009064:	2800      	cmp	r0, #0
40009066:	f040 80b2 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
4000906a:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
4000906e:	4620      	mov	r0, r4
40009070:	9300      	str	r3, [sp, #0]
40009072:	4631      	mov	r1, r6
40009074:	9301      	str	r3, [sp, #4]
40009076:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000907a:	f7fb f979 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000907e:	4602      	mov	r2, r0
40009080:	6028      	str	r0, [r5, #0]
40009082:	2800      	cmp	r0, #0
40009084:	f040 80a3 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
40009088:	4620      	mov	r0, r4
4000908a:	4631      	mov	r1, r6
4000908c:	f241 53b0 	movw	r3, #5552	; 0x15b0
40009090:	f8cd a000 	str.w	sl, [sp]
40009094:	f8cd a004 	str.w	sl, [sp, #4]
40009098:	f7fb f96a 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000909c:	4682      	mov	sl, r0
4000909e:	6028      	str	r0, [r5, #0]
400090a0:	2800      	cmp	r0, #0
400090a2:	f040 8094 	bne.w	400091ce <ddr3TipDynamicReadLeveling+0x492>
400090a6:	4651      	mov	r1, sl
400090a8:	4620      	mov	r0, r4
400090aa:	f002 f877 	bl	4000b19c <ddr3TipDevAttrGet>
400090ae:	9600      	str	r6, [sp, #0]
400090b0:	9601      	str	r6, [sp, #4]
400090b2:	4631      	mov	r1, r6
400090b4:	4652      	mov	r2, sl
400090b6:	2802      	cmp	r0, #2
400090b8:	4620      	mov	r0, r4
400090ba:	f240 8082 	bls.w	400091c2 <ddr3TipDynamicReadLeveling+0x486>
400090be:	f241 0330 	movw	r3, #4144	; 0x1030
400090c2:	f7fb f955 	bl	40004370 <mvHwsDdr3TipIFWrite>
400090c6:	4602      	mov	r2, r0
400090c8:	6028      	str	r0, [r5, #0]
400090ca:	2800      	cmp	r0, #0
400090cc:	d17f      	bne.n	400091ce <ddr3TipDynamicReadLeveling+0x492>
400090ce:	4995      	ldr	r1, [pc, #596]	; (40009324 <ddr3TipDynamicReadLeveling+0x5e8>)
400090d0:	2302      	movs	r3, #2
400090d2:	4620      	mov	r0, r4
400090d4:	9300      	str	r3, [sp, #0]
400090d6:	9101      	str	r1, [sp, #4]
400090d8:	4993      	ldr	r1, [pc, #588]	; (40009328 <ddr3TipDynamicReadLeveling+0x5ec>)
400090da:	9102      	str	r1, [sp, #8]
400090dc:	4631      	mov	r1, r6
400090de:	f7fb fca7 	bl	40004a30 <ddr3TipIfPolling>
400090e2:	b140      	cbz	r0, 400090f6 <ddr3TipDynamicReadLeveling+0x3ba>
400090e4:	4b91      	ldr	r3, [pc, #580]	; (4000932c <ddr3TipDynamicReadLeveling+0x5f0>)
400090e6:	781b      	ldrb	r3, [r3, #0]
400090e8:	2b03      	cmp	r3, #3
400090ea:	f200 8198 	bhi.w	4000941e <ddr3TipDynamicReadLeveling+0x6e2>
400090ee:	4890      	ldr	r0, [pc, #576]	; (40009330 <ddr3TipDynamicReadLeveling+0x5f4>)
400090f0:	f005 fa3c 	bl	4000e56c <mvPrintf>
400090f4:	e193      	b.n	4000941e <ddr3TipDynamicReadLeveling+0x6e2>
400090f6:	f8d8 3000 	ldr.w	r3, [r8]
400090fa:	781b      	ldrb	r3, [r3, #0]
400090fc:	07de      	lsls	r6, r3, #31
400090fe:	d517      	bpl.n	40009130 <ddr3TipDynamicReadLeveling+0x3f4>
40009100:	2100      	movs	r1, #0
40009102:	ab13      	add	r3, sp, #76	; 0x4c
40009104:	4620      	mov	r0, r4
40009106:	9300      	str	r3, [sp, #0]
40009108:	460a      	mov	r2, r1
4000910a:	2304      	movs	r3, #4
4000910c:	9301      	str	r3, [sp, #4]
4000910e:	f241 0330 	movw	r3, #4144	; 0x1030
40009112:	f7fb fbd7 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009116:	6028      	str	r0, [r5, #0]
40009118:	2800      	cmp	r0, #0
4000911a:	f040 8089 	bne.w	40009230 <ddr3TipDynamicReadLeveling+0x4f4>
4000911e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40009120:	b133      	cbz	r3, 40009130 <ddr3TipDynamicReadLeveling+0x3f4>
40009122:	4b82      	ldr	r3, [pc, #520]	; (4000932c <ddr3TipDynamicReadLeveling+0x5f0>)
40009124:	781b      	ldrb	r3, [r3, #0]
40009126:	2b03      	cmp	r3, #3
40009128:	d802      	bhi.n	40009130 <ddr3TipDynamicReadLeveling+0x3f4>
4000912a:	4882      	ldr	r0, [pc, #520]	; (40009334 <ddr3TipDynamicReadLeveling+0x5f8>)
4000912c:	f005 fa1e 	bl	4000e56c <mvPrintf>
40009130:	f8df 9228 	ldr.w	r9, [pc, #552]	; 4000935c <ddr3TipDynamicReadLeveling+0x620>
40009134:	f44f 7380 	mov.w	r3, #256	; 0x100
40009138:	2200      	movs	r2, #0
4000913a:	9300      	str	r3, [sp, #0]
4000913c:	9301      	str	r3, [sp, #4]
4000913e:	4620      	mov	r0, r4
40009140:	2101      	movs	r1, #1
40009142:	464b      	mov	r3, r9
40009144:	f7fb f914 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009148:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 40009340 <ddr3TipDynamicReadLeveling+0x604>
4000914c:	4602      	mov	r2, r0
4000914e:	6028      	str	r0, [r5, #0]
40009150:	2800      	cmp	r0, #0
40009152:	d131      	bne.n	400091b8 <ddr3TipDynamicReadLeveling+0x47c>
40009154:	4b74      	ldr	r3, [pc, #464]	; (40009328 <ddr3TipDynamicReadLeveling+0x5ec>)
40009156:	2601      	movs	r6, #1
40009158:	4620      	mov	r0, r4
4000915a:	e88d 0240 	stmia.w	sp, {r6, r9}
4000915e:	4631      	mov	r1, r6
40009160:	9302      	str	r3, [sp, #8]
40009162:	4613      	mov	r3, r2
40009164:	f7fb fc64 	bl	40004a30 <ddr3TipIfPolling>
40009168:	1e02      	subs	r2, r0, #0
4000916a:	d008      	beq.n	4000917e <ddr3TipDynamicReadLeveling+0x442>
4000916c:	4b6f      	ldr	r3, [pc, #444]	; (4000932c <ddr3TipDynamicReadLeveling+0x5f0>)
4000916e:	781b      	ldrb	r3, [r3, #0]
40009170:	2b03      	cmp	r3, #3
40009172:	f200 8157 	bhi.w	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
40009176:	4870      	ldr	r0, [pc, #448]	; (40009338 <ddr3TipDynamicReadLeveling+0x5fc>)
40009178:	f005 f9f8 	bl	4000e56c <mvPrintf>
4000917c:	e152      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
4000917e:	f04f 33ff 	mov.w	r3, #4294967295
40009182:	4620      	mov	r0, r4
40009184:	9301      	str	r3, [sp, #4]
40009186:	4631      	mov	r1, r6
40009188:	f241 6330 	movw	r3, #5680	; 0x1630
4000918c:	9200      	str	r2, [sp, #0]
4000918e:	f7fb f8ef 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009192:	6028      	str	r0, [r5, #0]
40009194:	b980      	cbnz	r0, 400091b8 <ddr3TipDynamicReadLeveling+0x47c>
40009196:	f8d8 3000 	ldr.w	r3, [r8]
4000919a:	781b      	ldrb	r3, [r3, #0]
4000919c:	07d8      	lsls	r0, r3, #31
4000919e:	d56c      	bpl.n	4000927a <ddr3TipDynamicReadLeveling+0x53e>
400091a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
400091a4:	f04f 0900 	mov.w	r9, #0
400091a8:	4623      	mov	r3, r4
400091aa:	464e      	mov	r6, r9
400091ac:	f8df b178 	ldr.w	fp, [pc, #376]	; 40009328 <ddr3TipDynamicReadLeveling+0x5ec>
400091b0:	4654      	mov	r4, sl
400091b2:	46ca      	mov	sl, r9
400091b4:	4699      	mov	r9, r3
400091b6:	e04e      	b.n	40009256 <ddr3TipDynamicReadLeveling+0x51a>
400091b8:	f002 fe88 	bl	4000becc <gtBreakOnFail>
400091bc:	f8da 6000 	ldr.w	r6, [sl]
400091c0:	e130      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
400091c2:	4b58      	ldr	r3, [pc, #352]	; (40009324 <ddr3TipDynamicReadLeveling+0x5e8>)
400091c4:	f7fb f8d4 	bl	40004370 <mvHwsDdr3TipIFWrite>
400091c8:	6028      	str	r0, [r5, #0]
400091ca:	2800      	cmp	r0, #0
400091cc:	d0e3      	beq.n	40009196 <ddr3TipDynamicReadLeveling+0x45a>
400091ce:	f002 fe7d 	bl	4000becc <gtBreakOnFail>
400091d2:	f8d9 6000 	ldr.w	r6, [r9]
400091d6:	e125      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
400091d8:	f8d8 3000 	ldr.w	r3, [r8]
400091dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400091e0:	fa43 f306 	asr.w	r3, r3, r6
400091e4:	07d9      	lsls	r1, r3, #31
400091e6:	d534      	bpl.n	40009252 <ddr3TipDynamicReadLeveling+0x516>
400091e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
400091ec:	9300      	str	r3, [sp, #0]
400091ee:	8822      	ldrh	r2, [r4, #0]
400091f0:	2100      	movs	r1, #0
400091f2:	4648      	mov	r0, r9
400091f4:	f8cd b008 	str.w	fp, [sp, #8]
400091f8:	9201      	str	r2, [sp, #4]
400091fa:	460a      	mov	r2, r1
400091fc:	f7fb fc18 	bl	40004a30 <ddr3TipIfPolling>
40009200:	1e01      	subs	r1, r0, #0
40009202:	d00a      	beq.n	4000921a <ddr3TipDynamicReadLeveling+0x4de>
40009204:	4a49      	ldr	r2, [pc, #292]	; (4000932c <ddr3TipDynamicReadLeveling+0x5f0>)
40009206:	7813      	ldrb	r3, [r2, #0]
40009208:	2b03      	cmp	r3, #3
4000920a:	d820      	bhi.n	4000924e <ddr3TipDynamicReadLeveling+0x512>
4000920c:	484b      	ldr	r0, [pc, #300]	; (4000933c <ddr3TipDynamicReadLeveling+0x600>)
4000920e:	2100      	movs	r1, #0
40009210:	683a      	ldr	r2, [r7, #0]
40009212:	4633      	mov	r3, r6
40009214:	f005 f9aa 	bl	4000e56c <mvPrintf>
40009218:	e019      	b.n	4000924e <ddr3TipDynamicReadLeveling+0x512>
4000921a:	8823      	ldrh	r3, [r4, #0]
4000921c:	aa13      	add	r2, sp, #76	; 0x4c
4000921e:	4648      	mov	r0, r9
40009220:	9200      	str	r2, [sp, #0]
40009222:	22ff      	movs	r2, #255	; 0xff
40009224:	9201      	str	r2, [sp, #4]
40009226:	460a      	mov	r2, r1
40009228:	f7fb fb4c 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000922c:	6028      	str	r0, [r5, #0]
4000922e:	b120      	cbz	r0, 4000923a <ddr3TipDynamicReadLeveling+0x4fe>
40009230:	f002 fe4c 	bl	4000becc <gtBreakOnFail>
40009234:	4b42      	ldr	r3, [pc, #264]	; (40009340 <ddr3TipDynamicReadLeveling+0x604>)
40009236:	681e      	ldr	r6, [r3, #0]
40009238:	e0f4      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
4000923a:	683b      	ldr	r3, [r7, #0]
4000923c:	2205      	movs	r2, #5
4000923e:	a916      	add	r1, sp, #88	; 0x58
40009240:	fb02 1303 	mla	r3, r2, r3, r1
40009244:	9a13      	ldr	r2, [sp, #76]	; 0x4c
40009246:	199b      	adds	r3, r3, r6
40009248:	f803 2c20 	strb.w	r2, [r3, #-32]
4000924c:	e001      	b.n	40009252 <ddr3TipDynamicReadLeveling+0x516>
4000924e:	f04f 0a01 	mov.w	sl, #1
40009252:	3601      	adds	r6, #1
40009254:	3402      	adds	r4, #2
40009256:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40009258:	4296      	cmp	r6, r2
4000925a:	d3bd      	bcc.n	400091d8 <ddr3TipDynamicReadLeveling+0x49c>
4000925c:	464c      	mov	r4, r9
4000925e:	46d1      	mov	r9, sl
40009260:	f1ba 0f00 	cmp.w	sl, #0
40009264:	d009      	beq.n	4000927a <ddr3TipDynamicReadLeveling+0x53e>
40009266:	4b37      	ldr	r3, [pc, #220]	; (40009344 <ddr3TipDynamicReadLeveling+0x608>)
40009268:	2200      	movs	r2, #0
4000926a:	4e37      	ldr	r6, [pc, #220]	; (40009348 <ddr3TipDynamicReadLeveling+0x60c>)
4000926c:	781b      	ldrb	r3, [r3, #0]
4000926e:	54f2      	strb	r2, [r6, r3]
40009270:	4b36      	ldr	r3, [pc, #216]	; (4000934c <ddr3TipDynamicReadLeveling+0x610>)
40009272:	681b      	ldr	r3, [r3, #0]
40009274:	2b00      	cmp	r3, #0
40009276:	f000 80d4 	beq.w	40009422 <ddr3TipDynamicReadLeveling+0x6e6>
4000927a:	4b2c      	ldr	r3, [pc, #176]	; (4000932c <ddr3TipDynamicReadLeveling+0x5f0>)
4000927c:	781b      	ldrb	r3, [r3, #0]
4000927e:	2b02      	cmp	r3, #2
40009280:	d802      	bhi.n	40009288 <ddr3TipDynamicReadLeveling+0x54c>
40009282:	4833      	ldr	r0, [pc, #204]	; (40009350 <ddr3TipDynamicReadLeveling+0x614>)
40009284:	f005 f972 	bl	4000e56c <mvPrintf>
40009288:	2308      	movs	r3, #8
4000928a:	2200      	movs	r2, #0
4000928c:	9300      	str	r3, [sp, #0]
4000928e:	4620      	mov	r0, r4
40009290:	9301      	str	r3, [sp, #4]
40009292:	2101      	movs	r1, #1
40009294:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009298:	4e29      	ldr	r6, [pc, #164]	; (40009340 <ddr3TipDynamicReadLeveling+0x604>)
4000929a:	f7fb f869 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000929e:	4602      	mov	r2, r0
400092a0:	6028      	str	r0, [r5, #0]
400092a2:	bb20      	cbnz	r0, 400092ee <ddr3TipDynamicReadLeveling+0x5b2>
400092a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
400092a8:	4620      	mov	r0, r4
400092aa:	9300      	str	r3, [sp, #0]
400092ac:	2101      	movs	r1, #1
400092ae:	9301      	str	r3, [sp, #4]
400092b0:	f241 53b4 	movw	r3, #5556	; 0x15b4
400092b4:	f7fb f85c 	bl	40004370 <mvHwsDdr3TipIFWrite>
400092b8:	4602      	mov	r2, r0
400092ba:	6028      	str	r0, [r5, #0]
400092bc:	b9b8      	cbnz	r0, 400092ee <ddr3TipDynamicReadLeveling+0x5b2>
400092be:	9000      	str	r0, [sp, #0]
400092c0:	2101      	movs	r1, #1
400092c2:	4620      	mov	r0, r4
400092c4:	f241 6330 	movw	r3, #5680	; 0x1630
400092c8:	f04f 39ff 	mov.w	r9, #4294967295
400092cc:	f8cd 9004 	str.w	r9, [sp, #4]
400092d0:	f7fb f84e 	bl	40004370 <mvHwsDdr3TipIFWrite>
400092d4:	4602      	mov	r2, r0
400092d6:	6028      	str	r0, [r5, #0]
400092d8:	b948      	cbnz	r0, 400092ee <ddr3TipDynamicReadLeveling+0x5b2>
400092da:	4620      	mov	r0, r4
400092dc:	2101      	movs	r1, #1
400092de:	f241 6330 	movw	r3, #5680	; 0x1630
400092e2:	e88d 0204 	stmia.w	sp, {r2, r9}
400092e6:	f7fb f843 	bl	40004370 <mvHwsDdr3TipIFWrite>
400092ea:	6028      	str	r0, [r5, #0]
400092ec:	b118      	cbz	r0, 400092f6 <ddr3TipDynamicReadLeveling+0x5ba>
400092ee:	f002 fded 	bl	4000becc <gtBreakOnFail>
400092f2:	6836      	ldr	r6, [r6, #0]
400092f4:	e096      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
400092f6:	683b      	ldr	r3, [r7, #0]
400092f8:	3301      	adds	r3, #1
400092fa:	603b      	str	r3, [r7, #0]
400092fc:	683b      	ldr	r3, [r7, #0]
400092fe:	9909      	ldr	r1, [sp, #36]	; 0x24
40009300:	4e14      	ldr	r6, [pc, #80]	; (40009354 <ddr3TipDynamicReadLeveling+0x618>)
40009302:	428b      	cmp	r3, r1
40009304:	f4ff ad4a 	bcc.w	40008d9c <ddr3TipDynamicReadLeveling+0x60>
40009308:	2300      	movs	r3, #0
4000930a:	4f13      	ldr	r7, [pc, #76]	; (40009358 <ddr3TipDynamicReadLeveling+0x61c>)
4000930c:	6033      	str	r3, [r6, #0]
4000930e:	f04f 0905 	mov.w	r9, #5
40009312:	4698      	mov	r8, r3
40009314:	4625      	mov	r5, r4
40009316:	e04b      	b.n	400093b0 <ddr3TipDynamicReadLeveling+0x674>
40009318:	683b      	ldr	r3, [r7, #0]
4000931a:	781b      	ldrb	r3, [r3, #0]
4000931c:	07da      	lsls	r2, r3, #31
4000931e:	d544      	bpl.n	400093aa <ddr3TipDynamicReadLeveling+0x66e>
40009320:	2400      	movs	r4, #0
40009322:	e03f      	b.n	400093a4 <ddr3TipDynamicReadLeveling+0x668>
40009324:	00018488 	andeq	r8, r1, r8, lsl #9
40009328:	000f4240 	andeq	r4, pc, r0, asr #4
4000932c:	4001457f 	andmi	r4, r1, pc, ror r5
40009330:	40010975 	andmi	r0, r1, r5, ror r9
40009334:	4001098b 	andmi	r0, r1, fp, lsl #19
40009338:	400109a3 	andmi	r0, r1, r3, lsr #19
4000933c:	400109b8 			; <UNDEFINED> instruction: 0x400109b8
40009340:	40020868 	andmi	r0, r2, r8, ror #16
40009344:	4002096d 	andmi	r0, r2, sp, ror #18
40009348:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000934c:	40020984 	andmi	r0, r2, r4, lsl #19
40009350:	400109e8 	andmi	r0, r1, r8, ror #19
40009354:	40020968 	andmi	r0, r2, r8, ror #18
40009358:	400205d8 	ldrdmi	r0, [r2], -r8
4000935c:	000186d4 	ldrdeq	r8, [r1], -r4
40009360:	683b      	ldr	r3, [r7, #0]
40009362:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009366:	fa43 f304 	asr.w	r3, r3, r4
4000936a:	07db      	lsls	r3, r3, #31
4000936c:	d519      	bpl.n	400093a2 <ddr3TipDynamicReadLeveling+0x666>
4000936e:	6833      	ldr	r3, [r6, #0]
40009370:	a916      	add	r1, sp, #88	; 0x58
40009372:	4628      	mov	r0, r5
40009374:	fb09 1203 	mla	r2, r9, r3, r1
40009378:	2b00      	cmp	r3, #0
4000937a:	bf14      	ite	ne
4000937c:	2306      	movne	r3, #6
4000937e:	2302      	moveq	r3, #2
40009380:	1912      	adds	r2, r2, r4
40009382:	f812 2c20 	ldrb.w	r2, [r2, #-32]
40009386:	9302      	str	r3, [sp, #8]
40009388:	f002 011f 	and.w	r1, r2, #31
4000938c:	e88d 0110 	stmia.w	sp, {r4, r8}
40009390:	0952      	lsrs	r2, r2, #5
40009392:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
40009396:	2100      	movs	r1, #0
40009398:	9203      	str	r2, [sp, #12]
4000939a:	460b      	mov	r3, r1
4000939c:	460a      	mov	r2, r1
4000939e:	f7fb fc23 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
400093a2:	3401      	adds	r4, #1
400093a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
400093a6:	4294      	cmp	r4, r2
400093a8:	d3da      	bcc.n	40009360 <ddr3TipDynamicReadLeveling+0x624>
400093aa:	6833      	ldr	r3, [r6, #0]
400093ac:	3301      	adds	r3, #1
400093ae:	6033      	str	r3, [r6, #0]
400093b0:	6833      	ldr	r3, [r6, #0]
400093b2:	9909      	ldr	r1, [sp, #36]	; 0x24
400093b4:	428b      	cmp	r3, r1
400093b6:	d3af      	bcc.n	40009318 <ddr3TipDynamicReadLeveling+0x5dc>
400093b8:	4b1c      	ldr	r3, [pc, #112]	; (4000942c <ddr3TipDynamicReadLeveling+0x6f0>)
400093ba:	2100      	movs	r1, #0
400093bc:	462c      	mov	r4, r5
400093be:	6019      	str	r1, [r3, #0]
400093c0:	4b1b      	ldr	r3, [pc, #108]	; (40009430 <ddr3TipDynamicReadLeveling+0x6f4>)
400093c2:	681b      	ldr	r3, [r3, #0]
400093c4:	781b      	ldrb	r3, [r3, #0]
400093c6:	07d8      	lsls	r0, r3, #31
400093c8:	d51a      	bpl.n	40009400 <ddr3TipDynamicReadLeveling+0x6c4>
400093ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
400093cc:	4628      	mov	r0, r5
400093ce:	460a      	mov	r2, r1
400093d0:	4d18      	ldr	r5, [pc, #96]	; (40009434 <ddr3TipDynamicReadLeveling+0x6f8>)
400093d2:	9300      	str	r3, [sp, #0]
400093d4:	f04f 33ff 	mov.w	r3, #4294967295
400093d8:	9301      	str	r3, [sp, #4]
400093da:	f241 63d8 	movw	r3, #5848	; 0x16d8
400093de:	f7fa ffc7 	bl	40004370 <mvHwsDdr3TipIFWrite>
400093e2:	4601      	mov	r1, r0
400093e4:	6028      	str	r0, [r5, #0]
400093e6:	b938      	cbnz	r0, 400093f8 <ddr3TipDynamicReadLeveling+0x6bc>
400093e8:	4b13      	ldr	r3, [pc, #76]	; (40009438 <ddr3TipDynamicReadLeveling+0x6fc>)
400093ea:	681b      	ldr	r3, [r3, #0]
400093ec:	b143      	cbz	r3, 40009400 <ddr3TipDynamicReadLeveling+0x6c4>
400093ee:	4620      	mov	r0, r4
400093f0:	f000 ff34 	bl	4000a25c <ddr3TipWriteAdditionalOdtSetting>
400093f4:	6028      	str	r0, [r5, #0]
400093f6:	b118      	cbz	r0, 40009400 <ddr3TipDynamicReadLeveling+0x6c4>
400093f8:	f002 fd68 	bl	4000becc <gtBreakOnFail>
400093fc:	682e      	ldr	r6, [r5, #0]
400093fe:	e011      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
40009400:	4b0b      	ldr	r3, [pc, #44]	; (40009430 <ddr3TipDynamicReadLeveling+0x6f4>)
40009402:	681b      	ldr	r3, [r3, #0]
40009404:	781e      	ldrb	r6, [r3, #0]
40009406:	f016 0601 	ands.w	r6, r6, #1
4000940a:	d00b      	beq.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
4000940c:	4b0b      	ldr	r3, [pc, #44]	; (4000943c <ddr3TipDynamicReadLeveling+0x700>)
4000940e:	4a0c      	ldr	r2, [pc, #48]	; (40009440 <ddr3TipDynamicReadLeveling+0x704>)
40009410:	781b      	ldrb	r3, [r3, #0]
40009412:	5cd6      	ldrb	r6, [r2, r3]
40009414:	f1d6 0601 	rsbs	r6, r6, #1
40009418:	bf38      	it	cc
4000941a:	2600      	movcc	r6, #0
4000941c:	e002      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
4000941e:	2601      	movs	r6, #1
40009420:	e000      	b.n	40009424 <ddr3TipDynamicReadLeveling+0x6e8>
40009422:	4656      	mov	r6, sl
40009424:	4630      	mov	r0, r6
40009426:	b017      	add	sp, #92	; 0x5c
40009428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000942c:	40020968 	andmi	r0, r2, r8, ror #18
40009430:	400205d8 	ldrdmi	r0, [r2], -r8
40009434:	40020868 	andmi	r0, r2, r8, ror #16
40009438:	40014598 	mulmi	r1, r8, r5
4000943c:	4002096d 	andmi	r0, r2, sp, ror #18
40009440:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipLegacyDynamicWriteLeveling:

40009444 <ddr3TipLegacyDynamicWriteLeveling>:
ddr3TipLegacyDynamicWriteLeveling():
40009444:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
40009446:	4604      	mov	r4, r0
40009448:	f7ff fc34 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
4000944c:	2300      	movs	r3, #0
4000944e:	2101      	movs	r1, #1
40009450:	461a      	mov	r2, r3
40009452:	e005      	b.n	40009460 <ddr3TipLegacyDynamicWriteLeveling+0x1c>
40009454:	f102 0514 	add.w	r5, r2, #20
40009458:	3201      	adds	r2, #1
4000945a:	fa01 f505 	lsl.w	r5, r1, r5
4000945e:	432b      	orrs	r3, r5
40009460:	4282      	cmp	r2, r0
40009462:	d1f7      	bne.n	40009454 <ddr3TipLegacyDynamicWriteLeveling+0x10>
40009464:	4a1e      	ldr	r2, [pc, #120]	; (400094e0 <ddr3TipLegacyDynamicWriteLeveling+0x9c>)
40009466:	6812      	ldr	r2, [r2, #0]
40009468:	7810      	ldrb	r0, [r2, #0]
4000946a:	f010 0001 	ands.w	r0, r0, #1
4000946e:	d034      	beq.n	400094da <ddr3TipLegacyDynamicWriteLeveling+0x96>
40009470:	f241 55b0 	movw	r5, #5552	; 0x15b0
40009474:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40009478:	f043 0308 	orr.w	r3, r3, #8
4000947c:	4620      	mov	r0, r4
4000947e:	9300      	str	r3, [sp, #0]
40009480:	2101      	movs	r1, #1
40009482:	f04f 33ff 	mov.w	r3, #4294967295
40009486:	2200      	movs	r2, #0
40009488:	9301      	str	r3, [sp, #4]
4000948a:	462b      	mov	r3, r5
4000948c:	f7fa ff70 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009490:	4e14      	ldr	r6, [pc, #80]	; (400094e4 <ddr3TipLegacyDynamicWriteLeveling+0xa0>)
40009492:	6030      	str	r0, [r6, #0]
40009494:	b940      	cbnz	r0, 400094a8 <ddr3TipLegacyDynamicWriteLeveling+0x64>
40009496:	4b14      	ldr	r3, [pc, #80]	; (400094e8 <ddr3TipLegacyDynamicWriteLeveling+0xa4>)
40009498:	4621      	mov	r1, r4
4000949a:	b2e0      	uxtb	r0, r4
4000949c:	2214      	movs	r2, #20
4000949e:	681b      	ldr	r3, [r3, #0]
400094a0:	4798      	blx	r3
400094a2:	4601      	mov	r1, r0
400094a4:	6030      	str	r0, [r6, #0]
400094a6:	b118      	cbz	r0, 400094b0 <ddr3TipLegacyDynamicWriteLeveling+0x6c>
400094a8:	f002 fd10 	bl	4000becc <gtBreakOnFail>
400094ac:	6830      	ldr	r0, [r6, #0]
400094ae:	e014      	b.n	400094da <ddr3TipLegacyDynamicWriteLeveling+0x96>
400094b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400094b4:	e88d 0028 	stmia.w	sp, {r3, r5}
400094b8:	4b0c      	ldr	r3, [pc, #48]	; (400094ec <ddr3TipLegacyDynamicWriteLeveling+0xa8>)
400094ba:	4620      	mov	r0, r4
400094bc:	460a      	mov	r2, r1
400094be:	9302      	str	r3, [sp, #8]
400094c0:	460b      	mov	r3, r1
400094c2:	f7fb fab5 	bl	40004a30 <ddr3TipIfPolling>
400094c6:	2800      	cmp	r0, #0
400094c8:	d007      	beq.n	400094da <ddr3TipLegacyDynamicWriteLeveling+0x96>
400094ca:	4b09      	ldr	r3, [pc, #36]	; (400094f0 <ddr3TipLegacyDynamicWriteLeveling+0xac>)
400094cc:	781b      	ldrb	r3, [r3, #0]
400094ce:	2b03      	cmp	r3, #3
400094d0:	d802      	bhi.n	400094d8 <ddr3TipLegacyDynamicWriteLeveling+0x94>
400094d2:	4808      	ldr	r0, [pc, #32]	; (400094f4 <ddr3TipLegacyDynamicWriteLeveling+0xb0>)
400094d4:	f005 f84a 	bl	4000e56c <mvPrintf>
400094d8:	2001      	movs	r0, #1
400094da:	b004      	add	sp, #16
400094dc:	bd70      	pop	{r4, r5, r6, pc}
400094de:	bf00      	nop
400094e0:	400205d8 	ldrdmi	r0, [r2], -r8
400094e4:	40020868 	andmi	r0, r2, r8, ror #16
400094e8:	40014f14 	andmi	r4, r1, r4, lsl pc
400094ec:	000f4240 	andeq	r4, pc, r0, asr #4
400094f0:	4001457f 	andmi	r4, r1, pc, ror r5
400094f4:	40010a00 	andmi	r0, r1, r0, lsl #20

Disassembly of section .text.ddr3TipLegacyDynamicReadLeveling:

400094f8 <ddr3TipLegacyDynamicReadLeveling>:
ddr3TipLegacyDynamicReadLeveling():
400094f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
400094fa:	4604      	mov	r4, r0
400094fc:	f7ff fbda 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40009500:	2300      	movs	r3, #0
40009502:	2101      	movs	r1, #1
40009504:	461a      	mov	r2, r3
40009506:	e005      	b.n	40009514 <ddr3TipLegacyDynamicReadLeveling+0x1c>
40009508:	f102 0514 	add.w	r5, r2, #20
4000950c:	3201      	adds	r2, #1
4000950e:	fa01 f505 	lsl.w	r5, r1, r5
40009512:	432b      	orrs	r3, r5
40009514:	4282      	cmp	r2, r0
40009516:	d1f7      	bne.n	40009508 <ddr3TipLegacyDynamicReadLeveling+0x10>
40009518:	f241 55b0 	movw	r5, #5552	; 0x15b0
4000951c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40009520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
40009524:	4620      	mov	r0, r4
40009526:	9300      	str	r3, [sp, #0]
40009528:	2101      	movs	r1, #1
4000952a:	f04f 33ff 	mov.w	r3, #4294967295
4000952e:	2200      	movs	r2, #0
40009530:	9301      	str	r3, [sp, #4]
40009532:	462b      	mov	r3, r5
40009534:	f7fa ff1c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009538:	4e16      	ldr	r6, [pc, #88]	; (40009594 <ddr3TipLegacyDynamicReadLeveling+0x9c>)
4000953a:	6030      	str	r0, [r6, #0]
4000953c:	b940      	cbnz	r0, 40009550 <ddr3TipLegacyDynamicReadLeveling+0x58>
4000953e:	4b16      	ldr	r3, [pc, #88]	; (40009598 <ddr3TipLegacyDynamicReadLeveling+0xa0>)
40009540:	4621      	mov	r1, r4
40009542:	b2e0      	uxtb	r0, r4
40009544:	2214      	movs	r2, #20
40009546:	681b      	ldr	r3, [r3, #0]
40009548:	4798      	blx	r3
4000954a:	4601      	mov	r1, r0
4000954c:	6030      	str	r0, [r6, #0]
4000954e:	b118      	cbz	r0, 40009558 <ddr3TipLegacyDynamicReadLeveling+0x60>
40009550:	f002 fcbc 	bl	4000becc <gtBreakOnFail>
40009554:	6830      	ldr	r0, [r6, #0]
40009556:	e01a      	b.n	4000958e <ddr3TipLegacyDynamicReadLeveling+0x96>
40009558:	4b10      	ldr	r3, [pc, #64]	; (4000959c <ddr3TipLegacyDynamicReadLeveling+0xa4>)
4000955a:	681b      	ldr	r3, [r3, #0]
4000955c:	7818      	ldrb	r0, [r3, #0]
4000955e:	f010 0001 	ands.w	r0, r0, #1
40009562:	d014      	beq.n	4000958e <ddr3TipLegacyDynamicReadLeveling+0x96>
40009564:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40009568:	e88d 0028 	stmia.w	sp, {r3, r5}
4000956c:	4b0c      	ldr	r3, [pc, #48]	; (400095a0 <ddr3TipLegacyDynamicReadLeveling+0xa8>)
4000956e:	4620      	mov	r0, r4
40009570:	460a      	mov	r2, r1
40009572:	9302      	str	r3, [sp, #8]
40009574:	460b      	mov	r3, r1
40009576:	f7fb fa5b 	bl	40004a30 <ddr3TipIfPolling>
4000957a:	2800      	cmp	r0, #0
4000957c:	d007      	beq.n	4000958e <ddr3TipLegacyDynamicReadLeveling+0x96>
4000957e:	4b09      	ldr	r3, [pc, #36]	; (400095a4 <ddr3TipLegacyDynamicReadLeveling+0xac>)
40009580:	781b      	ldrb	r3, [r3, #0]
40009582:	2b03      	cmp	r3, #3
40009584:	d802      	bhi.n	4000958c <ddr3TipLegacyDynamicReadLeveling+0x94>
40009586:	4808      	ldr	r0, [pc, #32]	; (400095a8 <ddr3TipLegacyDynamicReadLeveling+0xb0>)
40009588:	f004 fff0 	bl	4000e56c <mvPrintf>
4000958c:	2001      	movs	r0, #1
4000958e:	b004      	add	sp, #16
40009590:	bd70      	pop	{r4, r5, r6, pc}
40009592:	bf00      	nop
40009594:	40020868 	andmi	r0, r2, r8, ror #16
40009598:	40014f14 	andmi	r4, r1, r4, lsl pc
4000959c:	400205d8 	ldrdmi	r0, [r2], -r8
400095a0:	000f4240 	andeq	r4, pc, r0, asr #4
400095a4:	4001457f 	andmi	r4, r1, pc, ror r5
400095a8:	40010a22 	andmi	r0, r1, r2, lsr #20

Disassembly of section .text.ddr3TipCalcCsMask:

400095ac <ddr3TipCalcCsMask>:
ddr3TipCalcCsMask():
400095ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
400095b0:	460c      	mov	r4, r1
400095b2:	2102      	movs	r1, #2
400095b4:	461e      	mov	r6, r3
400095b6:	4615      	mov	r5, r2
400095b8:	f001 fdf0 	bl	4000b19c <ddr3TipDevAttrGet>
400095bc:	4b16      	ldr	r3, [pc, #88]	; (40009618 <ddr3TipCalcCsMask+0x6c>)
400095be:	2758      	movs	r7, #88	; 0x58
400095c0:	220f      	movs	r2, #15
400095c2:	6032      	str	r2, [r6, #0]
400095c4:	fa5f fc80 	uxtb.w	ip, r0
400095c8:	6818      	ldr	r0, [r3, #0]
400095ca:	2300      	movs	r3, #0
400095cc:	fb07 0404 	mla	r4, r7, r4, r0
400095d0:	4619      	mov	r1, r3
400095d2:	e011      	b.n	400095f8 <ddr3TipCalcCsMask+0x4c>
400095d4:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
400095d8:	fa47 f703 	asr.w	r7, r7, r3
400095dc:	f017 0f01 	tst.w	r7, #1
400095e0:	d009      	beq.n	400095f6 <ddr3TipCalcCsMask+0x4a>
400095e2:	eb04 1703 	add.w	r7, r4, r3, lsl #4
400095e6:	f8d6 8000 	ldr.w	r8, [r6]
400095ea:	793f      	ldrb	r7, [r7, #4]
400095ec:	4339      	orrs	r1, r7
400095ee:	403a      	ands	r2, r7
400095f0:	ea28 0707 	bic.w	r7, r8, r7
400095f4:	6037      	str	r7, [r6, #0]
400095f6:	3301      	adds	r3, #1
400095f8:	4563      	cmp	r3, ip
400095fa:	d3eb      	bcc.n	400095d4 <ddr3TipCalcCsMask+0x28>
400095fc:	4291      	cmp	r1, r2
400095fe:	d108      	bne.n	40009612 <ddr3TipCalcCsMask+0x66>
40009600:	2301      	movs	r3, #1
40009602:	fa03 f505 	lsl.w	r5, r3, r5
40009606:	6833      	ldr	r3, [r6, #0]
40009608:	ea63 0505 	orn	r5, r3, r5
4000960c:	f005 050f 	and.w	r5, r5, #15
40009610:	6035      	str	r5, [r6, #0]
40009612:	2000      	movs	r0, #0
40009614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40009618:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipDynamicWriteLeveling:

4000961c <ddr3TipDynamicWriteLeveling>:
ddr3TipDynamicWriteLeveling():
4000961c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009620:	2500      	movs	r5, #0
40009622:	b09b      	sub	sp, #108	; 0x6c
40009624:	2214      	movs	r2, #20
40009626:	4629      	mov	r1, r5
40009628:	4604      	mov	r4, r0
4000962a:	a80a      	add	r0, sp, #40	; 0x28
4000962c:	9514      	str	r5, [sp, #80]	; 0x50
4000962e:	9516      	str	r5, [sp, #88]	; 0x58
40009630:	9517      	str	r5, [sp, #92]	; 0x5c
40009632:	f004 fe21 	bl	4000e278 <memset>
40009636:	f7fe fb21 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
4000963a:	9519      	str	r5, [sp, #100]	; 0x64
4000963c:	9004      	str	r0, [sp, #16]
4000963e:	4620      	mov	r0, r4
40009640:	f7ff fb38 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
40009644:	2102      	movs	r1, #2
40009646:	9006      	str	r0, [sp, #24]
40009648:	4620      	mov	r0, r4
4000964a:	f001 fda7 	bl	4000b19c <ddr3TipDevAttrGet>
4000964e:	4b66      	ldr	r3, [pc, #408]	; (400097e8 <ddr3TipDynamicWriteLeveling+0x1cc>)
40009650:	681b      	ldr	r3, [r3, #0]
40009652:	781b      	ldrb	r3, [r3, #0]
40009654:	07da      	lsls	r2, r3, #31
40009656:	b2c0      	uxtb	r0, r0
40009658:	9005      	str	r0, [sp, #20]
4000965a:	d546      	bpl.n	400096ea <ddr3TipDynamicWriteLeveling+0xce>
4000965c:	4b63      	ldr	r3, [pc, #396]	; (400097ec <ddr3TipDynamicWriteLeveling+0x1d0>)
4000965e:	2101      	movs	r1, #1
40009660:	4a63      	ldr	r2, [pc, #396]	; (400097f0 <ddr3TipDynamicWriteLeveling+0x1d4>)
40009662:	4620      	mov	r0, r4
40009664:	f04f 36ff 	mov.w	r6, #4294967295
40009668:	781b      	ldrb	r3, [r3, #0]
4000966a:	54d1      	strb	r1, [r2, r3]
4000966c:	4629      	mov	r1, r5
4000966e:	ab16      	add	r3, sp, #88	; 0x58
40009670:	462a      	mov	r2, r5
40009672:	9300      	str	r3, [sp, #0]
40009674:	f241 5338 	movw	r3, #5432	; 0x1538
40009678:	9601      	str	r6, [sp, #4]
4000967a:	f7fb f923 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000967e:	4d5d      	ldr	r5, [pc, #372]	; (400097f4 <ddr3TipDynamicWriteLeveling+0x1d8>)
40009680:	4601      	mov	r1, r0
40009682:	6028      	str	r0, [r5, #0]
40009684:	2800      	cmp	r0, #0
40009686:	f040 8433 	bne.w	40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
4000968a:	ab17      	add	r3, sp, #92	; 0x5c
4000968c:	460a      	mov	r2, r1
4000968e:	e88d 0048 	stmia.w	sp, {r3, r6}
40009692:	4620      	mov	r0, r4
40009694:	f241 533c 	movw	r3, #5436	; 0x153c
40009698:	f7fb f914 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000969c:	4601      	mov	r1, r0
4000969e:	6028      	str	r0, [r5, #0]
400096a0:	2800      	cmp	r0, #0
400096a2:	f040 8425 	bne.w	40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
400096a6:	ab14      	add	r3, sp, #80	; 0x50
400096a8:	4620      	mov	r0, r4
400096aa:	e88d 0048 	stmia.w	sp, {r3, r6}
400096ae:	460a      	mov	r2, r1
400096b0:	f241 63d8 	movw	r3, #5848	; 0x16d8
400096b4:	f7fb f906 	bl	400048c4 <mvHwsDdr3TipIFRead>
400096b8:	4606      	mov	r6, r0
400096ba:	6028      	str	r0, [r5, #0]
400096bc:	2800      	cmp	r0, #0
400096be:	f040 8417 	bne.w	40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
400096c2:	4620      	mov	r0, r4
400096c4:	4631      	mov	r1, r6
400096c6:	f001 fd69 	bl	4000b19c <ddr3TipDevAttrGet>
400096ca:	2802      	cmp	r0, #2
400096cc:	d80d      	bhi.n	400096ea <ddr3TipDynamicWriteLeveling+0xce>
400096ce:	2308      	movs	r3, #8
400096d0:	4620      	mov	r0, r4
400096d2:	9301      	str	r3, [sp, #4]
400096d4:	4631      	mov	r1, r6
400096d6:	4632      	mov	r2, r6
400096d8:	f241 63d8 	movw	r3, #5848	; 0x16d8
400096dc:	9600      	str	r6, [sp, #0]
400096de:	f7fa fe47 	bl	40004370 <mvHwsDdr3TipIFWrite>
400096e2:	6028      	str	r0, [r5, #0]
400096e4:	2800      	cmp	r0, #0
400096e6:	f040 8403 	bne.w	40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
400096ea:	250a      	movs	r5, #10
400096ec:	4f3e      	ldr	r7, [pc, #248]	; (400097e8 <ddr3TipDynamicWriteLeveling+0x1cc>)
400096ee:	4e42      	ldr	r6, [pc, #264]	; (400097f8 <ddr3TipDynamicWriteLeveling+0x1dc>)
400096f0:	f640 781f 	movw	r8, #3871	; 0xf1f
400096f4:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 400097f4 <ddr3TipDynamicWriteLeveling+0x1d8>
400096f8:	e00f      	b.n	4000971a <ddr3TipDynamicWriteLeveling+0xfe>
400096fa:	2100      	movs	r1, #0
400096fc:	4620      	mov	r0, r4
400096fe:	f241 4318 	movw	r3, #5144	; 0x1418
40009702:	e88d 0140 	stmia.w	sp, {r6, r8}
40009706:	460a      	mov	r2, r1
40009708:	f7fa fe32 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000970c:	f8c9 0000 	str.w	r0, [r9]
40009710:	2800      	cmp	r0, #0
40009712:	f040 838e 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009716:	3d01      	subs	r5, #1
40009718:	d004      	beq.n	40009724 <ddr3TipDynamicWriteLeveling+0x108>
4000971a:	683b      	ldr	r3, [r7, #0]
4000971c:	781b      	ldrb	r3, [r3, #0]
4000971e:	07db      	lsls	r3, r3, #31
40009720:	d5f9      	bpl.n	40009716 <ddr3TipDynamicWriteLeveling+0xfa>
40009722:	e7ea      	b.n	400096fa <ddr3TipDynamicWriteLeveling+0xde>
40009724:	4b30      	ldr	r3, [pc, #192]	; (400097e8 <ddr3TipDynamicWriteLeveling+0x1cc>)
40009726:	681b      	ldr	r3, [r3, #0]
40009728:	781b      	ldrb	r3, [r3, #0]
4000972a:	07d8      	lsls	r0, r3, #31
4000972c:	d513      	bpl.n	40009756 <ddr3TipDynamicWriteLeveling+0x13a>
4000972e:	4b33      	ldr	r3, [pc, #204]	; (400097fc <ddr3TipDynamicWriteLeveling+0x1e0>)
40009730:	211f      	movs	r1, #31
40009732:	f241 4218 	movw	r2, #5144	; 0x1418
40009736:	4620      	mov	r0, r4
40009738:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
4000973c:	4629      	mov	r1, r5
4000973e:	462a      	mov	r2, r5
40009740:	462b      	mov	r3, r5
40009742:	f7fb f975 	bl	40004a30 <ddr3TipIfPolling>
40009746:	b130      	cbz	r0, 40009756 <ddr3TipDynamicWriteLeveling+0x13a>
40009748:	4b2d      	ldr	r3, [pc, #180]	; (40009800 <ddr3TipDynamicWriteLeveling+0x1e4>)
4000974a:	781b      	ldrb	r3, [r3, #0]
4000974c:	2b03      	cmp	r3, #3
4000974e:	d802      	bhi.n	40009756 <ddr3TipDynamicWriteLeveling+0x13a>
40009750:	482c      	ldr	r0, [pc, #176]	; (40009804 <ddr3TipDynamicWriteLeveling+0x1e8>)
40009752:	f004 ff0b 	bl	4000e56c <mvPrintf>
40009756:	4b2c      	ldr	r3, [pc, #176]	; (40009808 <ddr3TipDynamicWriteLeveling+0x1ec>)
40009758:	2200      	movs	r2, #0
4000975a:	4d26      	ldr	r5, [pc, #152]	; (400097f4 <ddr3TipDynamicWriteLeveling+0x1d8>)
4000975c:	4691      	mov	r9, r2
4000975e:	4f22      	ldr	r7, [pc, #136]	; (400097e8 <ddr3TipDynamicWriteLeveling+0x1cc>)
40009760:	601a      	str	r2, [r3, #0]
40009762:	4698      	mov	r8, r3
40009764:	e310      	b.n	40009d88 <ddr3TipDynamicWriteLeveling+0x76c>
40009766:	f44f 5384 	mov.w	r3, #4224	; 0x1080
4000976a:	a919      	add	r1, sp, #100	; 0x64
4000976c:	9300      	str	r3, [sp, #0]
4000976e:	4620      	mov	r0, r4
40009770:	2204      	movs	r2, #4
40009772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
40009776:	f7fb fd69 	bl	4000524c <ddr3TipWriteMRSCmd>
4000977a:	4601      	mov	r1, r0
4000977c:	6028      	str	r0, [r5, #0]
4000977e:	2800      	cmp	r0, #0
40009780:	f040 8357 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009784:	683b      	ldr	r3, [r7, #0]
40009786:	781b      	ldrb	r3, [r3, #0]
40009788:	07db      	lsls	r3, r3, #31
4000978a:	d505      	bpl.n	40009798 <ddr3TipDynamicWriteLeveling+0x17c>
4000978c:	4620      	mov	r0, r4
4000978e:	f8d8 2000 	ldr.w	r2, [r8]
40009792:	ab15      	add	r3, sp, #84	; 0x54
40009794:	f7ff ff0a 	bl	400095ac <ddr3TipCalcCsMask>
40009798:	2100      	movs	r1, #0
4000979a:	4620      	mov	r0, r4
4000979c:	f001 fcfe 	bl	4000b19c <ddr3TipDevAttrGet>
400097a0:	2802      	cmp	r0, #2
400097a2:	d933      	bls.n	4000980c <ddr3TipDynamicWriteLeveling+0x1f0>
400097a4:	f44f 5384 	mov.w	r3, #4224	; 0x1080
400097a8:	2204      	movs	r2, #4
400097aa:	9300      	str	r3, [sp, #0]
400097ac:	4620      	mov	r0, r4
400097ae:	a915      	add	r1, sp, #84	; 0x54
400097b0:	2380      	movs	r3, #128	; 0x80
400097b2:	f7fb fd4b 	bl	4000524c <ddr3TipWriteMRSCmd>
400097b6:	4e0f      	ldr	r6, [pc, #60]	; (400097f4 <ddr3TipDynamicWriteLeveling+0x1d8>)
400097b8:	4602      	mov	r2, r0
400097ba:	6028      	str	r0, [r5, #0]
400097bc:	2800      	cmp	r0, #0
400097be:	f040 82da 	bne.w	40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
400097c2:	f8d8 3000 	ldr.w	r3, [r8]
400097c6:	2103      	movs	r1, #3
400097c8:	4620      	mov	r0, r4
400097ca:	005b      	lsls	r3, r3, #1
400097cc:	fa01 f303 	lsl.w	r3, r1, r3
400097d0:	2101      	movs	r1, #1
400097d2:	9300      	str	r3, [sp, #0]
400097d4:	230f      	movs	r3, #15
400097d6:	9301      	str	r3, [sp, #4]
400097d8:	f241 4398 	movw	r3, #5272	; 0x1498
400097dc:	f7fa fdc8 	bl	40004370 <mvHwsDdr3TipIFWrite>
400097e0:	6028      	str	r0, [r5, #0]
400097e2:	b300      	cbz	r0, 40009826 <ddr3TipDynamicWriteLeveling+0x20a>
400097e4:	e2c7      	b.n	40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
400097e6:	bf00      	nop
400097e8:	400205d8 	ldrdmi	r0, [r2], -r8
400097ec:	4002096d 	andmi	r0, r2, sp, ror #18
400097f0:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
400097f4:	40020868 	andmi	r0, r2, r8, ror #16
400097f8:	fffff002 			; <UNDEFINED> instruction: 0xfffff002
400097fc:	000f4240 	andeq	r4, pc, r0, asr #4
40009800:	4001457f 	andmi	r4, r1, pc, ror r5
40009804:	40010a70 	andmi	r0, r1, r0, ror sl
40009808:	40020968 	andmi	r0, r2, r8, ror #18
4000980c:	f241 23c4 	movw	r3, #4804	; 0x12c4
40009810:	4620      	mov	r0, r4
40009812:	9300      	str	r3, [sp, #0]
40009814:	a915      	add	r1, sp, #84	; 0x54
40009816:	2204      	movs	r2, #4
40009818:	23c0      	movs	r3, #192	; 0xc0
4000981a:	f7fb fd17 	bl	4000524c <ddr3TipWriteMRSCmd>
4000981e:	6028      	str	r0, [r5, #0]
40009820:	2800      	cmp	r0, #0
40009822:	f040 8306 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009826:	f7fe fa29 	bl	40007c7c <ddr3TipGetMaskResultsPupRegMap>
4000982a:	2601      	movs	r6, #1
4000982c:	9007      	str	r0, [sp, #28]
4000982e:	f7fe fa13 	bl	40007c58 <ddr3TipGetMaskResultsDqReg>
40009832:	2102      	movs	r1, #2
40009834:	9009      	str	r0, [sp, #36]	; 0x24
40009836:	4620      	mov	r0, r4
40009838:	f001 fcb0 	bl	4000b19c <ddr3TipDevAttrGet>
4000983c:	2305      	movs	r3, #5
4000983e:	2200      	movs	r2, #0
40009840:	9301      	str	r3, [sp, #4]
40009842:	4631      	mov	r1, r6
40009844:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009848:	9600      	str	r6, [sp, #0]
4000984a:	b2c0      	uxtb	r0, r0
4000984c:	9008      	str	r0, [sp, #32]
4000984e:	4620      	mov	r0, r4
40009850:	f7fa fd8e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009854:	4602      	mov	r2, r0
40009856:	6028      	str	r0, [r5, #0]
40009858:	2800      	cmp	r0, #0
4000985a:	f040 80cd 	bne.w	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000985e:	2350      	movs	r3, #80	; 0x50
40009860:	f04f 0aff 	mov.w	sl, #255	; 0xff
40009864:	4620      	mov	r0, r4
40009866:	e88d 0408 	stmia.w	sp, {r3, sl}
4000986a:	4631      	mov	r1, r6
4000986c:	f241 63ac 	movw	r3, #5804	; 0x16ac
40009870:	f7fa fd7e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009874:	4602      	mov	r2, r0
40009876:	6028      	str	r0, [r5, #0]
40009878:	2800      	cmp	r0, #0
4000987a:	f040 80bd 	bne.w	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000987e:	235c      	movs	r3, #92	; 0x5c
40009880:	4620      	mov	r0, r4
40009882:	e88d 0408 	stmia.w	sp, {r3, sl}
40009886:	4631      	mov	r1, r6
40009888:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000988c:	f7fa fd70 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009890:	4602      	mov	r2, r0
40009892:	6028      	str	r0, [r5, #0]
40009894:	2800      	cmp	r0, #0
40009896:	f040 80af 	bne.w	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000989a:	4ba5      	ldr	r3, [pc, #660]	; (40009b30 <ddr3TipDynamicWriteLeveling+0x514>)
4000989c:	4620      	mov	r0, r4
4000989e:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 40009b50 <ddr3TipDynamicWriteLeveling+0x534>
400098a2:	4631      	mov	r1, r6
400098a4:	e88d 1008 	stmia.w	sp, {r3, ip}
400098a8:	f241 0334 	movw	r3, #4148	; 0x1034
400098ac:	f7fa fd60 	bl	40004370 <mvHwsDdr3TipIFWrite>
400098b0:	4602      	mov	r2, r0
400098b2:	6028      	str	r0, [r5, #0]
400098b4:	2800      	cmp	r0, #0
400098b6:	f040 809f 	bne.w	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
400098ba:	f8df e298 	ldr.w	lr, [pc, #664]	; 40009b54 <ddr3TipDynamicWriteLeveling+0x538>
400098be:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
400098c2:	4620      	mov	r0, r4
400098c4:	4631      	mov	r1, r6
400098c6:	e88d 4008 	stmia.w	sp, {r3, lr}
400098ca:	f241 033c 	movw	r3, #4156	; 0x103c
400098ce:	f7fa fd4f 	bl	40004370 <mvHwsDdr3TipIFWrite>
400098d2:	4602      	mov	r2, r0
400098d4:	6028      	str	r0, [r5, #0]
400098d6:	2800      	cmp	r0, #0
400098d8:	f040 808e 	bne.w	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
400098dc:	2380      	movs	r3, #128	; 0x80
400098de:	f64f 7bff 	movw	fp, #65535	; 0xffff
400098e2:	4620      	mov	r0, r4
400098e4:	e88d 0808 	stmia.w	sp, {r3, fp}
400098e8:	4631      	mov	r1, r6
400098ea:	f241 03b4 	movw	r3, #4276	; 0x10b4
400098ee:	f7fa fd3f 	bl	40004370 <mvHwsDdr3TipIFWrite>
400098f2:	4602      	mov	r2, r0
400098f4:	6028      	str	r0, [r5, #0]
400098f6:	2800      	cmp	r0, #0
400098f8:	d17e      	bne.n	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
400098fa:	2314      	movs	r3, #20
400098fc:	4620      	mov	r0, r4
400098fe:	e88d 0408 	stmia.w	sp, {r3, sl}
40009902:	4631      	mov	r1, r6
40009904:	f241 03f8 	movw	r3, #4344	; 0x10f8
40009908:	f7fa fd32 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000990c:	4602      	mov	r2, r0
4000990e:	6028      	str	r0, [r5, #0]
40009910:	2800      	cmp	r0, #0
40009912:	d171      	bne.n	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
40009914:	f64f 735c 	movw	r3, #65372	; 0xff5c
40009918:	4620      	mov	r0, r4
4000991a:	e88d 0808 	stmia.w	sp, {r3, fp}
4000991e:	4631      	mov	r1, r6
40009920:	f241 63ac 	movw	r3, #5804	; 0x16ac
40009924:	f7fa fd24 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009928:	6028      	str	r0, [r5, #0]
4000992a:	2800      	cmp	r0, #0
4000992c:	d164      	bne.n	400099f8 <ddr3TipDynamicWriteLeveling+0x3dc>
4000992e:	4606      	mov	r6, r0
40009930:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
40009934:	9809      	ldr	r0, [sp, #36]	; 0x24
40009936:	2101      	movs	r1, #1
40009938:	2200      	movs	r2, #0
4000993a:	5b83      	ldrh	r3, [r0, r6]
4000993c:	4620      	mov	r0, r4
4000993e:	f8cd a000 	str.w	sl, [sp]
40009942:	f8cd a004 	str.w	sl, [sp, #4]
40009946:	f7fa fd13 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000994a:	6028      	str	r0, [r5, #0]
4000994c:	2800      	cmp	r0, #0
4000994e:	d13f      	bne.n	400099d0 <ddr3TipDynamicWriteLeveling+0x3b4>
40009950:	3602      	adds	r6, #2
40009952:	2e50      	cmp	r6, #80	; 0x50
40009954:	d1ee      	bne.n	40009934 <ddr3TipDynamicWriteLeveling+0x318>
40009956:	f8dd a01c 	ldr.w	sl, [sp, #28]
4000995a:	4623      	mov	r3, r4
4000995c:	4606      	mov	r6, r0
4000995e:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
40009962:	4654      	mov	r4, sl
40009964:	46ca      	mov	sl, r9
40009966:	4699      	mov	r9, r3
40009968:	e014      	b.n	40009994 <ddr3TipDynamicWriteLeveling+0x378>
4000996a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000996e:	4648      	mov	r0, r9
40009970:	2101      	movs	r1, #1
40009972:	2200      	movs	r2, #0
40009974:	f8cd b000 	str.w	fp, [sp]
40009978:	f8cd b004 	str.w	fp, [sp, #4]
4000997c:	f7fa fcf8 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009980:	6028      	str	r0, [r5, #0]
40009982:	b130      	cbz	r0, 40009992 <ddr3TipDynamicWriteLeveling+0x376>
40009984:	f002 faa2 	bl	4000becc <gtBreakOnFail>
40009988:	4a6a      	ldr	r2, [pc, #424]	; (40009b34 <ddr3TipDynamicWriteLeveling+0x518>)
4000998a:	464c      	mov	r4, r9
4000998c:	46d1      	mov	r9, sl
4000998e:	6816      	ldr	r6, [r2, #0]
40009990:	e037      	b.n	40009a02 <ddr3TipDynamicWriteLeveling+0x3e6>
40009992:	3601      	adds	r6, #1
40009994:	9b08      	ldr	r3, [sp, #32]
40009996:	429e      	cmp	r6, r3
40009998:	d3e7      	bcc.n	4000996a <ddr3TipDynamicWriteLeveling+0x34e>
4000999a:	2600      	movs	r6, #0
4000999c:	464c      	mov	r4, r9
4000999e:	46d1      	mov	r9, sl
400099a0:	46b2      	mov	sl, r6
400099a2:	e01b      	b.n	400099dc <ddr3TipDynamicWriteLeveling+0x3c0>
400099a4:	683b      	ldr	r3, [r7, #0]
400099a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400099aa:	fa43 f306 	asr.w	r3, r3, r6
400099ae:	07d8      	lsls	r0, r3, #31
400099b0:	d513      	bpl.n	400099da <ddr3TipDynamicWriteLeveling+0x3be>
400099b2:	9807      	ldr	r0, [sp, #28]
400099b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
400099b8:	2101      	movs	r1, #1
400099ba:	f830 3016 	ldrh.w	r3, [r0, r6, lsl #1]
400099be:	4620      	mov	r0, r4
400099c0:	9201      	str	r2, [sp, #4]
400099c2:	2200      	movs	r2, #0
400099c4:	f8cd a000 	str.w	sl, [sp]
400099c8:	f7fa fcd2 	bl	40004370 <mvHwsDdr3TipIFWrite>
400099cc:	6028      	str	r0, [r5, #0]
400099ce:	b120      	cbz	r0, 400099da <ddr3TipDynamicWriteLeveling+0x3be>
400099d0:	f002 fa7c 	bl	4000becc <gtBreakOnFail>
400099d4:	4957      	ldr	r1, [pc, #348]	; (40009b34 <ddr3TipDynamicWriteLeveling+0x518>)
400099d6:	680e      	ldr	r6, [r1, #0]
400099d8:	e013      	b.n	40009a02 <ddr3TipDynamicWriteLeveling+0x3e6>
400099da:	3601      	adds	r6, #1
400099dc:	9a08      	ldr	r2, [sp, #32]
400099de:	4296      	cmp	r6, r2
400099e0:	d1e0      	bne.n	400099a4 <ddr3TipDynamicWriteLeveling+0x388>
400099e2:	2101      	movs	r1, #1
400099e4:	4620      	mov	r0, r4
400099e6:	2200      	movs	r2, #0
400099e8:	f241 63dc 	movw	r3, #5852	; 0x16dc
400099ec:	9100      	str	r1, [sp, #0]
400099ee:	9101      	str	r1, [sp, #4]
400099f0:	f7fa fcbe 	bl	40004370 <mvHwsDdr3TipIFWrite>
400099f4:	6028      	str	r0, [r5, #0]
400099f6:	b118      	cbz	r0, 40009a00 <ddr3TipDynamicWriteLeveling+0x3e4>
400099f8:	f002 fa68 	bl	4000becc <gtBreakOnFail>
400099fc:	682e      	ldr	r6, [r5, #0]
400099fe:	e000      	b.n	40009a02 <ddr3TipDynamicWriteLeveling+0x3e6>
40009a00:	4606      	mov	r6, r0
40009a02:	f8df a130 	ldr.w	sl, [pc, #304]	; 40009b34 <ddr3TipDynamicWriteLeveling+0x518>
40009a06:	602e      	str	r6, [r5, #0]
40009a08:	2e00      	cmp	r6, #0
40009a0a:	d144      	bne.n	40009a96 <ddr3TipDynamicWriteLeveling+0x47a>
40009a0c:	4631      	mov	r1, r6
40009a0e:	4620      	mov	r0, r4
40009a10:	f001 fbc4 	bl	4000b19c <ddr3TipDevAttrGet>
40009a14:	f8df b130 	ldr.w	fp, [pc, #304]	; 40009b48 <ddr3TipDynamicWriteLeveling+0x52c>
40009a18:	2101      	movs	r1, #1
40009a1a:	f241 0330 	movw	r3, #4144	; 0x1030
40009a1e:	4632      	mov	r2, r6
40009a20:	9100      	str	r1, [sp, #0]
40009a22:	9101      	str	r1, [sp, #4]
40009a24:	2802      	cmp	r0, #2
40009a26:	bf98      	it	ls
40009a28:	465b      	movls	r3, fp
40009a2a:	4620      	mov	r0, r4
40009a2c:	f7fa fca0 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009a30:	6028      	str	r0, [r5, #0]
40009a32:	2800      	cmp	r0, #0
40009a34:	d12f      	bne.n	40009a96 <ddr3TipDynamicWriteLeveling+0x47a>
40009a36:	4620      	mov	r0, r4
40009a38:	4631      	mov	r1, r6
40009a3a:	f001 fbaf 	bl	4000b19c <ddr3TipDevAttrGet>
40009a3e:	2802      	cmp	r0, #2
40009a40:	d938      	bls.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009a42:	683b      	ldr	r3, [r7, #0]
40009a44:	781b      	ldrb	r3, [r3, #0]
40009a46:	07d9      	lsls	r1, r3, #31
40009a48:	d534      	bpl.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009a4a:	4a3b      	ldr	r2, [pc, #236]	; (40009b38 <ddr3TipDynamicWriteLeveling+0x51c>)
40009a4c:	2302      	movs	r3, #2
40009a4e:	4620      	mov	r0, r4
40009a50:	4631      	mov	r1, r6
40009a52:	e88d 0808 	stmia.w	sp, {r3, fp}
40009a56:	9202      	str	r2, [sp, #8]
40009a58:	4632      	mov	r2, r6
40009a5a:	f7fa ffe9 	bl	40004a30 <ddr3TipIfPolling>
40009a5e:	b140      	cbz	r0, 40009a72 <ddr3TipDynamicWriteLeveling+0x456>
40009a60:	4b36      	ldr	r3, [pc, #216]	; (40009b3c <ddr3TipDynamicWriteLeveling+0x520>)
40009a62:	781b      	ldrb	r3, [r3, #0]
40009a64:	2b03      	cmp	r3, #3
40009a66:	d825      	bhi.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009a68:	4835      	ldr	r0, [pc, #212]	; (40009b40 <ddr3TipDynamicWriteLeveling+0x524>)
40009a6a:	4649      	mov	r1, r9
40009a6c:	f004 fd7e 	bl	4000e56c <mvPrintf>
40009a70:	e020      	b.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009a72:	683b      	ldr	r3, [r7, #0]
40009a74:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009a78:	2b0b      	cmp	r3, #11
40009a7a:	d01b      	beq.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009a7c:	ab18      	add	r3, sp, #96	; 0x60
40009a7e:	4620      	mov	r0, r4
40009a80:	9300      	str	r3, [sp, #0]
40009a82:	4631      	mov	r1, r6
40009a84:	2304      	movs	r3, #4
40009a86:	4632      	mov	r2, r6
40009a88:	9301      	str	r3, [sp, #4]
40009a8a:	f241 0330 	movw	r3, #4144	; 0x1030
40009a8e:	f7fa ff19 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009a92:	6028      	str	r0, [r5, #0]
40009a94:	b120      	cbz	r0, 40009aa0 <ddr3TipDynamicWriteLeveling+0x484>
40009a96:	f002 fa19 	bl	4000becc <gtBreakOnFail>
40009a9a:	f8da 0000 	ldr.w	r0, [sl]
40009a9e:	e250      	b.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009aa0:	9a18      	ldr	r2, [sp, #96]	; 0x60
40009aa2:	b13a      	cbz	r2, 40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009aa4:	4b25      	ldr	r3, [pc, #148]	; (40009b3c <ddr3TipDynamicWriteLeveling+0x520>)
40009aa6:	781b      	ldrb	r3, [r3, #0]
40009aa8:	2b03      	cmp	r3, #3
40009aaa:	d803      	bhi.n	40009ab4 <ddr3TipDynamicWriteLeveling+0x498>
40009aac:	4825      	ldr	r0, [pc, #148]	; (40009b44 <ddr3TipDynamicWriteLeveling+0x528>)
40009aae:	4631      	mov	r1, r6
40009ab0:	f004 fd5c 	bl	4000e56c <mvPrintf>
40009ab4:	683b      	ldr	r3, [r7, #0]
40009ab6:	781b      	ldrb	r3, [r3, #0]
40009ab8:	07da      	lsls	r2, r3, #31
40009aba:	f140 809f 	bpl.w	40009bfc <ddr3TipDynamicWriteLeveling+0x5e0>
40009abe:	4a1e      	ldr	r2, [pc, #120]	; (40009b38 <ddr3TipDynamicWriteLeveling+0x51c>)
40009ac0:	2100      	movs	r1, #0
40009ac2:	4e21      	ldr	r6, [pc, #132]	; (40009b48 <ddr3TipDynamicWriteLeveling+0x52c>)
40009ac4:	2302      	movs	r3, #2
40009ac6:	4620      	mov	r0, r4
40009ac8:	9202      	str	r2, [sp, #8]
40009aca:	460a      	mov	r2, r1
40009acc:	e88d 0048 	stmia.w	sp, {r3, r6}
40009ad0:	f7fa ffae 	bl	40004a30 <ddr3TipIfPolling>
40009ad4:	1e01      	subs	r1, r0, #0
40009ad6:	d009      	beq.n	40009aec <ddr3TipDynamicWriteLeveling+0x4d0>
40009ad8:	4b18      	ldr	r3, [pc, #96]	; (40009b3c <ddr3TipDynamicWriteLeveling+0x520>)
40009ada:	781b      	ldrb	r3, [r3, #0]
40009adc:	2b03      	cmp	r3, #3
40009ade:	f200 808d 	bhi.w	40009bfc <ddr3TipDynamicWriteLeveling+0x5e0>
40009ae2:	4817      	ldr	r0, [pc, #92]	; (40009b40 <ddr3TipDynamicWriteLeveling+0x524>)
40009ae4:	4649      	mov	r1, r9
40009ae6:	f004 fd41 	bl	4000e56c <mvPrintf>
40009aea:	e087      	b.n	40009bfc <ddr3TipDynamicWriteLeveling+0x5e0>
40009aec:	ab18      	add	r3, sp, #96	; 0x60
40009aee:	460a      	mov	r2, r1
40009af0:	9300      	str	r3, [sp, #0]
40009af2:	4620      	mov	r0, r4
40009af4:	2304      	movs	r3, #4
40009af6:	9301      	str	r3, [sp, #4]
40009af8:	4633      	mov	r3, r6
40009afa:	f7fa fee3 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009afe:	4601      	mov	r1, r0
40009b00:	6028      	str	r0, [r5, #0]
40009b02:	2800      	cmp	r0, #0
40009b04:	f040 8195 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009b08:	683b      	ldr	r3, [r7, #0]
40009b0a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
40009b0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009b12:	2b0b      	cmp	r3, #11
40009b14:	d020      	beq.n	40009b58 <ddr3TipDynamicWriteLeveling+0x53c>
40009b16:	f1b9 0f00 	cmp.w	r9, #0
40009b1a:	d01e      	beq.n	40009b5a <ddr3TipDynamicWriteLeveling+0x53e>
40009b1c:	4b07      	ldr	r3, [pc, #28]	; (40009b3c <ddr3TipDynamicWriteLeveling+0x520>)
40009b1e:	781b      	ldrb	r3, [r3, #0]
40009b20:	2b03      	cmp	r3, #3
40009b22:	d81a      	bhi.n	40009b5a <ddr3TipDynamicWriteLeveling+0x53e>
40009b24:	4809      	ldr	r0, [pc, #36]	; (40009b4c <ddr3TipDynamicWriteLeveling+0x530>)
40009b26:	464a      	mov	r2, r9
40009b28:	f004 fd20 	bl	4000e56c <mvPrintf>
40009b2c:	e015      	b.n	40009b5a <ddr3TipDynamicWriteLeveling+0x53e>
40009b2e:	bf00      	nop
40009b30:	00381b82 	eorseq	r1, r8, r2, lsl #23
40009b34:	40020868 	andmi	r0, r2, r8, ror #16
40009b38:	000f4240 	andeq	r4, pc, r0, asr #4
40009b3c:	4001457f 	andmi	r4, r1, pc, ror r5
40009b40:	40010a88 	andmi	r0, r1, r8, lsl #21
40009b44:	40010aaf 	andmi	r0, r1, pc, lsr #21
40009b48:	00018488 	andeq	r8, r1, r8, lsl #9
40009b4c:	40010ad3 	ldrdmi	r0, [r1], -r3
40009b50:	003c3faf 	eorseq	r3, ip, pc, lsr #31
40009b54:	07fffe00 	ldrbeq	pc, [pc, r0, lsl #28]!	; <UNPREDICTABLE>
40009b58:	4681      	mov	r9, r0
40009b5a:	f04f 0a00 	mov.w	sl, #0
40009b5e:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
40009b62:	4656      	mov	r6, sl
40009b64:	e047      	b.n	40009bf6 <ddr3TipDynamicWriteLeveling+0x5da>
40009b66:	683b      	ldr	r3, [r7, #0]
40009b68:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009b6c:	fa43 f306 	asr.w	r3, r3, r6
40009b70:	07db      	lsls	r3, r3, #31
40009b72:	d53d      	bpl.n	40009bf0 <ddr3TipDynamicWriteLeveling+0x5d4>
40009b74:	9804      	ldr	r0, [sp, #16]
40009b76:	f04f 31ff 	mov.w	r1, #4294967295
40009b7a:	f830 300a 	ldrh.w	r3, [r0, sl]
40009b7e:	4620      	mov	r0, r4
40009b80:	9101      	str	r1, [sp, #4]
40009b82:	2100      	movs	r1, #0
40009b84:	f8cd b000 	str.w	fp, [sp]
40009b88:	460a      	mov	r2, r1
40009b8a:	f7fa fe9b 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009b8e:	4601      	mov	r1, r0
40009b90:	6028      	str	r0, [r5, #0]
40009b92:	2800      	cmp	r0, #0
40009b94:	f040 814d 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009b98:	4aa8      	ldr	r2, [pc, #672]	; (40009e3c <ddr3TipDynamicWriteLeveling+0x820>)
40009b9a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
40009b9e:	7813      	ldrb	r3, [r2, #0]
40009ba0:	2b01      	cmp	r3, #1
40009ba2:	d804      	bhi.n	40009bae <ddr3TipDynamicWriteLeveling+0x592>
40009ba4:	48a6      	ldr	r0, [pc, #664]	; (40009e40 <ddr3TipDynamicWriteLeveling+0x824>)
40009ba6:	4632      	mov	r2, r6
40009ba8:	464b      	mov	r3, r9
40009baa:	f004 fcdf 	bl	4000e56c <mvPrintf>
40009bae:	f019 7f00 	tst.w	r9, #33554432	; 0x2000000
40009bb2:	d103      	bne.n	40009bbc <ddr3TipDynamicWriteLeveling+0x5a0>
40009bb4:	ab0a      	add	r3, sp, #40	; 0x28
40009bb6:	2201      	movs	r2, #1
40009bb8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
40009bbc:	9804      	ldr	r0, [sp, #16]
40009bbe:	2100      	movs	r1, #0
40009bc0:	22ff      	movs	r2, #255	; 0xff
40009bc2:	f830 300a 	ldrh.w	r3, [r0, sl]
40009bc6:	4620      	mov	r0, r4
40009bc8:	9201      	str	r2, [sp, #4]
40009bca:	460a      	mov	r2, r1
40009bcc:	f8cd b000 	str.w	fp, [sp]
40009bd0:	f7fa fe78 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009bd4:	6028      	str	r0, [r5, #0]
40009bd6:	2800      	cmp	r0, #0
40009bd8:	f040 812b 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009bdc:	f8d8 3000 	ldr.w	r3, [r8]
40009be0:	2205      	movs	r2, #5
40009be2:	a91a      	add	r1, sp, #104	; 0x68
40009be4:	fb02 1303 	mla	r3, r2, r3, r1
40009be8:	9a18      	ldr	r2, [sp, #96]	; 0x60
40009bea:	199b      	adds	r3, r3, r6
40009bec:	f803 2c2c 	strb.w	r2, [r3, #-44]
40009bf0:	3601      	adds	r6, #1
40009bf2:	f10a 0a02 	add.w	sl, sl, #2
40009bf6:	9a05      	ldr	r2, [sp, #20]
40009bf8:	4296      	cmp	r6, r2
40009bfa:	d3b4      	bcc.n	40009b66 <ddr3TipDynamicWriteLeveling+0x54a>
40009bfc:	683b      	ldr	r3, [r7, #0]
40009bfe:	781b      	ldrb	r3, [r3, #0]
40009c00:	07de      	lsls	r6, r3, #31
40009c02:	d571      	bpl.n	40009ce8 <ddr3TipDynamicWriteLeveling+0x6cc>
40009c04:	46ca      	mov	sl, r9
40009c06:	2600      	movs	r6, #0
40009c08:	46a1      	mov	r9, r4
40009c0a:	e068      	b.n	40009cde <ddr3TipDynamicWriteLeveling+0x6c2>
40009c0c:	683b      	ldr	r3, [r7, #0]
40009c0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009c12:	fa43 f306 	asr.w	r3, r3, r6
40009c16:	07d8      	lsls	r0, r3, #31
40009c18:	d560      	bpl.n	40009cdc <ddr3TipDynamicWriteLeveling+0x6c0>
40009c1a:	f8d8 3000 	ldr.w	r3, [r8]
40009c1e:	a81a      	add	r0, sp, #104	; 0x68
40009c20:	f04f 0b05 	mov.w	fp, #5
40009c24:	4987      	ldr	r1, [pc, #540]	; (40009e44 <ddr3TipDynamicWriteLeveling+0x828>)
40009c26:	2400      	movs	r4, #0
40009c28:	fb0b 0303 	mla	r3, fp, r3, r0
40009c2c:	680a      	ldr	r2, [r1, #0]
40009c2e:	4648      	mov	r0, r9
40009c30:	4621      	mov	r1, r4
40009c32:	199b      	adds	r3, r3, r6
40009c34:	f813 ac2c 	ldrb.w	sl, [r3, #-44]
40009c38:	9600      	str	r6, [sp, #0]
40009c3a:	f10a 0a10 	add.w	sl, sl, #16
40009c3e:	9401      	str	r4, [sp, #4]
40009c40:	f00a 031f 	and.w	r3, sl, #31
40009c44:	f3ca 1a42 	ubfx	sl, sl, #5, #3
40009c48:	189a      	adds	r2, r3, r2
40009c4a:	9402      	str	r4, [sp, #8]
40009c4c:	0292      	lsls	r2, r2, #10
40009c4e:	ea42 1a8a 	orr.w	sl, r2, sl, lsl #6
40009c52:	4622      	mov	r2, r4
40009c54:	ea4a 0a03 	orr.w	sl, sl, r3
40009c58:	4623      	mov	r3, r4
40009c5a:	f8cd a00c 	str.w	sl, [sp, #12]
40009c5e:	f7fa ffc3 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40009c62:	aa18      	add	r2, sp, #96	; 0x60
40009c64:	f04f 33ff 	mov.w	r3, #4294967295
40009c68:	9200      	str	r2, [sp, #0]
40009c6a:	4648      	mov	r0, r9
40009c6c:	9301      	str	r3, [sp, #4]
40009c6e:	4621      	mov	r1, r4
40009c70:	4622      	mov	r2, r4
40009c72:	f241 63ac 	movw	r3, #5804	; 0x16ac
40009c76:	f7fa fe25 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009c7a:	6028      	str	r0, [r5, #0]
40009c7c:	2800      	cmp	r0, #0
40009c7e:	f040 80d8 	bne.w	40009e32 <ddr3TipDynamicWriteLeveling+0x816>
40009c82:	2201      	movs	r2, #1
40009c84:	f106 0314 	add.w	r3, r6, #20
40009c88:	9918      	ldr	r1, [sp, #96]	; 0x60
40009c8a:	fa02 f203 	lsl.w	r2, r2, r3
40009c8e:	400a      	ands	r2, r1
40009c90:	40da      	lsrs	r2, r3
40009c92:	d123      	bne.n	40009cdc <ddr3TipDynamicWriteLeveling+0x6c0>
40009c94:	4869      	ldr	r0, [pc, #420]	; (40009e3c <ddr3TipDynamicWriteLeveling+0x820>)
40009c96:	7803      	ldrb	r3, [r0, #0]
40009c98:	2b03      	cmp	r3, #3
40009c9a:	d80b      	bhi.n	40009cb4 <ddr3TipDynamicWriteLeveling+0x698>
40009c9c:	f8d8 3000 	ldr.w	r3, [r8]
40009ca0:	a91a      	add	r1, sp, #104	; 0x68
40009ca2:	4869      	ldr	r0, [pc, #420]	; (40009e48 <ddr3TipDynamicWriteLeveling+0x82c>)
40009ca4:	fb0b 1b03 	mla	fp, fp, r3, r1
40009ca8:	eb0b 0306 	add.w	r3, fp, r6
40009cac:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
40009cb0:	f004 fc5c 	bl	4000e56c <mvPrintf>
40009cb4:	f8d8 3000 	ldr.w	r3, [r8]
40009cb8:	2205      	movs	r2, #5
40009cba:	a81a      	add	r0, sp, #104	; 0x68
40009cbc:	fb02 0303 	mla	r3, r2, r3, r0
40009cc0:	4a5e      	ldr	r2, [pc, #376]	; (40009e3c <ddr3TipDynamicWriteLeveling+0x820>)
40009cc2:	199b      	adds	r3, r3, r6
40009cc4:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
40009cc8:	3120      	adds	r1, #32
40009cca:	b2c9      	uxtb	r1, r1
40009ccc:	f803 1c2c 	strb.w	r1, [r3, #-44]
40009cd0:	7813      	ldrb	r3, [r2, #0]
40009cd2:	2b03      	cmp	r3, #3
40009cd4:	d802      	bhi.n	40009cdc <ddr3TipDynamicWriteLeveling+0x6c0>
40009cd6:	485d      	ldr	r0, [pc, #372]	; (40009e4c <ddr3TipDynamicWriteLeveling+0x830>)
40009cd8:	f004 fc48 	bl	4000e56c <mvPrintf>
40009cdc:	3601      	adds	r6, #1
40009cde:	9b05      	ldr	r3, [sp, #20]
40009ce0:	429e      	cmp	r6, r3
40009ce2:	d393      	bcc.n	40009c0c <ddr3TipDynamicWriteLeveling+0x5f0>
40009ce4:	464c      	mov	r4, r9
40009ce6:	46d1      	mov	r9, sl
40009ce8:	2101      	movs	r1, #1
40009cea:	2200      	movs	r2, #0
40009cec:	4620      	mov	r0, r4
40009cee:	f241 63dc 	movw	r3, #5852	; 0x16dc
40009cf2:	9101      	str	r1, [sp, #4]
40009cf4:	9200      	str	r2, [sp, #0]
40009cf6:	f7fa fb3b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009cfa:	4e55      	ldr	r6, [pc, #340]	; (40009e50 <ddr3TipDynamicWriteLeveling+0x834>)
40009cfc:	4601      	mov	r1, r0
40009cfe:	6028      	str	r0, [r5, #0]
40009d00:	2800      	cmp	r0, #0
40009d02:	d138      	bne.n	40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
40009d04:	4620      	mov	r0, r4
40009d06:	f001 fa49 	bl	4000b19c <ddr3TipDevAttrGet>
40009d0a:	a919      	add	r1, sp, #100	; 0x64
40009d0c:	2802      	cmp	r0, #2
40009d0e:	4620      	mov	r0, r4
40009d10:	bf8c      	ite	hi
40009d12:	f44f 5384 	movhi.w	r3, #4224	; 0x1080
40009d16:	f241 23c4 	movwls	r3, #4804	; 0x12c4
40009d1a:	2204      	movs	r2, #4
40009d1c:	9300      	str	r3, [sp, #0]
40009d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
40009d22:	f7fb fa93 	bl	4000524c <ddr3TipWriteMRSCmd>
40009d26:	6028      	str	r0, [r5, #0]
40009d28:	bb28      	cbnz	r0, 40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
40009d2a:	f44f 5384 	mov.w	r3, #4224	; 0x1080
40009d2e:	2204      	movs	r2, #4
40009d30:	9300      	str	r3, [sp, #0]
40009d32:	4620      	mov	r0, r4
40009d34:	a919      	add	r1, sp, #100	; 0x64
40009d36:	2300      	movs	r3, #0
40009d38:	f7fb fa88 	bl	4000524c <ddr3TipWriteMRSCmd>
40009d3c:	4e44      	ldr	r6, [pc, #272]	; (40009e50 <ddr3TipDynamicWriteLeveling+0x834>)
40009d3e:	4602      	mov	r2, r0
40009d40:	6028      	str	r0, [r5, #0]
40009d42:	b9c0      	cbnz	r0, 40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
40009d44:	2305      	movs	r3, #5
40009d46:	f04f 0a07 	mov.w	sl, #7
40009d4a:	4620      	mov	r0, r4
40009d4c:	e88d 0408 	stmia.w	sp, {r3, sl}
40009d50:	2101      	movs	r1, #1
40009d52:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009d56:	f7fa fb0b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009d5a:	4602      	mov	r2, r0
40009d5c:	6028      	str	r0, [r5, #0]
40009d5e:	b950      	cbnz	r0, 40009d76 <ddr3TipDynamicWriteLeveling+0x75a>
40009d60:	2304      	movs	r3, #4
40009d62:	4620      	mov	r0, r4
40009d64:	e88d 0408 	stmia.w	sp, {r3, sl}
40009d68:	2101      	movs	r1, #1
40009d6a:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009d6e:	f7fa faff 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009d72:	6028      	str	r0, [r5, #0]
40009d74:	b118      	cbz	r0, 40009d7e <ddr3TipDynamicWriteLeveling+0x762>
40009d76:	f002 f8a9 	bl	4000becc <gtBreakOnFail>
40009d7a:	6830      	ldr	r0, [r6, #0]
40009d7c:	e0e1      	b.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009d7e:	f8d8 3000 	ldr.w	r3, [r8]
40009d82:	3301      	adds	r3, #1
40009d84:	f8c8 3000 	str.w	r3, [r8]
40009d88:	f8d8 3000 	ldr.w	r3, [r8]
40009d8c:	9806      	ldr	r0, [sp, #24]
40009d8e:	4e31      	ldr	r6, [pc, #196]	; (40009e54 <ddr3TipDynamicWriteLeveling+0x838>)
40009d90:	4283      	cmp	r3, r0
40009d92:	f4ff ace8 	bcc.w	40009766 <ddr3TipDynamicWriteLeveling+0x14a>
40009d96:	2300      	movs	r3, #0
40009d98:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 40009e58 <ddr3TipDynamicWriteLeveling+0x83c>
40009d9c:	6033      	str	r3, [r6, #0]
40009d9e:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
40009da2:	4625      	mov	r5, r4
40009da4:	e071      	b.n	40009e8a <ddr3TipDynamicWriteLeveling+0x86e>
40009da6:	f8d8 3000 	ldr.w	r3, [r8]
40009daa:	781b      	ldrb	r3, [r3, #0]
40009dac:	07d9      	lsls	r1, r3, #31
40009dae:	d569      	bpl.n	40009e84 <ddr3TipDynamicWriteLeveling+0x868>
40009db0:	2700      	movs	r7, #0
40009db2:	f8df a088 	ldr.w	sl, [pc, #136]	; 40009e3c <ddr3TipDynamicWriteLeveling+0x820>
40009db6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40009e44 <ddr3TipDynamicWriteLeveling+0x828>
40009dba:	463c      	mov	r4, r7
40009dbc:	e059      	b.n	40009e72 <ddr3TipDynamicWriteLeveling+0x856>
40009dbe:	f8d8 3000 	ldr.w	r3, [r8]
40009dc2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009dc6:	fa43 f304 	asr.w	r3, r3, r4
40009dca:	07da      	lsls	r2, r3, #31
40009dcc:	d550      	bpl.n	40009e70 <ddr3TipDynamicWriteLeveling+0x854>
40009dce:	ab0a      	add	r3, sp, #40	; 0x28
40009dd0:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40009dd4:	b9e9      	cbnz	r1, 40009e12 <ddr3TipDynamicWriteLeveling+0x7f6>
40009dd6:	6832      	ldr	r2, [r6, #0]
40009dd8:	a81a      	add	r0, sp, #104	; 0x68
40009dda:	2305      	movs	r3, #5
40009ddc:	fb03 0302 	mla	r3, r3, r2, r0
40009de0:	f8d9 0000 	ldr.w	r0, [r9]
40009de4:	0092      	lsls	r2, r2, #2
40009de6:	191b      	adds	r3, r3, r4
40009de8:	f813 ec2c 	ldrb.w	lr, [r3, #-44]
40009dec:	9202      	str	r2, [sp, #8]
40009dee:	460a      	mov	r2, r1
40009df0:	f00e 031f 	and.w	r3, lr, #31
40009df4:	9400      	str	r4, [sp, #0]
40009df6:	1818      	adds	r0, r3, r0
40009df8:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
40009dfc:	9101      	str	r1, [sp, #4]
40009dfe:	0280      	lsls	r0, r0, #10
40009e00:	ea40 108e 	orr.w	r0, r0, lr, lsl #6
40009e04:	4318      	orrs	r0, r3
40009e06:	460b      	mov	r3, r1
40009e08:	9003      	str	r0, [sp, #12]
40009e0a:	4628      	mov	r0, r5
40009e0c:	f7fa feec 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
40009e10:	e02e      	b.n	40009e70 <ddr3TipDynamicWriteLeveling+0x854>
40009e12:	9904      	ldr	r1, [sp, #16]
40009e14:	22ff      	movs	r2, #255	; 0xff
40009e16:	4628      	mov	r0, r5
40009e18:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
40009e1c:	2100      	movs	r1, #0
40009e1e:	9201      	str	r2, [sp, #4]
40009e20:	460a      	mov	r2, r1
40009e22:	f8cd b000 	str.w	fp, [sp]
40009e26:	f7fa fd4d 	bl	400048c4 <mvHwsDdr3TipIFRead>
40009e2a:	4a09      	ldr	r2, [pc, #36]	; (40009e50 <ddr3TipDynamicWriteLeveling+0x834>)
40009e2c:	4601      	mov	r1, r0
40009e2e:	6010      	str	r0, [r2, #0]
40009e30:	b1a0      	cbz	r0, 40009e5c <ddr3TipDynamicWriteLeveling+0x840>
40009e32:	f002 f84b 	bl	4000becc <gtBreakOnFail>
40009e36:	4b06      	ldr	r3, [pc, #24]	; (40009e50 <ddr3TipDynamicWriteLeveling+0x834>)
40009e38:	6818      	ldr	r0, [r3, #0]
40009e3a:	e082      	b.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009e3c:	4001457f 	andmi	r4, r1, pc, ror r5
40009e40:	40010af8 	strdmi	r0, [r1], -r8
40009e44:	400145ac 	andmi	r4, r1, ip, lsr #11
40009e48:	40010b13 	andmi	r0, r1, r3, lsl fp
40009e4c:	40010b32 	andmi	r0, r1, r2, lsr fp
40009e50:	40020868 	andmi	r0, r2, r8, ror #16
40009e54:	40020968 	andmi	r0, r2, r8, ror #18
40009e58:	400205d8 	ldrdmi	r0, [r2], -r8
40009e5c:	f89a 2000 	ldrb.w	r2, [sl]
40009e60:	9b18      	ldr	r3, [sp, #96]	; 0x60
40009e62:	2a03      	cmp	r2, #3
40009e64:	d803      	bhi.n	40009e6e <ddr3TipDynamicWriteLeveling+0x852>
40009e66:	4838      	ldr	r0, [pc, #224]	; (40009f48 <ddr3TipDynamicWriteLeveling+0x92c>)
40009e68:	4622      	mov	r2, r4
40009e6a:	f004 fb7f 	bl	4000e56c <mvPrintf>
40009e6e:	2701      	movs	r7, #1
40009e70:	3401      	adds	r4, #1
40009e72:	9b05      	ldr	r3, [sp, #20]
40009e74:	429c      	cmp	r4, r3
40009e76:	d3a2      	bcc.n	40009dbe <ddr3TipDynamicWriteLeveling+0x7a2>
40009e78:	b127      	cbz	r7, 40009e84 <ddr3TipDynamicWriteLeveling+0x868>
40009e7a:	4b34      	ldr	r3, [pc, #208]	; (40009f4c <ddr3TipDynamicWriteLeveling+0x930>)
40009e7c:	2100      	movs	r1, #0
40009e7e:	4a34      	ldr	r2, [pc, #208]	; (40009f50 <ddr3TipDynamicWriteLeveling+0x934>)
40009e80:	781b      	ldrb	r3, [r3, #0]
40009e82:	54d1      	strb	r1, [r2, r3]
40009e84:	6833      	ldr	r3, [r6, #0]
40009e86:	3301      	adds	r3, #1
40009e88:	6033      	str	r3, [r6, #0]
40009e8a:	6833      	ldr	r3, [r6, #0]
40009e8c:	9806      	ldr	r0, [sp, #24]
40009e8e:	4283      	cmp	r3, r0
40009e90:	d389      	bcc.n	40009da6 <ddr3TipDynamicWriteLeveling+0x78a>
40009e92:	4b30      	ldr	r3, [pc, #192]	; (40009f54 <ddr3TipDynamicWriteLeveling+0x938>)
40009e94:	2100      	movs	r1, #0
40009e96:	462c      	mov	r4, r5
40009e98:	6019      	str	r1, [r3, #0]
40009e9a:	4b2f      	ldr	r3, [pc, #188]	; (40009f58 <ddr3TipDynamicWriteLeveling+0x93c>)
40009e9c:	681b      	ldr	r3, [r3, #0]
40009e9e:	781b      	ldrb	r3, [r3, #0]
40009ea0:	07db      	lsls	r3, r3, #31
40009ea2:	d529      	bpl.n	40009ef8 <ddr3TipDynamicWriteLeveling+0x8dc>
40009ea4:	9b16      	ldr	r3, [sp, #88]	; 0x58
40009ea6:	4628      	mov	r0, r5
40009ea8:	460a      	mov	r2, r1
40009eaa:	f04f 36ff 	mov.w	r6, #4294967295
40009eae:	9601      	str	r6, [sp, #4]
40009eb0:	9300      	str	r3, [sp, #0]
40009eb2:	f241 5338 	movw	r3, #5432	; 0x1538
40009eb6:	f7fa fa5b 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009eba:	4d28      	ldr	r5, [pc, #160]	; (40009f5c <ddr3TipDynamicWriteLeveling+0x940>)
40009ebc:	4601      	mov	r1, r0
40009ebe:	6028      	str	r0, [r5, #0]
40009ec0:	b9b0      	cbnz	r0, 40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
40009ec2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
40009ec4:	460a      	mov	r2, r1
40009ec6:	4620      	mov	r0, r4
40009ec8:	e88d 0048 	stmia.w	sp, {r3, r6}
40009ecc:	f241 533c 	movw	r3, #5436	; 0x153c
40009ed0:	f7fa fa4e 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009ed4:	4601      	mov	r1, r0
40009ed6:	6028      	str	r0, [r5, #0]
40009ed8:	b950      	cbnz	r0, 40009ef0 <ddr3TipDynamicWriteLeveling+0x8d4>
40009eda:	9b14      	ldr	r3, [sp, #80]	; 0x50
40009edc:	4620      	mov	r0, r4
40009ede:	460a      	mov	r2, r1
40009ee0:	e88d 0048 	stmia.w	sp, {r3, r6}
40009ee4:	f241 63d8 	movw	r3, #5848	; 0x16d8
40009ee8:	f7fa fa42 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009eec:	6028      	str	r0, [r5, #0]
40009eee:	b118      	cbz	r0, 40009ef8 <ddr3TipDynamicWriteLeveling+0x8dc>
40009ef0:	f001 ffec 	bl	4000becc <gtBreakOnFail>
40009ef4:	6828      	ldr	r0, [r5, #0]
40009ef6:	e024      	b.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009ef8:	2100      	movs	r1, #0
40009efa:	4620      	mov	r0, r4
40009efc:	f001 f94e 	bl	4000b19c <ddr3TipDevAttrGet>
40009f00:	2802      	cmp	r0, #2
40009f02:	d910      	bls.n	40009f26 <ddr3TipDynamicWriteLeveling+0x90a>
40009f04:	2200      	movs	r2, #0
40009f06:	230f      	movs	r3, #15
40009f08:	4620      	mov	r0, r4
40009f0a:	e88d 000c 	stmia.w	sp, {r2, r3}
40009f0e:	2101      	movs	r1, #1
40009f10:	f241 4398 	movw	r3, #5272	; 0x1498
40009f14:	f7fa fa2c 	bl	40004370 <mvHwsDdr3TipIFWrite>
40009f18:	4c10      	ldr	r4, [pc, #64]	; (40009f5c <ddr3TipDynamicWriteLeveling+0x940>)
40009f1a:	6020      	str	r0, [r4, #0]
40009f1c:	b118      	cbz	r0, 40009f26 <ddr3TipDynamicWriteLeveling+0x90a>
40009f1e:	f001 ffd5 	bl	4000becc <gtBreakOnFail>
40009f22:	6820      	ldr	r0, [r4, #0]
40009f24:	e00d      	b.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009f26:	4b0c      	ldr	r3, [pc, #48]	; (40009f58 <ddr3TipDynamicWriteLeveling+0x93c>)
40009f28:	681b      	ldr	r3, [r3, #0]
40009f2a:	7818      	ldrb	r0, [r3, #0]
40009f2c:	f010 0001 	ands.w	r0, r0, #1
40009f30:	d007      	beq.n	40009f42 <ddr3TipDynamicWriteLeveling+0x926>
40009f32:	4b06      	ldr	r3, [pc, #24]	; (40009f4c <ddr3TipDynamicWriteLeveling+0x930>)
40009f34:	4a06      	ldr	r2, [pc, #24]	; (40009f50 <ddr3TipDynamicWriteLeveling+0x934>)
40009f36:	781b      	ldrb	r3, [r3, #0]
40009f38:	5cd0      	ldrb	r0, [r2, r3]
40009f3a:	f1d0 0001 	rsbs	r0, r0, #1
40009f3e:	bf38      	it	cc
40009f40:	2000      	movcc	r0, #0
40009f42:	b01b      	add	sp, #108	; 0x6c
40009f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009f48:	40010b3b 	andmi	r0, r1, fp, lsr fp
40009f4c:	4002096d 	andmi	r0, r2, sp, ror #18
40009f50:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40009f54:	40020968 	andmi	r0, r2, r8, ror #18
40009f58:	400205d8 	ldrdmi	r0, [r2], -r8
40009f5c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicWriteLevelingSupp:

40009f60 <ddr3TipDynamicWriteLevelingSupp>:
ddr3TipDynamicWriteLevelingSupp():
40009f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f64:	2102      	movs	r1, #2
40009f66:	b089      	sub	sp, #36	; 0x24
40009f68:	4605      	mov	r5, r0
40009f6a:	f001 f917 	bl	4000b19c <ddr3TipDevAttrGet>
40009f6e:	4b7f      	ldr	r3, [pc, #508]	; (4000a16c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
40009f70:	681a      	ldr	r2, [r3, #0]
40009f72:	7812      	ldrb	r2, [r2, #0]
40009f74:	b2c0      	uxtb	r0, r0
40009f76:	9005      	str	r0, [sp, #20]
40009f78:	07d0      	lsls	r0, r2, #31
40009f7a:	f140 80e5 	bpl.w	4000a148 <ddr3TipDynamicWriteLevelingSupp+0x1e8>
40009f7e:	f04f 0900 	mov.w	r9, #0
40009f82:	469b      	mov	fp, r3
40009f84:	464c      	mov	r4, r9
40009f86:	4f7a      	ldr	r7, [pc, #488]	; (4000a170 <ddr3TipDynamicWriteLevelingSupp+0x210>)
40009f88:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 4000a17c <ddr3TipDynamicWriteLevelingSupp+0x21c>
40009f8c:	4e79      	ldr	r6, [pc, #484]	; (4000a174 <ddr3TipDynamicWriteLevelingSupp+0x214>)
40009f8e:	e0c2      	b.n	4000a116 <ddr3TipDynamicWriteLevelingSupp+0x1b6>
40009f90:	f8db 3000 	ldr.w	r3, [fp]
40009f94:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009f98:	fa43 f304 	asr.w	r3, r3, r4
40009f9c:	07d9      	lsls	r1, r3, #31
40009f9e:	f140 80b9 	bpl.w	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009fa2:	4a75      	ldr	r2, [pc, #468]	; (4000a178 <ddr3TipDynamicWriteLevelingSupp+0x218>)
40009fa4:	2100      	movs	r1, #0
40009fa6:	4628      	mov	r0, r5
40009fa8:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
40009fac:	2201      	movs	r2, #1
40009fae:	605a      	str	r2, [r3, #4]
40009fb0:	9100      	str	r1, [sp, #0]
40009fb2:	683b      	ldr	r3, [r7, #0]
40009fb4:	009b      	lsls	r3, r3, #2
40009fb6:	189b      	adds	r3, r3, r2
40009fb8:	460a      	mov	r2, r1
40009fba:	9301      	str	r3, [sp, #4]
40009fbc:	ab06      	add	r3, sp, #24
40009fbe:	9302      	str	r3, [sp, #8]
40009fc0:	4623      	mov	r3, r4
40009fc2:	f7fa fd8b 	bl	40004adc <mvHwsDdr3TipBUSRead>
40009fc6:	f8c8 0000 	str.w	r0, [r8]
40009fca:	b120      	cbz	r0, 40009fd6 <ddr3TipDynamicWriteLevelingSupp+0x76>
40009fcc:	f001 ff7e 	bl	4000becc <gtBreakOnFail>
40009fd0:	4b6a      	ldr	r3, [pc, #424]	; (4000a17c <ddr3TipDynamicWriteLevelingSupp+0x21c>)
40009fd2:	6818      	ldr	r0, [r3, #0]
40009fd4:	e0c6      	b.n	4000a164 <ddr3TipDynamicWriteLevelingSupp+0x204>
40009fd6:	7833      	ldrb	r3, [r6, #0]
40009fd8:	2b01      	cmp	r3, #1
40009fda:	d803      	bhi.n	40009fe4 <ddr3TipDynamicWriteLevelingSupp+0x84>
40009fdc:	4868      	ldr	r0, [pc, #416]	; (4000a180 <ddr3TipDynamicWriteLevelingSupp+0x220>)
40009fde:	9906      	ldr	r1, [sp, #24]
40009fe0:	f004 fac4 	bl	4000e56c <mvPrintf>
40009fe4:	2100      	movs	r1, #0
40009fe6:	4628      	mov	r0, r5
40009fe8:	4622      	mov	r2, r4
40009fea:	f7fe fd51 	bl	40008a90 <ddr3TipWlSuppAlignPhaseShift>
40009fee:	1e01      	subs	r1, r0, #0
40009ff0:	d108      	bne.n	4000a004 <ddr3TipDynamicWriteLevelingSupp+0xa4>
40009ff2:	7833      	ldrb	r3, [r6, #0]
40009ff4:	2b01      	cmp	r3, #1
40009ff6:	f200 808d 	bhi.w	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009ffa:	4862      	ldr	r0, [pc, #392]	; (4000a184 <ddr3TipDynamicWriteLevelingSupp+0x224>)
40009ffc:	4622      	mov	r2, r4
40009ffe:	f004 fab5 	bl	4000e56c <mvPrintf>
4000a002:	e087      	b.n	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000a004:	2100      	movs	r1, #0
4000a006:	9400      	str	r4, [sp, #0]
4000a008:	9101      	str	r1, [sp, #4]
4000a00a:	4628      	mov	r0, r5
4000a00c:	683b      	ldr	r3, [r7, #0]
4000a00e:	460a      	mov	r2, r1
4000a010:	f8df a168 	ldr.w	sl, [pc, #360]	; 4000a17c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000a014:	009b      	lsls	r3, r3, #2
4000a016:	3301      	adds	r3, #1
4000a018:	9302      	str	r3, [sp, #8]
4000a01a:	9b06      	ldr	r3, [sp, #24]
4000a01c:	3305      	adds	r3, #5
4000a01e:	9303      	str	r3, [sp, #12]
4000a020:	460b      	mov	r3, r1
4000a022:	f7fa fde1 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000a026:	4601      	mov	r1, r0
4000a028:	f8c8 0000 	str.w	r0, [r8]
4000a02c:	2800      	cmp	r0, #0
4000a02e:	d149      	bne.n	4000a0c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000a030:	9000      	str	r0, [sp, #0]
4000a032:	460a      	mov	r2, r1
4000a034:	683b      	ldr	r3, [r7, #0]
4000a036:	4628      	mov	r0, r5
4000a038:	009b      	lsls	r3, r3, #2
4000a03a:	3301      	adds	r3, #1
4000a03c:	9301      	str	r3, [sp, #4]
4000a03e:	ab07      	add	r3, sp, #28
4000a040:	9302      	str	r3, [sp, #8]
4000a042:	4623      	mov	r3, r4
4000a044:	f7fa fd4a 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a048:	f8c8 0000 	str.w	r0, [r8]
4000a04c:	2800      	cmp	r0, #0
4000a04e:	d139      	bne.n	4000a0c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000a050:	7833      	ldrb	r3, [r6, #0]
4000a052:	2b01      	cmp	r3, #1
4000a054:	d804      	bhi.n	4000a060 <ddr3TipDynamicWriteLevelingSupp+0x100>
4000a056:	484c      	ldr	r0, [pc, #304]	; (4000a188 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000a058:	2105      	movs	r1, #5
4000a05a:	9a07      	ldr	r2, [sp, #28]
4000a05c:	f004 fa86 	bl	4000e56c <mvPrintf>
4000a060:	2100      	movs	r1, #0
4000a062:	4628      	mov	r0, r5
4000a064:	4622      	mov	r2, r4
4000a066:	f7fe fd13 	bl	40008a90 <ddr3TipWlSuppAlignPhaseShift>
4000a06a:	1e01      	subs	r1, r0, #0
4000a06c:	d106      	bne.n	4000a07c <ddr3TipDynamicWriteLevelingSupp+0x11c>
4000a06e:	7833      	ldrb	r3, [r6, #0]
4000a070:	2b01      	cmp	r3, #1
4000a072:	d84f      	bhi.n	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000a074:	4845      	ldr	r0, [pc, #276]	; (4000a18c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000a076:	4622      	mov	r2, r4
4000a078:	2305      	movs	r3, #5
4000a07a:	e03f      	b.n	4000a0fc <ddr3TipDynamicWriteLevelingSupp+0x19c>
4000a07c:	2100      	movs	r1, #0
4000a07e:	9400      	str	r4, [sp, #0]
4000a080:	9101      	str	r1, [sp, #4]
4000a082:	4628      	mov	r0, r5
4000a084:	683b      	ldr	r3, [r7, #0]
4000a086:	460a      	mov	r2, r1
4000a088:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4000a17c <ddr3TipDynamicWriteLevelingSupp+0x21c>
4000a08c:	009b      	lsls	r3, r3, #2
4000a08e:	3301      	adds	r3, #1
4000a090:	9302      	str	r3, [sp, #8]
4000a092:	9b06      	ldr	r3, [sp, #24]
4000a094:	3b05      	subs	r3, #5
4000a096:	9303      	str	r3, [sp, #12]
4000a098:	460b      	mov	r3, r1
4000a09a:	f7fa fda5 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000a09e:	4601      	mov	r1, r0
4000a0a0:	f8c8 0000 	str.w	r0, [r8]
4000a0a4:	b970      	cbnz	r0, 4000a0c4 <ddr3TipDynamicWriteLevelingSupp+0x164>
4000a0a6:	9000      	str	r0, [sp, #0]
4000a0a8:	460a      	mov	r2, r1
4000a0aa:	683b      	ldr	r3, [r7, #0]
4000a0ac:	4628      	mov	r0, r5
4000a0ae:	009b      	lsls	r3, r3, #2
4000a0b0:	3301      	adds	r3, #1
4000a0b2:	9301      	str	r3, [sp, #4]
4000a0b4:	ab07      	add	r3, sp, #28
4000a0b6:	9302      	str	r3, [sp, #8]
4000a0b8:	4623      	mov	r3, r4
4000a0ba:	f7fa fd0f 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a0be:	f8c8 0000 	str.w	r0, [r8]
4000a0c2:	b120      	cbz	r0, 4000a0ce <ddr3TipDynamicWriteLevelingSupp+0x16e>
4000a0c4:	f001 ff02 	bl	4000becc <gtBreakOnFail>
4000a0c8:	f8da 0000 	ldr.w	r0, [sl]
4000a0cc:	e04a      	b.n	4000a164 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000a0ce:	7833      	ldrb	r3, [r6, #0]
4000a0d0:	2b01      	cmp	r3, #1
4000a0d2:	d805      	bhi.n	4000a0e0 <ddr3TipDynamicWriteLevelingSupp+0x180>
4000a0d4:	482c      	ldr	r0, [pc, #176]	; (4000a188 <ddr3TipDynamicWriteLevelingSupp+0x228>)
4000a0d6:	f06f 0104 	mvn.w	r1, #4
4000a0da:	9a07      	ldr	r2, [sp, #28]
4000a0dc:	f004 fa46 	bl	4000e56c <mvPrintf>
4000a0e0:	2100      	movs	r1, #0
4000a0e2:	4628      	mov	r0, r5
4000a0e4:	4622      	mov	r2, r4
4000a0e6:	f7fe fcd3 	bl	40008a90 <ddr3TipWlSuppAlignPhaseShift>
4000a0ea:	7833      	ldrb	r3, [r6, #0]
4000a0ec:	1e01      	subs	r1, r0, #0
4000a0ee:	d108      	bne.n	4000a102 <ddr3TipDynamicWriteLevelingSupp+0x1a2>
4000a0f0:	2b01      	cmp	r3, #1
4000a0f2:	d80f      	bhi.n	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000a0f4:	4825      	ldr	r0, [pc, #148]	; (4000a18c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
4000a0f6:	4622      	mov	r2, r4
4000a0f8:	f06f 0304 	mvn.w	r3, #4
4000a0fc:	f004 fa36 	bl	4000e56c <mvPrintf>
4000a100:	e008      	b.n	4000a114 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
4000a102:	2b03      	cmp	r3, #3
4000a104:	d804      	bhi.n	4000a110 <ddr3TipDynamicWriteLevelingSupp+0x1b0>
4000a106:	4822      	ldr	r0, [pc, #136]	; (4000a190 <ddr3TipDynamicWriteLevelingSupp+0x230>)
4000a108:	2100      	movs	r1, #0
4000a10a:	4622      	mov	r2, r4
4000a10c:	f004 fa2e 	bl	4000e56c <mvPrintf>
4000a110:	f04f 0901 	mov.w	r9, #1
4000a114:	3401      	adds	r4, #1
4000a116:	9a05      	ldr	r2, [sp, #20]
4000a118:	4294      	cmp	r4, r2
4000a11a:	f4ff af39 	bcc.w	40009f90 <ddr3TipDynamicWriteLevelingSupp+0x30>
4000a11e:	4c1d      	ldr	r4, [pc, #116]	; (4000a194 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000a120:	4d1d      	ldr	r5, [pc, #116]	; (4000a198 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000a122:	f1b9 0f00 	cmp.w	r9, #0
4000a126:	d00c      	beq.n	4000a142 <ddr3TipDynamicWriteLevelingSupp+0x1e2>
4000a128:	4b12      	ldr	r3, [pc, #72]	; (4000a174 <ddr3TipDynamicWriteLevelingSupp+0x214>)
4000a12a:	781b      	ldrb	r3, [r3, #0]
4000a12c:	2b03      	cmp	r3, #3
4000a12e:	d805      	bhi.n	4000a13c <ddr3TipDynamicWriteLevelingSupp+0x1dc>
4000a130:	4b0f      	ldr	r3, [pc, #60]	; (4000a170 <ddr3TipDynamicWriteLevelingSupp+0x210>)
4000a132:	2200      	movs	r2, #0
4000a134:	4819      	ldr	r0, [pc, #100]	; (4000a19c <ddr3TipDynamicWriteLevelingSupp+0x23c>)
4000a136:	6819      	ldr	r1, [r3, #0]
4000a138:	f004 fa18 	bl	4000e56c <mvPrintf>
4000a13c:	782b      	ldrb	r3, [r5, #0]
4000a13e:	2200      	movs	r2, #0
4000a140:	e001      	b.n	4000a146 <ddr3TipDynamicWriteLevelingSupp+0x1e6>
4000a142:	782b      	ldrb	r3, [r5, #0]
4000a144:	2201      	movs	r2, #1
4000a146:	54e2      	strb	r2, [r4, r3]
4000a148:	4b08      	ldr	r3, [pc, #32]	; (4000a16c <ddr3TipDynamicWriteLevelingSupp+0x20c>)
4000a14a:	681b      	ldr	r3, [r3, #0]
4000a14c:	7818      	ldrb	r0, [r3, #0]
4000a14e:	f010 0001 	ands.w	r0, r0, #1
4000a152:	d007      	beq.n	4000a164 <ddr3TipDynamicWriteLevelingSupp+0x204>
4000a154:	4b10      	ldr	r3, [pc, #64]	; (4000a198 <ddr3TipDynamicWriteLevelingSupp+0x238>)
4000a156:	4a0f      	ldr	r2, [pc, #60]	; (4000a194 <ddr3TipDynamicWriteLevelingSupp+0x234>)
4000a158:	781b      	ldrb	r3, [r3, #0]
4000a15a:	5cd0      	ldrb	r0, [r2, r3]
4000a15c:	f1d0 0001 	rsbs	r0, r0, #1
4000a160:	bf38      	it	cc
4000a162:	2000      	movcc	r0, #0
4000a164:	b009      	add	sp, #36	; 0x24
4000a166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a16a:	bf00      	nop
4000a16c:	400205d8 	ldrdmi	r0, [r2], -r8
4000a170:	40020968 	andmi	r0, r2, r8, ror #18
4000a174:	4001457f 	andmi	r4, r1, pc, ror r5
4000a178:	400207fc 	strdmi	r0, [r2], -ip
4000a17c:	40020868 	andmi	r0, r2, r8, ror #16
4000a180:	40010b5e 	andmi	r0, r1, lr, asr fp
4000a184:	40010b86 	andmi	r0, r1, r6, lsl #23
4000a188:	40010bb6 			; <UNDEFINED> instruction: 0x40010bb6
4000a18c:	40010be0 	andmi	r0, r1, r0, ror #23
4000a190:	40010c12 	andmi	r0, r1, r2, lsl ip
4000a194:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000a198:	4002096d 	andmi	r0, r2, sp, ror #18
4000a19c:	40010c34 	andmi	r0, r1, r4, lsr ip

Disassembly of section .text.ddr3TipPrintWLSuppResult:

4000a1a0 <ddr3TipPrintWLSuppResult>:
ddr3TipPrintWLSuppResult():
4000a1a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000a1a4:	2102      	movs	r1, #2
4000a1a6:	f000 fff9 	bl	4000b19c <ddr3TipDevAttrGet>
4000a1aa:	4b26      	ldr	r3, [pc, #152]	; (4000a244 <ddr3TipPrintWLSuppResult+0xa4>)
4000a1ac:	781b      	ldrb	r3, [r3, #0]
4000a1ae:	2b02      	cmp	r3, #2
4000a1b0:	b2c5      	uxtb	r5, r0
4000a1b2:	d802      	bhi.n	4000a1ba <ddr3TipPrintWLSuppResult+0x1a>
4000a1b4:	4824      	ldr	r0, [pc, #144]	; (4000a248 <ddr3TipPrintWLSuppResult+0xa8>)
4000a1b6:	f004 f9d9 	bl	4000e56c <mvPrintf>
4000a1ba:	4b24      	ldr	r3, [pc, #144]	; (4000a24c <ddr3TipPrintWLSuppResult+0xac>)
4000a1bc:	681a      	ldr	r2, [r3, #0]
4000a1be:	7812      	ldrb	r2, [r2, #0]
4000a1c0:	07d0      	lsls	r0, r2, #31
4000a1c2:	d518      	bpl.n	4000a1f6 <ddr3TipPrintWLSuppResult+0x56>
4000a1c4:	2400      	movs	r4, #0
4000a1c6:	4698      	mov	r8, r3
4000a1c8:	4f1e      	ldr	r7, [pc, #120]	; (4000a244 <ddr3TipPrintWLSuppResult+0xa4>)
4000a1ca:	4e21      	ldr	r6, [pc, #132]	; (4000a250 <ddr3TipPrintWLSuppResult+0xb0>)
4000a1cc:	e011      	b.n	4000a1f2 <ddr3TipPrintWLSuppResult+0x52>
4000a1ce:	f8d8 3000 	ldr.w	r3, [r8]
4000a1d2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a1d6:	fa43 f304 	asr.w	r3, r3, r4
4000a1da:	07d9      	lsls	r1, r3, #31
4000a1dc:	d508      	bpl.n	4000a1f0 <ddr3TipPrintWLSuppResult+0x50>
4000a1de:	783b      	ldrb	r3, [r7, #0]
4000a1e0:	2b02      	cmp	r3, #2
4000a1e2:	d805      	bhi.n	4000a1f0 <ddr3TipPrintWLSuppResult+0x50>
4000a1e4:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
4000a1e8:	481a      	ldr	r0, [pc, #104]	; (4000a254 <ddr3TipPrintWLSuppResult+0xb4>)
4000a1ea:	6859      	ldr	r1, [r3, #4]
4000a1ec:	f004 f9be 	bl	4000e56c <mvPrintf>
4000a1f0:	3401      	adds	r4, #1
4000a1f2:	42ac      	cmp	r4, r5
4000a1f4:	d3eb      	bcc.n	4000a1ce <ddr3TipPrintWLSuppResult+0x2e>
4000a1f6:	4b13      	ldr	r3, [pc, #76]	; (4000a244 <ddr3TipPrintWLSuppResult+0xa4>)
4000a1f8:	781b      	ldrb	r3, [r3, #0]
4000a1fa:	2b02      	cmp	r3, #2
4000a1fc:	d802      	bhi.n	4000a204 <ddr3TipPrintWLSuppResult+0x64>
4000a1fe:	4816      	ldr	r0, [pc, #88]	; (4000a258 <ddr3TipPrintWLSuppResult+0xb8>)
4000a200:	f004 f9b4 	bl	4000e56c <mvPrintf>
4000a204:	4b11      	ldr	r3, [pc, #68]	; (4000a24c <ddr3TipPrintWLSuppResult+0xac>)
4000a206:	681a      	ldr	r2, [r3, #0]
4000a208:	7812      	ldrb	r2, [r2, #0]
4000a20a:	07d2      	lsls	r2, r2, #31
4000a20c:	d517      	bpl.n	4000a23e <ddr3TipPrintWLSuppResult+0x9e>
4000a20e:	2400      	movs	r4, #0
4000a210:	4698      	mov	r8, r3
4000a212:	4f0c      	ldr	r7, [pc, #48]	; (4000a244 <ddr3TipPrintWLSuppResult+0xa4>)
4000a214:	4e0e      	ldr	r6, [pc, #56]	; (4000a250 <ddr3TipPrintWLSuppResult+0xb0>)
4000a216:	e010      	b.n	4000a23a <ddr3TipPrintWLSuppResult+0x9a>
4000a218:	f8d8 3000 	ldr.w	r3, [r8]
4000a21c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a220:	fa43 f304 	asr.w	r3, r3, r4
4000a224:	07db      	lsls	r3, r3, #31
4000a226:	d507      	bpl.n	4000a238 <ddr3TipPrintWLSuppResult+0x98>
4000a228:	783b      	ldrb	r3, [r7, #0]
4000a22a:	2b02      	cmp	r3, #2
4000a22c:	d804      	bhi.n	4000a238 <ddr3TipPrintWLSuppResult+0x98>
4000a22e:	4809      	ldr	r0, [pc, #36]	; (4000a254 <ddr3TipPrintWLSuppResult+0xb4>)
4000a230:	f816 1034 	ldrb.w	r1, [r6, r4, lsl #3]
4000a234:	f004 f99a 	bl	4000e56c <mvPrintf>
4000a238:	3401      	adds	r4, #1
4000a23a:	42ac      	cmp	r4, r5
4000a23c:	d3ec      	bcc.n	4000a218 <ddr3TipPrintWLSuppResult+0x78>
4000a23e:	2000      	movs	r0, #0
4000a240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000a244:	4001457f 	andmi	r4, r1, pc, ror r5
4000a248:	40010c52 	andmi	r0, r1, r2, asr ip
4000a24c:	400205d8 	ldrdmi	r0, [r2], -r8
4000a250:	400207fc 	strdmi	r0, [r2], -ip
4000a254:	4000f92a 	andmi	pc, r0, sl, lsr #18
4000a258:	40010c7d 	andmi	r0, r1, sp, ror ip

Disassembly of section .text.ddr3TipWriteAdditionalOdtSetting:

4000a25c <ddr3TipWriteAdditionalOdtSetting>:
ddr3TipWriteAdditionalOdtSetting():
4000a25c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a260:	b095      	sub	sp, #84	; 0x54
4000a262:	460c      	mov	r4, r1
4000a264:	2102      	movs	r1, #2
4000a266:	2500      	movs	r5, #0
4000a268:	4681      	mov	r9, r0
4000a26a:	9512      	str	r5, [sp, #72]	; 0x48
4000a26c:	f000 ff96 	bl	4000b19c <ddr3TipDevAttrGet>
4000a270:	4629      	mov	r1, r5
4000a272:	f44f 7340 	mov.w	r3, #768	; 0x300
4000a276:	4622      	mov	r2, r4
4000a278:	9301      	str	r3, [sp, #4]
4000a27a:	f241 439c 	movw	r3, #5276	; 0x149c
4000a27e:	9500      	str	r5, [sp, #0]
4000a280:	4d83      	ldr	r5, [pc, #524]	; (4000a490 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a282:	b2c0      	uxtb	r0, r0
4000a284:	900b      	str	r0, [sp, #44]	; 0x2c
4000a286:	4648      	mov	r0, r9
4000a288:	f7fa f872 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000a28c:	4601      	mov	r1, r0
4000a28e:	6028      	str	r0, [r5, #0]
4000a290:	2800      	cmp	r0, #0
4000a292:	f040 80e9 	bne.w	4000a468 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a296:	ab12      	add	r3, sp, #72	; 0x48
4000a298:	4648      	mov	r0, r9
4000a29a:	9300      	str	r3, [sp, #0]
4000a29c:	4622      	mov	r2, r4
4000a29e:	f04f 33ff 	mov.w	r3, #4294967295
4000a2a2:	9301      	str	r3, [sp, #4]
4000a2a4:	f241 5338 	movw	r3, #5432	; 0x1538
4000a2a8:	f7fa fb0c 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000a2ac:	6028      	str	r0, [r5, #0]
4000a2ae:	2800      	cmp	r0, #0
4000a2b0:	f040 80da 	bne.w	4000a468 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a2b4:	a814      	add	r0, sp, #80	; 0x50
4000a2b6:	eb00 0384 	add.w	r3, r0, r4, lsl #2
4000a2ba:	f853 3c08 	ldr.w	r3, [r3, #-8]
4000a2be:	930a      	str	r3, [sp, #40]	; 0x28
4000a2c0:	4b74      	ldr	r3, [pc, #464]	; (4000a494 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a2c2:	781b      	ldrb	r3, [r3, #0]
4000a2c4:	2b01      	cmp	r3, #1
4000a2c6:	d805      	bhi.n	4000a2d4 <ddr3TipWriteAdditionalOdtSetting+0x78>
4000a2c8:	4873      	ldr	r0, [pc, #460]	; (4000a498 <ddr3TipWriteAdditionalOdtSetting+0x23c>)
4000a2ca:	4622      	mov	r2, r4
4000a2cc:	4973      	ldr	r1, [pc, #460]	; (4000a49c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a2ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000a2d0:	f004 f94c 	bl	4000e56c <mvPrintf>
4000a2d4:	4648      	mov	r0, r9
4000a2d6:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4000a4a4 <ddr3TipWriteAdditionalOdtSetting+0x248>
4000a2da:	f7fe fceb 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
4000a2de:	2500      	movs	r5, #0
4000a2e0:	261f      	movs	r6, #31
4000a2e2:	2358      	movs	r3, #88	; 0x58
4000a2e4:	46a8      	mov	r8, r5
4000a2e6:	4363      	muls	r3, r4
4000a2e8:	46b2      	mov	sl, r6
4000a2ea:	930d      	str	r3, [sp, #52]	; 0x34
4000a2ec:	465e      	mov	r6, fp
4000a2ee:	462b      	mov	r3, r5
4000a2f0:	46cb      	mov	fp, r9
4000a2f2:	46a1      	mov	r9, r4
4000a2f4:	9009      	str	r0, [sp, #36]	; 0x24
4000a2f6:	e068      	b.n	4000a3ca <ddr3TipWriteAdditionalOdtSetting+0x16e>
4000a2f8:	4969      	ldr	r1, [pc, #420]	; (4000a4a0 <ddr3TipWriteAdditionalOdtSetting+0x244>)
4000a2fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000a2fc:	586f      	ldr	r7, [r5, r1]
4000a2fe:	fa22 f707 	lsr.w	r7, r2, r7
4000a302:	aa0e      	add	r2, sp, #56	; 0x38
4000a304:	f007 071f 	and.w	r7, r7, #31
4000a308:	429f      	cmp	r7, r3
4000a30a:	50af      	str	r7, [r5, r2]
4000a30c:	d346      	bcc.n	4000a39c <ddr3TipWriteAdditionalOdtSetting+0x140>
4000a30e:	bf18      	it	ne
4000a310:	4e64      	ldrne	r6, [pc, #400]	; (4000a4a4 <ddr3TipWriteAdditionalOdtSetting+0x248>)
4000a312:	1cab      	adds	r3, r5, #2
4000a314:	2400      	movs	r4, #0
4000a316:	930c      	str	r3, [sp, #48]	; 0x30
4000a318:	e03c      	b.n	4000a394 <ddr3TipWriteAdditionalOdtSetting+0x138>
4000a31a:	4863      	ldr	r0, [pc, #396]	; (4000a4a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a31c:	6803      	ldr	r3, [r0, #0]
4000a31e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a322:	fa43 f304 	asr.w	r3, r3, r4
4000a326:	07db      	lsls	r3, r3, #31
4000a328:	d533      	bpl.n	4000a392 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000a32a:	990c      	ldr	r1, [sp, #48]	; 0x30
4000a32c:	2200      	movs	r2, #0
4000a32e:	ab13      	add	r3, sp, #76	; 0x4c
4000a330:	4658      	mov	r0, fp
4000a332:	9302      	str	r3, [sp, #8]
4000a334:	4623      	mov	r3, r4
4000a336:	9101      	str	r1, [sp, #4]
4000a338:	4649      	mov	r1, r9
4000a33a:	9200      	str	r2, [sp, #0]
4000a33c:	f7fa fbce 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a340:	4953      	ldr	r1, [pc, #332]	; (4000a490 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a342:	6008      	str	r0, [r1, #0]
4000a344:	b120      	cbz	r0, 4000a350 <ddr3TipWriteAdditionalOdtSetting+0xf4>
4000a346:	f001 fdc1 	bl	4000becc <gtBreakOnFail>
4000a34a:	4b51      	ldr	r3, [pc, #324]	; (4000a490 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a34c:	6818      	ldr	r0, [r3, #0]
4000a34e:	e09b      	b.n	4000a488 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000a350:	4850      	ldr	r0, [pc, #320]	; (4000a494 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a352:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000a354:	7802      	ldrb	r2, [r0, #0]
4000a356:	f3c3 1381 	ubfx	r3, r3, #6, #2
4000a35a:	429e      	cmp	r6, r3
4000a35c:	bfb8      	it	lt
4000a35e:	461e      	movlt	r6, r3
4000a360:	2a01      	cmp	r2, #1
4000a362:	d816      	bhi.n	4000a392 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000a364:	9909      	ldr	r1, [sp, #36]	; 0x24
4000a366:	4a50      	ldr	r2, [pc, #320]	; (4000a4a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a368:	980d      	ldr	r0, [sp, #52]	; 0x34
4000a36a:	9400      	str	r4, [sp, #0]
4000a36c:	9101      	str	r1, [sp, #4]
4000a36e:	6811      	ldr	r1, [r2, #0]
4000a370:	eb00 1204 	add.w	r2, r0, r4, lsl #4
4000a374:	484d      	ldr	r0, [pc, #308]	; (4000a4ac <ddr3TipWriteAdditionalOdtSetting+0x250>)
4000a376:	188a      	adds	r2, r1, r2
4000a378:	4948      	ldr	r1, [pc, #288]	; (4000a49c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a37a:	7912      	ldrb	r2, [r2, #4]
4000a37c:	9202      	str	r2, [sp, #8]
4000a37e:	aa0e      	add	r2, sp, #56	; 0x38
4000a380:	58aa      	ldr	r2, [r5, r2]
4000a382:	9305      	str	r3, [sp, #20]
4000a384:	4643      	mov	r3, r8
4000a386:	9704      	str	r7, [sp, #16]
4000a388:	9203      	str	r2, [sp, #12]
4000a38a:	464a      	mov	r2, r9
4000a38c:	9606      	str	r6, [sp, #24]
4000a38e:	f004 f8ed 	bl	4000e56c <mvPrintf>
4000a392:	3401      	adds	r4, #1
4000a394:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000a396:	428c      	cmp	r4, r1
4000a398:	d3bf      	bcc.n	4000a31a <ddr3TipWriteAdditionalOdtSetting+0xbe>
4000a39a:	e000      	b.n	4000a39e <ddr3TipWriteAdditionalOdtSetting+0x142>
4000a39c:	461f      	mov	r7, r3
4000a39e:	4a3d      	ldr	r2, [pc, #244]	; (4000a494 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a3a0:	ab0e      	add	r3, sp, #56	; 0x38
4000a3a2:	58eb      	ldr	r3, [r5, r3]
4000a3a4:	7812      	ldrb	r2, [r2, #0]
4000a3a6:	459a      	cmp	sl, r3
4000a3a8:	bf28      	it	cs
4000a3aa:	469a      	movcs	sl, r3
4000a3ac:	2a01      	cmp	r2, #1
4000a3ae:	d808      	bhi.n	4000a3c2 <ddr3TipWriteAdditionalOdtSetting+0x166>
4000a3b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000a3b2:	483f      	ldr	r0, [pc, #252]	; (4000a4b0 <ddr3TipWriteAdditionalOdtSetting+0x254>)
4000a3b4:	4939      	ldr	r1, [pc, #228]	; (4000a49c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a3b6:	e88d 040c 	stmia.w	sp, {r2, r3, sl}
4000a3ba:	464a      	mov	r2, r9
4000a3bc:	4643      	mov	r3, r8
4000a3be:	f004 f8d5 	bl	4000e56c <mvPrintf>
4000a3c2:	f108 0801 	add.w	r8, r8, #1
4000a3c6:	3504      	adds	r5, #4
4000a3c8:	463b      	mov	r3, r7
4000a3ca:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a3cc:	4580      	cmp	r8, r0
4000a3ce:	d193      	bne.n	4000a2f8 <ddr3TipWriteAdditionalOdtSetting+0x9c>
4000a3d0:	4d35      	ldr	r5, [pc, #212]	; (4000a4a8 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a3d2:	461f      	mov	r7, r3
4000a3d4:	2258      	movs	r2, #88	; 0x58
4000a3d6:	464c      	mov	r4, r9
4000a3d8:	46d9      	mov	r9, fp
4000a3da:	46b3      	mov	fp, r6
4000a3dc:	682b      	ldr	r3, [r5, #0]
4000a3de:	4656      	mov	r6, sl
4000a3e0:	fb02 3304 	mla	r3, r2, r4, r3
4000a3e4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
4000a3e8:	459a      	cmp	sl, r3
4000a3ea:	d812      	bhi.n	4000a412 <ddr3TipWriteAdditionalOdtSetting+0x1b6>
4000a3ec:	4a29      	ldr	r2, [pc, #164]	; (4000a494 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a3ee:	7812      	ldrb	r2, [r2, #0]
4000a3f0:	2a02      	cmp	r2, #2
4000a3f2:	d808      	bhi.n	4000a406 <ddr3TipWriteAdditionalOdtSetting+0x1aa>
4000a3f4:	9301      	str	r3, [sp, #4]
4000a3f6:	4622      	mov	r2, r4
4000a3f8:	482e      	ldr	r0, [pc, #184]	; (4000a4b4 <ddr3TipWriteAdditionalOdtSetting+0x258>)
4000a3fa:	4643      	mov	r3, r8
4000a3fc:	4927      	ldr	r1, [pc, #156]	; (4000a49c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a3fe:	f8cd a000 	str.w	sl, [sp]
4000a402:	f004 f8b3 	bl	4000e56c <mvPrintf>
4000a406:	682b      	ldr	r3, [r5, #0]
4000a408:	2258      	movs	r2, #88	; 0x58
4000a40a:	fb02 3304 	mla	r3, r2, r4, r3
4000a40e:	f893 6059 	ldrb.w	r6, [r3, #89]	; 0x59
4000a412:	f1a6 0802 	sub.w	r8, r6, #2
4000a416:	2100      	movs	r1, #0
4000a418:	4648      	mov	r0, r9
4000a41a:	4622      	mov	r2, r4
4000a41c:	ea4f 3308 	mov.w	r3, r8, lsl #12
4000a420:	9300      	str	r3, [sp, #0]
4000a422:	f44f 4370 	mov.w	r3, #61440	; 0xf000
4000a426:	9301      	str	r3, [sp, #4]
4000a428:	f241 4328 	movw	r3, #5160	; 0x1428
4000a42c:	f10b 0b01 	add.w	fp, fp, #1
4000a430:	f7f9 ff9e 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000a434:	4d16      	ldr	r5, [pc, #88]	; (4000a490 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a436:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
4000a43a:	3705      	adds	r7, #5
4000a43c:	eb07 076b 	add.w	r7, r7, fp, asr #1
4000a440:	2f1f      	cmp	r7, #31
4000a442:	bf28      	it	cs
4000a444:	271f      	movcs	r7, #31
4000a446:	4601      	mov	r1, r0
4000a448:	6028      	str	r0, [r5, #0]
4000a44a:	b968      	cbnz	r0, 4000a468 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a44c:	043b      	lsls	r3, r7, #16
4000a44e:	4648      	mov	r0, r9
4000a450:	9300      	str	r3, [sp, #0]
4000a452:	4622      	mov	r2, r4
4000a454:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
4000a458:	9301      	str	r3, [sp, #4]
4000a45a:	f241 4328 	movw	r3, #5160	; 0x1428
4000a45e:	f7f9 ff87 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000a462:	4606      	mov	r6, r0
4000a464:	6028      	str	r0, [r5, #0]
4000a466:	b118      	cbz	r0, 4000a470 <ddr3TipWriteAdditionalOdtSetting+0x214>
4000a468:	f001 fd30 	bl	4000becc <gtBreakOnFail>
4000a46c:	6828      	ldr	r0, [r5, #0]
4000a46e:	e00b      	b.n	4000a488 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000a470:	4b08      	ldr	r3, [pc, #32]	; (4000a494 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a472:	781b      	ldrb	r3, [r3, #0]
4000a474:	2b02      	cmp	r3, #2
4000a476:	d806      	bhi.n	4000a486 <ddr3TipWriteAdditionalOdtSetting+0x22a>
4000a478:	480f      	ldr	r0, [pc, #60]	; (4000a4b8 <ddr3TipWriteAdditionalOdtSetting+0x25c>)
4000a47a:	4622      	mov	r2, r4
4000a47c:	4907      	ldr	r1, [pc, #28]	; (4000a49c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a47e:	4643      	mov	r3, r8
4000a480:	9700      	str	r7, [sp, #0]
4000a482:	f004 f873 	bl	4000e56c <mvPrintf>
4000a486:	4630      	mov	r0, r6
4000a488:	b015      	add	sp, #84	; 0x54
4000a48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a48e:	bf00      	nop
4000a490:	40020868 	andmi	r0, r2, r8, ror #16
4000a494:	40014588 	andmi	r4, r1, r8, lsl #11
4000a498:	40010cbf 			; <UNDEFINED> instruction: 0x40010cbf
4000a49c:	400122e4 	andmi	r2, r1, r4, ror #5
4000a4a0:	400122d4 	ldrdmi	r2, [r1], -r4
4000a4a4:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01
4000a4a8:	400205d8 	ldrdmi	r0, [r2], -r8
4000a4ac:	40010cf2 	strdmi	r0, [r1], -r2
4000a4b0:	40010d85 	andmi	r0, r1, r5, lsl #27
4000a4b4:	40010ddc 	ldrdmi	r0, [r1], -ip
4000a4b8:	40010e87 	andmi	r0, r1, r7, lsl #29

Disassembly of section .text.GetValidWinRx:

4000a4bc <GetValidWinRx>:
GetValidWinRx():
4000a4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000a4c0:	2400      	movs	r4, #0
4000a4c2:	b086      	sub	sp, #24
4000a4c4:	f8df a048 	ldr.w	sl, [pc, #72]	; 4000a510 <GetValidWinRx+0x54>
4000a4c8:	f10d 0914 	add.w	r9, sp, #20
4000a4cc:	4607      	mov	r7, r0
4000a4ce:	460e      	mov	r6, r1
4000a4d0:	4615      	mov	r5, r2
4000a4d2:	46a0      	mov	r8, r4
4000a4d4:	23c0      	movs	r3, #192	; 0xc0
4000a4d6:	4638      	mov	r0, r7
4000a4d8:	9301      	str	r3, [sp, #4]
4000a4da:	4631      	mov	r1, r6
4000a4dc:	2200      	movs	r2, #0
4000a4de:	4623      	mov	r3, r4
4000a4e0:	f8cd 8000 	str.w	r8, [sp]
4000a4e4:	f8cd 9008 	str.w	r9, [sp, #8]
4000a4e8:	f7fa faf8 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a4ec:	f8ca 0000 	str.w	r0, [sl]
4000a4f0:	b120      	cbz	r0, 4000a4fc <GetValidWinRx+0x40>
4000a4f2:	f001 fceb 	bl	4000becc <gtBreakOnFail>
4000a4f6:	4b06      	ldr	r3, [pc, #24]	; (4000a510 <GetValidWinRx+0x54>)
4000a4f8:	6818      	ldr	r0, [r3, #0]
4000a4fa:	e006      	b.n	4000a50a <GetValidWinRx+0x4e>
4000a4fc:	9b05      	ldr	r3, [sp, #20]
4000a4fe:	f3c3 1344 	ubfx	r3, r3, #5, #5
4000a502:	552b      	strb	r3, [r5, r4]
4000a504:	3401      	adds	r4, #1
4000a506:	2c04      	cmp	r4, #4
4000a508:	d1e4      	bne.n	4000a4d4 <GetValidWinRx+0x18>
4000a50a:	b006      	add	sp, #24
4000a50c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000a510:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipVref:

4000a514 <ddr3TipVref>:
ddr3TipVref():
4000a514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a518:	4605      	mov	r5, r0
4000a51a:	4e90      	ldr	r6, [pc, #576]	; (4000a75c <ddr3TipVref+0x248>)
4000a51c:	b099      	sub	sp, #100	; 0x64
4000a51e:	ac0e      	add	r4, sp, #56	; 0x38
4000a520:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
4000a522:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000a524:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
4000a528:	4e8d      	ldr	r6, [pc, #564]	; (4000a760 <ddr3TipVref+0x24c>)
4000a52a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
4000a52e:	2300      	movs	r3, #0
4000a530:	9316      	str	r3, [sp, #88]	; 0x58
4000a532:	4b8c      	ldr	r3, [pc, #560]	; (4000a764 <ddr3TipVref+0x250>)
4000a534:	7818      	ldrb	r0, [r3, #0]
4000a536:	f7f8 fa99 	bl	40002a6c <ddr3TipGetResultPtr>
4000a53a:	2102      	movs	r1, #2
4000a53c:	900b      	str	r0, [sp, #44]	; 0x2c
4000a53e:	4628      	mov	r0, r5
4000a540:	f000 fe2c 	bl	4000b19c <ddr3TipDevAttrGet>
4000a544:	4604      	mov	r4, r0
4000a546:	4628      	mov	r0, r5
4000a548:	f003 f958 	bl	4000d7fc <ddr3TipSpecialRx>
4000a54c:	6030      	str	r0, [r6, #0]
4000a54e:	b118      	cbz	r0, 4000a558 <ddr3TipVref+0x44>
4000a550:	f001 fcbc 	bl	4000becc <gtBreakOnFail>
4000a554:	6830      	ldr	r0, [r6, #0]
4000a556:	e38b      	b.n	4000ac70 <ddr3TipVref+0x75c>
4000a558:	4983      	ldr	r1, [pc, #524]	; (4000a768 <ddr3TipVref+0x254>)
4000a55a:	b2e4      	uxtb	r4, r4
4000a55c:	4b83      	ldr	r3, [pc, #524]	; (4000a76c <ddr3TipVref+0x258>)
4000a55e:	9409      	str	r4, [sp, #36]	; 0x24
4000a560:	680a      	ldr	r2, [r1, #0]
4000a562:	920c      	str	r2, [sp, #48]	; 0x30
4000a564:	681a      	ldr	r2, [r3, #0]
4000a566:	920d      	str	r2, [sp, #52]	; 0x34
4000a568:	220f      	movs	r2, #15
4000a56a:	601a      	str	r2, [r3, #0]
4000a56c:	4b80      	ldr	r3, [pc, #512]	; (4000a770 <ddr3TipVref+0x25c>)
4000a56e:	600a      	str	r2, [r1, #0]
4000a570:	681b      	ldr	r3, [r3, #0]
4000a572:	781b      	ldrb	r3, [r3, #0]
4000a574:	07da      	lsls	r2, r3, #31
4000a576:	d564      	bpl.n	4000a642 <ddr3TipVref+0x12e>
4000a578:	4606      	mov	r6, r0
4000a57a:	4604      	mov	r4, r0
4000a57c:	f8df a22c 	ldr.w	sl, [pc, #556]	; 4000a7ac <ddr3TipVref+0x298>
4000a580:	f8df b22c 	ldr.w	fp, [pc, #556]	; 4000a7b0 <ddr3TipVref+0x29c>
4000a584:	e056      	b.n	4000a634 <ddr3TipVref+0x120>
4000a586:	4a7b      	ldr	r2, [pc, #492]	; (4000a774 <ddr3TipVref+0x260>)
4000a588:	487b      	ldr	r0, [pc, #492]	; (4000a778 <ddr3TipVref+0x264>)
4000a58a:	4b7c      	ldr	r3, [pc, #496]	; (4000a77c <ddr3TipVref+0x268>)
4000a58c:	52b1      	strh	r1, [r6, r2]
4000a58e:	4a7c      	ldr	r2, [pc, #496]	; (4000a780 <ddr3TipVref+0x26c>)
4000a590:	5231      	strh	r1, [r6, r0]
4000a592:	f804 100a 	strb.w	r1, [r4, sl]
4000a596:	5ca0      	ldrb	r0, [r4, r2]
4000a598:	4a7a      	ldr	r2, [pc, #488]	; (4000a784 <ddr3TipVref+0x270>)
4000a59a:	f804 100b 	strb.w	r1, [r4, fp]
4000a59e:	54e1      	strb	r1, [r4, r3]
4000a5a0:	7812      	ldrb	r2, [r2, #0]
4000a5a2:	4290      	cmp	r0, r2
4000a5a4:	4a78      	ldr	r2, [pc, #480]	; (4000a788 <ddr3TipVref+0x274>)
4000a5a6:	d90b      	bls.n	4000a5c0 <ddr3TipVref+0xac>
4000a5a8:	2302      	movs	r3, #2
4000a5aa:	5513      	strb	r3, [r2, r4]
4000a5ac:	4b77      	ldr	r3, [pc, #476]	; (4000a78c <ddr3TipVref+0x278>)
4000a5ae:	781b      	ldrb	r3, [r3, #0]
4000a5b0:	2b02      	cmp	r3, #2
4000a5b2:	d83d      	bhi.n	4000a630 <ddr3TipVref+0x11c>
4000a5b4:	4876      	ldr	r0, [pc, #472]	; (4000a790 <ddr3TipVref+0x27c>)
4000a5b6:	4622      	mov	r2, r4
4000a5b8:	23f5      	movs	r3, #245	; 0xf5
4000a5ba:	f003 ffd7 	bl	4000e56c <mvPrintf>
4000a5be:	e037      	b.n	4000a630 <ddr3TipVref+0x11c>
4000a5c0:	5511      	strb	r1, [r2, r4]
4000a5c2:	ab16      	add	r3, sp, #88	; 0x58
4000a5c4:	460a      	mov	r2, r1
4000a5c6:	9302      	str	r3, [sp, #8]
4000a5c8:	4628      	mov	r0, r5
4000a5ca:	4623      	mov	r3, r4
4000a5cc:	9100      	str	r1, [sp, #0]
4000a5ce:	f04f 09a8 	mov.w	r9, #168	; 0xa8
4000a5d2:	f8cd 9004 	str.w	r9, [sp, #4]
4000a5d6:	f7fa fa81 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a5da:	4f61      	ldr	r7, [pc, #388]	; (4000a760 <ddr3TipVref+0x24c>)
4000a5dc:	4601      	mov	r1, r0
4000a5de:	6038      	str	r0, [r7, #0]
4000a5e0:	b998      	cbnz	r0, 4000a60a <ddr3TipVref+0xf6>
4000a5e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a5e4:	460a      	mov	r2, r1
4000a5e6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
4000a5ea:	f023 030f 	bic.w	r3, r3, #15
4000a5ee:	9001      	str	r0, [sp, #4]
4000a5f0:	ea43 0308 	orr.w	r3, r3, r8
4000a5f4:	4628      	mov	r0, r5
4000a5f6:	9303      	str	r3, [sp, #12]
4000a5f8:	460b      	mov	r3, r1
4000a5fa:	9400      	str	r4, [sp, #0]
4000a5fc:	f8cd 9008 	str.w	r9, [sp, #8]
4000a600:	f7fa faf2 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000a604:	4601      	mov	r1, r0
4000a606:	6038      	str	r0, [r7, #0]
4000a608:	b118      	cbz	r0, 4000a612 <ddr3TipVref+0xfe>
4000a60a:	f001 fc5f 	bl	4000becc <gtBreakOnFail>
4000a60e:	6838      	ldr	r0, [r7, #0]
4000a610:	e32e      	b.n	4000ac70 <ddr3TipVref+0x75c>
4000a612:	4b5e      	ldr	r3, [pc, #376]	; (4000a78c <ddr3TipVref+0x278>)
4000a614:	781b      	ldrb	r3, [r3, #0]
4000a616:	2b02      	cmp	r3, #2
4000a618:	d80a      	bhi.n	4000a630 <ddr3TipVref+0x11c>
4000a61a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a61c:	22fa      	movs	r2, #250	; 0xfa
4000a61e:	485d      	ldr	r0, [pc, #372]	; (4000a794 <ddr3TipVref+0x280>)
4000a620:	f023 030f 	bic.w	r3, r3, #15
4000a624:	9200      	str	r2, [sp, #0]
4000a626:	ea43 0308 	orr.w	r3, r3, r8
4000a62a:	4622      	mov	r2, r4
4000a62c:	f003 ff9e 	bl	4000e56c <mvPrintf>
4000a630:	3401      	adds	r4, #1
4000a632:	3602      	adds	r6, #2
4000a634:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000a636:	f04f 0100 	mov.w	r1, #0
4000a63a:	429c      	cmp	r4, r3
4000a63c:	d3a3      	bcc.n	4000a586 <ddr3TipVref+0x72>
4000a63e:	4b56      	ldr	r3, [pc, #344]	; (4000a798 <ddr3TipVref+0x284>)
4000a640:	7019      	strb	r1, [r3, #0]
4000a642:	2000      	movs	r0, #0
4000a644:	4f4a      	ldr	r7, [pc, #296]	; (4000a770 <ddr3TipVref+0x25c>)
4000a646:	900a      	str	r0, [sp, #40]	; 0x28
4000a648:	4681      	mov	r9, r0
4000a64a:	f8df a13c 	ldr.w	sl, [pc, #316]	; 4000a788 <ddr3TipVref+0x274>
4000a64e:	e2c4      	b.n	4000abda <ddr3TipVref+0x6c6>
4000a650:	990a      	ldr	r1, [sp, #40]	; 0x28
4000a652:	2401      	movs	r4, #1
4000a654:	3101      	adds	r1, #1
4000a656:	910a      	str	r1, [sp, #40]	; 0x28
4000a658:	4b50      	ldr	r3, [pc, #320]	; (4000a79c <ddr3TipVref+0x288>)
4000a65a:	2201      	movs	r2, #1
4000a65c:	4628      	mov	r0, r5
4000a65e:	2600      	movs	r6, #0
4000a660:	601a      	str	r2, [r3, #0]
4000a662:	f003 faaf 	bl	4000dbc4 <ddr3TipCentralizationRx>
4000a666:	484d      	ldr	r0, [pc, #308]	; (4000a79c <ddr3TipVref+0x288>)
4000a668:	683b      	ldr	r3, [r7, #0]
4000a66a:	6006      	str	r6, [r0, #0]
4000a66c:	781b      	ldrb	r3, [r3, #0]
4000a66e:	07db      	lsls	r3, r3, #31
4000a670:	d539      	bpl.n	4000a6e6 <ddr3TipVref+0x1d2>
4000a672:	4949      	ldr	r1, [pc, #292]	; (4000a798 <ddr3TipVref+0x284>)
4000a674:	780b      	ldrb	r3, [r1, #0]
4000a676:	2b04      	cmp	r3, #4
4000a678:	d035      	beq.n	4000a6e6 <ddr3TipVref+0x1d2>
4000a67a:	4628      	mov	r0, r5
4000a67c:	aa17      	add	r2, sp, #92	; 0x5c
4000a67e:	4631      	mov	r1, r6
4000a680:	46b0      	mov	r8, r6
4000a682:	f7ff ff1b 	bl	4000a4bc <GetValidWinRx>
4000a686:	683a      	ldr	r2, [r7, #0]
4000a688:	1e63      	subs	r3, r4, #1
4000a68a:	46cc      	mov	ip, r9
4000a68c:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 4000a778 <ddr3TipVref+0x264>
4000a690:	46a9      	mov	r9, r5
4000a692:	9208      	str	r2, [sp, #32]
4000a694:	461d      	mov	r5, r3
4000a696:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000a69a:	e01f      	b.n	4000a6dc <ddr3TipVref+0x1c8>
4000a69c:	9b08      	ldr	r3, [sp, #32]
4000a69e:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
4000a6a2:	fa41 f106 	asr.w	r1, r1, r6
4000a6a6:	07c8      	lsls	r0, r1, #31
4000a6a8:	d515      	bpl.n	4000a6d6 <ddr3TipVref+0x1c2>
4000a6aa:	f816 100a 	ldrb.w	r1, [r6, sl]
4000a6ae:	2902      	cmp	r1, #2
4000a6b0:	d011      	beq.n	4000a6d6 <ddr3TipVref+0x1c2>
4000a6b2:	f838 000b 	ldrh.w	r0, [r8, fp]
4000a6b6:	a917      	add	r1, sp, #92	; 0x5c
4000a6b8:	5c71      	ldrb	r1, [r6, r1]
4000a6ba:	4351      	muls	r1, r2
4000a6bc:	fb05 1000 	mla	r0, r5, r0, r1
4000a6c0:	4621      	mov	r1, r4
4000a6c2:	9207      	str	r2, [sp, #28]
4000a6c4:	f8cd c018 	str.w	ip, [sp, #24]
4000a6c8:	f7f5 edf6 	blx	400002b8 <__aeabi_idiv>
4000a6cc:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a6d0:	9a07      	ldr	r2, [sp, #28]
4000a6d2:	f82b 0008 	strh.w	r0, [fp, r8]
4000a6d6:	3601      	adds	r6, #1
4000a6d8:	f108 0802 	add.w	r8, r8, #2
4000a6dc:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a6de:	4286      	cmp	r6, r0
4000a6e0:	d3dc      	bcc.n	4000a69c <ddr3TipVref+0x188>
4000a6e2:	464d      	mov	r5, r9
4000a6e4:	46e1      	mov	r9, ip
4000a6e6:	3401      	adds	r4, #1
4000a6e8:	2c04      	cmp	r4, #4
4000a6ea:	d1b5      	bne.n	4000a658 <ddr3TipVref+0x144>
4000a6ec:	683b      	ldr	r3, [r7, #0]
4000a6ee:	781b      	ldrb	r3, [r3, #0]
4000a6f0:	07d9      	lsls	r1, r3, #31
4000a6f2:	d527      	bpl.n	4000a744 <ddr3TipVref+0x230>
4000a6f4:	4b25      	ldr	r3, [pc, #148]	; (4000a78c <ddr3TipVref+0x278>)
4000a6f6:	781b      	ldrb	r3, [r3, #0]
4000a6f8:	2b01      	cmp	r3, #1
4000a6fa:	d803      	bhi.n	4000a704 <ddr3TipVref+0x1f0>
4000a6fc:	4828      	ldr	r0, [pc, #160]	; (4000a7a0 <ddr3TipVref+0x28c>)
4000a6fe:	2100      	movs	r1, #0
4000a700:	f003 ff34 	bl	4000e56c <mvPrintf>
4000a704:	2400      	movs	r4, #0
4000a706:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000a78c <ddr3TipVref+0x278>
4000a70a:	4e1b      	ldr	r6, [pc, #108]	; (4000a778 <ddr3TipVref+0x264>)
4000a70c:	e010      	b.n	4000a730 <ddr3TipVref+0x21c>
4000a70e:	683b      	ldr	r3, [r7, #0]
4000a710:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a714:	fa43 f304 	asr.w	r3, r3, r4
4000a718:	07da      	lsls	r2, r3, #31
4000a71a:	d508      	bpl.n	4000a72e <ddr3TipVref+0x21a>
4000a71c:	f898 3000 	ldrb.w	r3, [r8]
4000a720:	2b01      	cmp	r3, #1
4000a722:	d804      	bhi.n	4000a72e <ddr3TipVref+0x21a>
4000a724:	481f      	ldr	r0, [pc, #124]	; (4000a7a4 <ddr3TipVref+0x290>)
4000a726:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
4000a72a:	f003 ff1f 	bl	4000e56c <mvPrintf>
4000a72e:	3401      	adds	r4, #1
4000a730:	9909      	ldr	r1, [sp, #36]	; 0x24
4000a732:	428c      	cmp	r4, r1
4000a734:	d3eb      	bcc.n	4000a70e <ddr3TipVref+0x1fa>
4000a736:	4b15      	ldr	r3, [pc, #84]	; (4000a78c <ddr3TipVref+0x278>)
4000a738:	781b      	ldrb	r3, [r3, #0]
4000a73a:	2b01      	cmp	r3, #1
4000a73c:	d802      	bhi.n	4000a744 <ddr3TipVref+0x230>
4000a73e:	481a      	ldr	r0, [pc, #104]	; (4000a7a8 <ddr3TipVref+0x294>)
4000a740:	f003 ff14 	bl	4000e56c <mvPrintf>
4000a744:	683b      	ldr	r3, [r7, #0]
4000a746:	781b      	ldrb	r3, [r3, #0]
4000a748:	07db      	lsls	r3, r3, #31
4000a74a:	f140 8246 	bpl.w	4000abda <ddr3TipVref+0x6c6>
4000a74e:	2600      	movs	r6, #0
4000a750:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4000a78c <ddr3TipVref+0x278>
4000a754:	9505      	str	r5, [sp, #20]
4000a756:	4634      	mov	r4, r6
4000a758:	e23a      	b.n	4000abd0 <ddr3TipVref+0x6bc>
4000a75a:	bf00      	nop
4000a75c:	40011dc4 	andmi	r1, r1, r4, asr #27
4000a760:	40020868 	andmi	r0, r2, r8, ror #16
4000a764:	4002096d 	andmi	r0, r2, sp, ror #18
4000a768:	40014f20 	andmi	r4, r1, r0, lsr #30
4000a76c:	40014f1c 	andmi	r4, r1, ip, lsl pc
4000a770:	400205d8 	ldrdmi	r0, [r2], -r8
4000a774:	4002083e 	andmi	r0, r2, lr, lsr r8
4000a778:	4002084e 	andmi	r0, r2, lr, asr #16
4000a77c:	40020848 	andmi	r0, r2, r8, asr #16
4000a780:	4002082f 	andmi	r0, r2, pc, lsr #16
4000a784:	40014a4c 	andmi	r4, r1, ip, asr #20
4000a788:	4002082a 	andmi	r0, r2, sl, lsr #16
4000a78c:	40014588 	andmi	r4, r1, r8, lsl #11
4000a790:	40010ed4 	ldrdmi	r0, [r1], -r4
4000a794:	40010f11 	andmi	r0, r1, r1, lsl pc
4000a798:	40020829 	andmi	r0, r2, r9, lsr #16
4000a79c:	40020990 	mulmi	r2, r0, r9
4000a7a0:	40010f41 	andmi	r0, r1, r1, asr #30
4000a7a4:	40011670 	andmi	r1, r1, r0, ror r6
4000a7a8:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>
4000a7ac:	40020838 	andmi	r0, r2, r8, lsr r8
4000a7b0:	40020824 	andmi	r0, r2, r4, lsr #16
4000a7b4:	683b      	ldr	r3, [r7, #0]
4000a7b6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a7ba:	fa43 f304 	asr.w	r3, r3, r4
4000a7be:	07d8      	lsls	r0, r3, #31
4000a7c0:	f140 8204 	bpl.w	4000abcc <ddr3TipVref+0x6b8>
4000a7c4:	f898 3000 	ldrb.w	r3, [r8]
4000a7c8:	2b01      	cmp	r3, #1
4000a7ca:	d809      	bhi.n	4000a7e0 <ddr3TipVref+0x2cc>
4000a7cc:	f240 1231 	movw	r2, #305	; 0x131
4000a7d0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000a7d4:	4890      	ldr	r0, [pc, #576]	; (4000aa18 <ddr3TipVref+0x504>)
4000a7d6:	2100      	movs	r1, #0
4000a7d8:	9200      	str	r2, [sp, #0]
4000a7da:	4622      	mov	r2, r4
4000a7dc:	f003 fec6 	bl	4000e56c <mvPrintf>
4000a7e0:	f814 300a 	ldrb.w	r3, [r4, sl]
4000a7e4:	2b02      	cmp	r3, #2
4000a7e6:	f000 81f1 	beq.w	4000abcc <ddr3TipVref+0x6b8>
4000a7ea:	f898 3000 	ldrb.w	r3, [r8]
4000a7ee:	2b01      	cmp	r3, #1
4000a7f0:	d80f      	bhi.n	4000a812 <ddr3TipVref+0x2fe>
4000a7f2:	4a8a      	ldr	r2, [pc, #552]	; (4000aa1c <ddr3TipVref+0x508>)
4000a7f4:	2100      	movs	r1, #0
4000a7f6:	4d8a      	ldr	r5, [pc, #552]	; (4000aa20 <ddr3TipVref+0x50c>)
4000a7f8:	488a      	ldr	r0, [pc, #552]	; (4000aa24 <ddr3TipVref+0x510>)
4000a7fa:	5ab3      	ldrh	r3, [r6, r2]
4000a7fc:	5b72      	ldrh	r2, [r6, r5]
4000a7fe:	9200      	str	r2, [sp, #0]
4000a800:	4a89      	ldr	r2, [pc, #548]	; (4000aa28 <ddr3TipVref+0x514>)
4000a802:	5ca2      	ldrb	r2, [r4, r2]
4000a804:	9201      	str	r2, [sp, #4]
4000a806:	f240 1237 	movw	r2, #311	; 0x137
4000a80a:	9202      	str	r2, [sp, #8]
4000a80c:	4622      	mov	r2, r4
4000a80e:	f003 fead 	bl	4000e56c <mvPrintf>
4000a812:	4882      	ldr	r0, [pc, #520]	; (4000aa1c <ddr3TipVref+0x508>)
4000a814:	4982      	ldr	r1, [pc, #520]	; (4000aa20 <ddr3TipVref+0x50c>)
4000a816:	5a33      	ldrh	r3, [r6, r0]
4000a818:	1870      	adds	r0, r6, r1
4000a81a:	f836 c001 	ldrh.w	ip, [r6, r1]
4000a81e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
4000a822:	4562      	cmp	r2, ip
4000a824:	f2c0 810e 	blt.w	4000aa44 <ddr3TipVref+0x530>
4000a828:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000a82c:	eb0a 0204 	add.w	r2, sl, r4
4000a830:	2900      	cmp	r1, #0
4000a832:	d16e      	bne.n	4000a912 <ddr3TipVref+0x3fe>
4000a834:	487d      	ldr	r0, [pc, #500]	; (4000aa2c <ddr3TipVref+0x518>)
4000a836:	5c23      	ldrb	r3, [r4, r0]
4000a838:	2b07      	cmp	r3, #7
4000a83a:	d113      	bne.n	4000a864 <ddr3TipVref+0x350>
4000a83c:	2002      	movs	r0, #2
4000a83e:	7010      	strb	r0, [r2, #0]
4000a840:	4a7b      	ldr	r2, [pc, #492]	; (4000aa30 <ddr3TipVref+0x51c>)
4000a842:	f109 0901 	add.w	r9, r9, #1
4000a846:	7810      	ldrb	r0, [r2, #0]
4000a848:	3001      	adds	r0, #1
4000a84a:	7010      	strb	r0, [r2, #0]
4000a84c:	f898 2000 	ldrb.w	r2, [r8]
4000a850:	2a01      	cmp	r2, #1
4000a852:	d815      	bhi.n	4000a880 <ddr3TipVref+0x36c>
4000a854:	f240 1243 	movw	r2, #323	; 0x143
4000a858:	4876      	ldr	r0, [pc, #472]	; (4000aa34 <ddr3TipVref+0x520>)
4000a85a:	9200      	str	r2, [sp, #0]
4000a85c:	4622      	mov	r2, r4
4000a85e:	f003 fe85 	bl	4000e56c <mvPrintf>
4000a862:	e00d      	b.n	4000a880 <ddr3TipVref+0x36c>
4000a864:	3303      	adds	r3, #3
4000a866:	2b07      	cmp	r3, #7
4000a868:	bfa8      	it	ge
4000a86a:	2307      	movge	r3, #7
4000a86c:	b2db      	uxtb	r3, r3
4000a86e:	5423      	strb	r3, [r4, r0]
4000a870:	2b07      	cmp	r3, #7
4000a872:	d101      	bne.n	4000a878 <ddr3TipVref+0x364>
4000a874:	2101      	movs	r1, #1
4000a876:	7011      	strb	r1, [r2, #0]
4000a878:	4a6f      	ldr	r2, [pc, #444]	; (4000aa38 <ddr3TipVref+0x524>)
4000a87a:	54a3      	strb	r3, [r4, r2]
4000a87c:	4a6a      	ldr	r2, [pc, #424]	; (4000aa28 <ddr3TipVref+0x514>)
4000a87e:	54a3      	strb	r3, [r4, r2]
4000a880:	4b67      	ldr	r3, [pc, #412]	; (4000aa20 <ddr3TipVref+0x50c>)
4000a882:	2100      	movs	r1, #0
4000a884:	4d65      	ldr	r5, [pc, #404]	; (4000aa1c <ddr3TipVref+0x508>)
4000a886:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a88a:	4865      	ldr	r0, [pc, #404]	; (4000aa20 <ddr3TipVref+0x50c>)
4000a88c:	5af2      	ldrh	r2, [r6, r3]
4000a88e:	5b73      	ldrh	r3, [r6, r5]
4000a890:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 4000aa40 <ddr3TipVref+0x52c>
4000a894:	429a      	cmp	r2, r3
4000a896:	bf28      	it	cs
4000a898:	4613      	movcs	r3, r2
4000a89a:	5233      	strh	r3, [r6, r0]
4000a89c:	4b63      	ldr	r3, [pc, #396]	; (4000aa2c <ddr3TipVref+0x518>)
4000a89e:	aa16      	add	r2, sp, #88	; 0x58
4000a8a0:	9805      	ldr	r0, [sp, #20]
4000a8a2:	5ce5      	ldrb	r5, [r4, r3]
4000a8a4:	4623      	mov	r3, r4
4000a8a6:	9202      	str	r2, [sp, #8]
4000a8a8:	460a      	mov	r2, r1
4000a8aa:	e88d 1002 	stmia.w	sp, {r1, ip}
4000a8ae:	f8cd c018 	str.w	ip, [sp, #24]
4000a8b2:	f7fa f913 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a8b6:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a8ba:	4601      	mov	r1, r0
4000a8bc:	f8cb 0000 	str.w	r0, [fp]
4000a8c0:	2800      	cmp	r0, #0
4000a8c2:	f040 8151 	bne.w	4000ab68 <ddr3TipVref+0x654>
4000a8c6:	a818      	add	r0, sp, #96	; 0x60
4000a8c8:	460a      	mov	r2, r1
4000a8ca:	eb00 0385 	add.w	r3, r0, r5, lsl #2
4000a8ce:	9805      	ldr	r0, [sp, #20]
4000a8d0:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000a8d4:	9101      	str	r1, [sp, #4]
4000a8d6:	9400      	str	r4, [sp, #0]
4000a8d8:	9308      	str	r3, [sp, #32]
4000a8da:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a8dc:	9d08      	ldr	r5, [sp, #32]
4000a8de:	f023 030f 	bic.w	r3, r3, #15
4000a8e2:	f8cd c008 	str.w	ip, [sp, #8]
4000a8e6:	432b      	orrs	r3, r5
4000a8e8:	9303      	str	r3, [sp, #12]
4000a8ea:	460b      	mov	r3, r1
4000a8ec:	f7fa f97c 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000a8f0:	4601      	mov	r1, r0
4000a8f2:	f8cb 0000 	str.w	r0, [fp]
4000a8f6:	2800      	cmp	r0, #0
4000a8f8:	f040 8136 	bne.w	4000ab68 <ddr3TipVref+0x654>
4000a8fc:	f898 3000 	ldrb.w	r3, [r8]
4000a900:	2b01      	cmp	r3, #1
4000a902:	f200 8163 	bhi.w	4000abcc <ddr3TipVref+0x6b8>
4000a906:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a908:	f240 1255 	movw	r2, #341	; 0x155
4000a90c:	f023 030f 	bic.w	r3, r3, #15
4000a910:	e07b      	b.n	4000aa0a <ddr3TipVref+0x4f6>
4000a912:	2901      	cmp	r1, #1
4000a914:	f040 815a 	bne.w	4000abcc <ddr3TipVref+0x6b8>
4000a918:	459c      	cmp	ip, r3
4000a91a:	bf28      	it	cs
4000a91c:	4663      	movcs	r3, ip
4000a91e:	8003      	strh	r3, [r0, #0]
4000a920:	4842      	ldr	r0, [pc, #264]	; (4000aa2c <ddr3TipVref+0x518>)
4000a922:	4945      	ldr	r1, [pc, #276]	; (4000aa38 <ddr3TipVref+0x524>)
4000a924:	eb04 0c00 	add.w	ip, r4, r0
4000a928:	5c23      	ldrb	r3, [r4, r0]
4000a92a:	5463      	strb	r3, [r4, r1]
4000a92c:	493e      	ldr	r1, [pc, #248]	; (4000aa28 <ddr3TipVref+0x514>)
4000a92e:	f814 e001 	ldrb.w	lr, [r4, r1]
4000a932:	1e59      	subs	r1, r3, #1
4000a934:	4571      	cmp	r1, lr
4000a936:	d110      	bne.n	4000a95a <ddr3TipVref+0x446>
4000a938:	2302      	movs	r3, #2
4000a93a:	7013      	strb	r3, [r2, #0]
4000a93c:	4b3c      	ldr	r3, [pc, #240]	; (4000aa30 <ddr3TipVref+0x51c>)
4000a93e:	f109 0901 	add.w	r9, r9, #1
4000a942:	781a      	ldrb	r2, [r3, #0]
4000a944:	3201      	adds	r2, #1
4000a946:	701a      	strb	r2, [r3, #0]
4000a948:	f898 2000 	ldrb.w	r2, [r8]
4000a94c:	b2cb      	uxtb	r3, r1
4000a94e:	5423      	strb	r3, [r4, r0]
4000a950:	2a01      	cmp	r2, #1
4000a952:	d81b      	bhi.n	4000a98c <ddr3TipVref+0x478>
4000a954:	f44f 72b1 	mov.w	r2, #354	; 0x162
4000a958:	e00f      	b.n	4000a97a <ddr3TipVref+0x466>
4000a95a:	4573      	cmp	r3, lr
4000a95c:	d114      	bne.n	4000a988 <ddr3TipVref+0x474>
4000a95e:	2102      	movs	r1, #2
4000a960:	7011      	strb	r1, [r2, #0]
4000a962:	4a33      	ldr	r2, [pc, #204]	; (4000aa30 <ddr3TipVref+0x51c>)
4000a964:	f109 0901 	add.w	r9, r9, #1
4000a968:	7811      	ldrb	r1, [r2, #0]
4000a96a:	3101      	adds	r1, #1
4000a96c:	7011      	strb	r1, [r2, #0]
4000a96e:	f898 2000 	ldrb.w	r2, [r8]
4000a972:	2a01      	cmp	r2, #1
4000a974:	d80a      	bhi.n	4000a98c <ddr3TipVref+0x478>
4000a976:	f44f 72b4 	mov.w	r2, #360	; 0x168
4000a97a:	9200      	str	r2, [sp, #0]
4000a97c:	2100      	movs	r1, #0
4000a97e:	482d      	ldr	r0, [pc, #180]	; (4000aa34 <ddr3TipVref+0x520>)
4000a980:	4622      	mov	r2, r4
4000a982:	f003 fdf3 	bl	4000e56c <mvPrintf>
4000a986:	e001      	b.n	4000a98c <ddr3TipVref+0x478>
4000a988:	f88c 1000 	strb.w	r1, [ip]
4000a98c:	4b27      	ldr	r3, [pc, #156]	; (4000aa2c <ddr3TipVref+0x518>)
4000a98e:	2100      	movs	r1, #0
4000a990:	a816      	add	r0, sp, #88	; 0x58
4000a992:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a996:	460a      	mov	r2, r1
4000a998:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 4000aa40 <ddr3TipVref+0x52c>
4000a99c:	5ce5      	ldrb	r5, [r4, r3]
4000a99e:	4623      	mov	r3, r4
4000a9a0:	9002      	str	r0, [sp, #8]
4000a9a2:	9805      	ldr	r0, [sp, #20]
4000a9a4:	e88d 1002 	stmia.w	sp, {r1, ip}
4000a9a8:	f8cd c018 	str.w	ip, [sp, #24]
4000a9ac:	f7fa f896 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000a9b0:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a9b4:	4601      	mov	r1, r0
4000a9b6:	f8cb 0000 	str.w	r0, [fp]
4000a9ba:	2800      	cmp	r0, #0
4000a9bc:	f040 80d4 	bne.w	4000ab68 <ddr3TipVref+0x654>
4000a9c0:	aa18      	add	r2, sp, #96	; 0x60
4000a9c2:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000a9c6:	460a      	mov	r2, r1
4000a9c8:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000a9cc:	9001      	str	r0, [sp, #4]
4000a9ce:	9805      	ldr	r0, [sp, #20]
4000a9d0:	9308      	str	r3, [sp, #32]
4000a9d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a9d4:	9d08      	ldr	r5, [sp, #32]
4000a9d6:	f023 030f 	bic.w	r3, r3, #15
4000a9da:	9400      	str	r4, [sp, #0]
4000a9dc:	432b      	orrs	r3, r5
4000a9de:	9303      	str	r3, [sp, #12]
4000a9e0:	460b      	mov	r3, r1
4000a9e2:	f8cd c008 	str.w	ip, [sp, #8]
4000a9e6:	f7fa f8ff 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000a9ea:	4601      	mov	r1, r0
4000a9ec:	f8cb 0000 	str.w	r0, [fp]
4000a9f0:	2800      	cmp	r0, #0
4000a9f2:	f040 80b9 	bne.w	4000ab68 <ddr3TipVref+0x654>
4000a9f6:	f898 3000 	ldrb.w	r3, [r8]
4000a9fa:	2b01      	cmp	r3, #1
4000a9fc:	f200 80e6 	bhi.w	4000abcc <ddr3TipVref+0x6b8>
4000aa00:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000aa02:	f240 1273 	movw	r2, #371	; 0x173
4000aa06:	f023 030f 	bic.w	r3, r3, #15
4000aa0a:	9d08      	ldr	r5, [sp, #32]
4000aa0c:	9200      	str	r2, [sp, #0]
4000aa0e:	4622      	mov	r2, r4
4000aa10:	480a      	ldr	r0, [pc, #40]	; (4000aa3c <ddr3TipVref+0x528>)
4000aa12:	432b      	orrs	r3, r5
4000aa14:	e0d8      	b.n	4000abc8 <ddr3TipVref+0x6b4>
4000aa16:	bf00      	nop
4000aa18:	40010f61 	andmi	r0, r1, r1, ror #30
4000aa1c:	4002084e 	andmi	r0, r2, lr, asr #16
4000aa20:	4002083e 	andmi	r0, r2, lr, lsr r8
4000aa24:	40010f85 	andmi	r0, r1, r5, lsl #31
4000aa28:	40020848 	andmi	r0, r2, r8, asr #16
4000aa2c:	40020838 	andmi	r0, r2, r8, lsr r8
4000aa30:	40020829 	andmi	r0, r2, r9, lsr #16
4000aa34:	40010fd2 	ldrdmi	r0, [r1], -r2
4000aa38:	40020824 	andmi	r0, r2, r4, lsr #16
4000aa3c:	40010f11 	andmi	r0, r1, r1, lsl pc
4000aa40:	40020868 	andmi	r0, r2, r8, ror #16
4000aa44:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000aa48:	2900      	cmp	r1, #0
4000aa4a:	d15b      	bne.n	4000ab04 <ddr3TipVref+0x5f0>
4000aa4c:	f8df b238 	ldr.w	fp, [pc, #568]	; 4000ac88 <ddr3TipVref+0x774>
4000aa50:	2201      	movs	r2, #1
4000aa52:	8003      	strh	r3, [r0, #0]
4000aa54:	a816      	add	r0, sp, #88	; 0x58
4000aa56:	f80a 2004 	strb.w	r2, [sl, r4]
4000aa5a:	eb04 050b 	add.w	r5, r4, fp
4000aa5e:	f814 200b 	ldrb.w	r2, [r4, fp]
4000aa62:	f8df e23c 	ldr.w	lr, [pc, #572]	; 4000aca0 <ddr3TipVref+0x78c>
4000aa66:	4b84      	ldr	r3, [pc, #528]	; (4000ac78 <ddr3TipVref+0x764>)
4000aa68:	f1a2 0c03 	sub.w	ip, r2, #3
4000aa6c:	9508      	str	r5, [sp, #32]
4000aa6e:	f804 c00e 	strb.w	ip, [r4, lr]
4000aa72:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000aa76:	54e2      	strb	r2, [r4, r3]
4000aa78:	3a01      	subs	r2, #1
4000aa7a:	4623      	mov	r3, r4
4000aa7c:	f804 200b 	strb.w	r2, [r4, fp]
4000aa80:	9002      	str	r0, [sp, #8]
4000aa82:	460a      	mov	r2, r1
4000aa84:	9805      	ldr	r0, [sp, #20]
4000aa86:	9100      	str	r1, [sp, #0]
4000aa88:	f8cd c004 	str.w	ip, [sp, #4]
4000aa8c:	f8cd c018 	str.w	ip, [sp, #24]
4000aa90:	f7fa f824 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000aa94:	4d79      	ldr	r5, [pc, #484]	; (4000ac7c <ddr3TipVref+0x768>)
4000aa96:	f8dd c018 	ldr.w	ip, [sp, #24]
4000aa9a:	4601      	mov	r1, r0
4000aa9c:	6028      	str	r0, [r5, #0]
4000aa9e:	b9b8      	cbnz	r0, 4000aad0 <ddr3TipVref+0x5bc>
4000aaa0:	9400      	str	r4, [sp, #0]
4000aaa2:	aa18      	add	r2, sp, #96	; 0x60
4000aaa4:	9001      	str	r0, [sp, #4]
4000aaa6:	f8cd c008 	str.w	ip, [sp, #8]
4000aaaa:	f814 000b 	ldrb.w	r0, [r4, fp]
4000aaae:	eb02 0080 	add.w	r0, r2, r0, lsl #2
4000aab2:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000aab4:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000aab8:	f022 020f 	bic.w	r2, r2, #15
4000aabc:	9805      	ldr	r0, [sp, #20]
4000aabe:	4313      	orrs	r3, r2
4000aac0:	460a      	mov	r2, r1
4000aac2:	9303      	str	r3, [sp, #12]
4000aac4:	460b      	mov	r3, r1
4000aac6:	f7fa f88f 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000aaca:	4601      	mov	r1, r0
4000aacc:	6028      	str	r0, [r5, #0]
4000aace:	b118      	cbz	r0, 4000aad8 <ddr3TipVref+0x5c4>
4000aad0:	f001 f9fc 	bl	4000becc <gtBreakOnFail>
4000aad4:	6828      	ldr	r0, [r5, #0]
4000aad6:	e0cb      	b.n	4000ac70 <ddr3TipVref+0x75c>
4000aad8:	f898 3000 	ldrb.w	r3, [r8]
4000aadc:	2b01      	cmp	r3, #1
4000aade:	d875      	bhi.n	4000abcc <ddr3TipVref+0x6b8>
4000aae0:	9d08      	ldr	r5, [sp, #32]
4000aae2:	a818      	add	r0, sp, #96	; 0x60
4000aae4:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000aae6:	782b      	ldrb	r3, [r5, #0]
4000aae8:	f022 0e0f 	bic.w	lr, r2, #15
4000aaec:	f240 1281 	movw	r2, #385	; 0x181
4000aaf0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
4000aaf4:	4862      	ldr	r0, [pc, #392]	; (4000ac80 <ddr3TipVref+0x76c>)
4000aaf6:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000aafa:	9200      	str	r2, [sp, #0]
4000aafc:	4622      	mov	r2, r4
4000aafe:	ea4e 0303 	orr.w	r3, lr, r3
4000ab02:	e061      	b.n	4000abc8 <ddr3TipVref+0x6b4>
4000ab04:	2901      	cmp	r1, #1
4000ab06:	d161      	bne.n	4000abcc <ddr3TipVref+0x6b8>
4000ab08:	2100      	movs	r1, #0
4000ab0a:	aa16      	add	r2, sp, #88	; 0x58
4000ab0c:	9805      	ldr	r0, [sp, #20]
4000ab0e:	4623      	mov	r3, r4
4000ab10:	9202      	str	r2, [sp, #8]
4000ab12:	460a      	mov	r2, r1
4000ab14:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000ab18:	e88d 1002 	stmia.w	sp, {r1, ip}
4000ab1c:	f8cd c018 	str.w	ip, [sp, #24]
4000ab20:	f7f9 ffdc 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000ab24:	f8df b154 	ldr.w	fp, [pc, #340]	; 4000ac7c <ddr3TipVref+0x768>
4000ab28:	f8dd c018 	ldr.w	ip, [sp, #24]
4000ab2c:	4601      	mov	r1, r0
4000ab2e:	f8cb 0000 	str.w	r0, [fp]
4000ab32:	b9c8      	cbnz	r0, 4000ab68 <ddr3TipVref+0x654>
4000ab34:	4b50      	ldr	r3, [pc, #320]	; (4000ac78 <ddr3TipVref+0x764>)
4000ab36:	9400      	str	r4, [sp, #0]
4000ab38:	9001      	str	r0, [sp, #4]
4000ab3a:	18e5      	adds	r5, r4, r3
4000ab3c:	f8cd c008 	str.w	ip, [sp, #8]
4000ab40:	5ce0      	ldrb	r0, [r4, r3]
4000ab42:	ab18      	add	r3, sp, #96	; 0x60
4000ab44:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000ab46:	eb03 0080 	add.w	r0, r3, r0, lsl #2
4000ab4a:	f022 020f 	bic.w	r2, r2, #15
4000ab4e:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000ab52:	9805      	ldr	r0, [sp, #20]
4000ab54:	4313      	orrs	r3, r2
4000ab56:	460a      	mov	r2, r1
4000ab58:	9303      	str	r3, [sp, #12]
4000ab5a:	460b      	mov	r3, r1
4000ab5c:	f7fa f844 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000ab60:	4601      	mov	r1, r0
4000ab62:	f8cb 0000 	str.w	r0, [fp]
4000ab66:	b120      	cbz	r0, 4000ab72 <ddr3TipVref+0x65e>
4000ab68:	f001 f9b0 	bl	4000becc <gtBreakOnFail>
4000ab6c:	f8db 0000 	ldr.w	r0, [fp]
4000ab70:	e07e      	b.n	4000ac70 <ddr3TipVref+0x75c>
4000ab72:	f898 3000 	ldrb.w	r3, [r8]
4000ab76:	2b01      	cmp	r3, #1
4000ab78:	d811      	bhi.n	4000ab9e <ddr3TipVref+0x68a>
4000ab7a:	782b      	ldrb	r3, [r5, #0]
4000ab7c:	ad18      	add	r5, sp, #96	; 0x60
4000ab7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000ab80:	483f      	ldr	r0, [pc, #252]	; (4000ac80 <ddr3TipVref+0x76c>)
4000ab82:	eb05 0383 	add.w	r3, r5, r3, lsl #2
4000ab86:	f022 0e0f 	bic.w	lr, r2, #15
4000ab8a:	f240 1287 	movw	r2, #391	; 0x187
4000ab8e:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000ab92:	9200      	str	r2, [sp, #0]
4000ab94:	4622      	mov	r2, r4
4000ab96:	ea4e 0303 	orr.w	r3, lr, r3
4000ab9a:	f003 fce7 	bl	4000e56c <mvPrintf>
4000ab9e:	2302      	movs	r3, #2
4000aba0:	f804 300a 	strb.w	r3, [r4, sl]
4000aba4:	4b37      	ldr	r3, [pc, #220]	; (4000ac84 <ddr3TipVref+0x770>)
4000aba6:	f109 0901 	add.w	r9, r9, #1
4000abaa:	781a      	ldrb	r2, [r3, #0]
4000abac:	3201      	adds	r2, #1
4000abae:	701a      	strb	r2, [r3, #0]
4000abb0:	f898 3000 	ldrb.w	r3, [r8]
4000abb4:	2b01      	cmp	r3, #1
4000abb6:	d809      	bhi.n	4000abcc <ddr3TipVref+0x6b8>
4000abb8:	4b33      	ldr	r3, [pc, #204]	; (4000ac88 <ddr3TipVref+0x774>)
4000abba:	2100      	movs	r1, #0
4000abbc:	4833      	ldr	r0, [pc, #204]	; (4000ac8c <ddr3TipVref+0x778>)
4000abbe:	f44f 72c6 	mov.w	r2, #396	; 0x18c
4000abc2:	5ce3      	ldrb	r3, [r4, r3]
4000abc4:	9200      	str	r2, [sp, #0]
4000abc6:	4622      	mov	r2, r4
4000abc8:	f003 fcd0 	bl	4000e56c <mvPrintf>
4000abcc:	3401      	adds	r4, #1
4000abce:	3602      	adds	r6, #2
4000abd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
4000abd2:	42ac      	cmp	r4, r5
4000abd4:	f4ff adee 	bcc.w	4000a7b4 <ddr3TipVref+0x2a0>
4000abd8:	9d05      	ldr	r5, [sp, #20]
4000abda:	980a      	ldr	r0, [sp, #40]	; 0x28
4000abdc:	2809      	cmp	r0, #9
4000abde:	d803      	bhi.n	4000abe8 <ddr3TipVref+0x6d4>
4000abe0:	9909      	ldr	r1, [sp, #36]	; 0x24
4000abe2:	4589      	cmp	r9, r1
4000abe4:	f67f ad34 	bls.w	4000a650 <ddr3TipVref+0x13c>
4000abe8:	4f29      	ldr	r7, [pc, #164]	; (4000ac90 <ddr3TipVref+0x77c>)
4000abea:	683b      	ldr	r3, [r7, #0]
4000abec:	781b      	ldrb	r3, [r3, #0]
4000abee:	07d9      	lsls	r1, r3, #31
4000abf0:	d534      	bpl.n	4000ac5c <ddr3TipVref+0x748>
4000abf2:	2400      	movs	r4, #0
4000abf4:	f10d 0858 	add.w	r8, sp, #88	; 0x58
4000abf8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4000ac7c <ddr3TipVref+0x768>
4000abfc:	f240 1b99 	movw	fp, #409	; 0x199
4000ac00:	4626      	mov	r6, r4
4000ac02:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 4000aca4 <ddr3TipVref+0x790>
4000ac06:	e026      	b.n	4000ac56 <ddr3TipVref+0x742>
4000ac08:	683b      	ldr	r3, [r7, #0]
4000ac0a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ac0e:	fa43 f304 	asr.w	r3, r3, r4
4000ac12:	07da      	lsls	r2, r3, #31
4000ac14:	d51e      	bpl.n	4000ac54 <ddr3TipVref+0x740>
4000ac16:	2100      	movs	r1, #0
4000ac18:	23a8      	movs	r3, #168	; 0xa8
4000ac1a:	4628      	mov	r0, r5
4000ac1c:	9301      	str	r3, [sp, #4]
4000ac1e:	460a      	mov	r2, r1
4000ac20:	4623      	mov	r3, r4
4000ac22:	9600      	str	r6, [sp, #0]
4000ac24:	f8cd 8008 	str.w	r8, [sp, #8]
4000ac28:	f7f9 ff58 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000ac2c:	4601      	mov	r1, r0
4000ac2e:	f8c9 0000 	str.w	r0, [r9]
4000ac32:	b120      	cbz	r0, 4000ac3e <ddr3TipVref+0x72a>
4000ac34:	f001 f94a 	bl	4000becc <gtBreakOnFail>
4000ac38:	4b10      	ldr	r3, [pc, #64]	; (4000ac7c <ddr3TipVref+0x768>)
4000ac3a:	6818      	ldr	r0, [r3, #0]
4000ac3c:	e018      	b.n	4000ac70 <ddr3TipVref+0x75c>
4000ac3e:	f89a 3000 	ldrb.w	r3, [sl]
4000ac42:	2b02      	cmp	r3, #2
4000ac44:	d806      	bhi.n	4000ac54 <ddr3TipVref+0x740>
4000ac46:	4813      	ldr	r0, [pc, #76]	; (4000ac94 <ddr3TipVref+0x780>)
4000ac48:	4622      	mov	r2, r4
4000ac4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000ac4c:	f8cd b000 	str.w	fp, [sp]
4000ac50:	f003 fc8c 	bl	4000e56c <mvPrintf>
4000ac54:	3401      	adds	r4, #1
4000ac56:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000ac58:	4294      	cmp	r4, r2
4000ac5a:	d3d5      	bcc.n	4000ac08 <ddr3TipVref+0x6f4>
4000ac5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4000ac5e:	2301      	movs	r3, #1
4000ac60:	2000      	movs	r0, #0
4000ac62:	706b      	strb	r3, [r5, #1]
4000ac64:	4b0c      	ldr	r3, [pc, #48]	; (4000ac98 <ddr3TipVref+0x784>)
4000ac66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
4000ac68:	601d      	str	r5, [r3, #0]
4000ac6a:	4b0c      	ldr	r3, [pc, #48]	; (4000ac9c <ddr3TipVref+0x788>)
4000ac6c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
4000ac6e:	601d      	str	r5, [r3, #0]
4000ac70:	b019      	add	sp, #100	; 0x64
4000ac72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ac76:	bf00      	nop
4000ac78:	40020824 	andmi	r0, r2, r4, lsr #16
4000ac7c:	40020868 	andmi	r0, r2, r8, ror #16
4000ac80:	40010f11 	andmi	r0, r1, r1, lsl pc
4000ac84:	40020829 	andmi	r0, r2, r9, lsr #16
4000ac88:	40020838 	andmi	r0, r2, r8, lsr r8
4000ac8c:	40010fd2 	ldrdmi	r0, [r1], -r2
4000ac90:	400205d8 	ldrdmi	r0, [r2], -r8
4000ac94:	40011006 	andmi	r1, r1, r6
4000ac98:	40014f20 	andmi	r4, r1, r0, lsr #30
4000ac9c:	40014f1c 	andmi	r4, r1, ip, lsl pc
4000aca0:	40020848 	andmi	r0, r2, r8, asr #16
4000aca4:	40014588 	andmi	r4, r1, r8, lsl #11

Disassembly of section .text.ddr3TipCmdAddrInitDelay:

4000aca8 <ddr3TipCmdAddrInitDelay>:
ddr3TipCmdAddrInitDelay():
4000aca8:	4b20      	ldr	r3, [pc, #128]	; (4000ad2c <ddr3TipCmdAddrInitDelay+0x84>)
4000acaa:	b5f0      	push	{r4, r5, r6, r7, lr}
4000acac:	4604      	mov	r4, r0
4000acae:	681b      	ldr	r3, [r3, #0]
4000acb0:	b085      	sub	sp, #20
4000acb2:	460e      	mov	r6, r1
4000acb4:	3301      	adds	r3, #1
4000acb6:	d106      	bne.n	4000acc6 <ddr3TipCmdAddrInitDelay+0x1e>
4000acb8:	4b1d      	ldr	r3, [pc, #116]	; (4000ad30 <ddr3TipCmdAddrInitDelay+0x88>)
4000acba:	781b      	ldrb	r3, [r3, #0]
4000acbc:	2b03      	cmp	r3, #3
4000acbe:	d802      	bhi.n	4000acc6 <ddr3TipCmdAddrInitDelay+0x1e>
4000acc0:	481c      	ldr	r0, [pc, #112]	; (4000ad34 <ddr3TipCmdAddrInitDelay+0x8c>)
4000acc2:	f003 fc53 	bl	4000e56c <mvPrintf>
4000acc6:	4b1c      	ldr	r3, [pc, #112]	; (4000ad38 <ddr3TipCmdAddrInitDelay+0x90>)
4000acc8:	681b      	ldr	r3, [r3, #0]
4000acca:	7818      	ldrb	r0, [r3, #0]
4000accc:	f010 0001 	ands.w	r0, r0, #1
4000acd0:	d029      	beq.n	4000ad26 <ddr3TipCmdAddrInitDelay+0x7e>
4000acd2:	4b16      	ldr	r3, [pc, #88]	; (4000ad2c <ddr3TipCmdAddrInitDelay+0x84>)
4000acd4:	4631      	mov	r1, r6
4000acd6:	6818      	ldr	r0, [r3, #0]
4000acd8:	f7f5 e9e8 	blx	400000ac <__aeabi_uidiv>
4000acdc:	4b17      	ldr	r3, [pc, #92]	; (4000ad3c <ddr3TipCmdAddrInitDelay+0x94>)
4000acde:	4631      	mov	r1, r6
4000ace0:	4607      	mov	r7, r0
4000ace2:	6818      	ldr	r0, [r3, #0]
4000ace4:	f7f5 e9e2 	blx	400000ac <__aeabi_uidiv>
4000ace8:	f007 033f 	and.w	r3, r7, #63	; 0x3f
4000acec:	0685      	lsls	r5, r0, #26
4000acee:	4602      	mov	r2, r0
4000acf0:	eb03 4515 	add.w	r5, r3, r5, lsr #16
4000acf4:	4b0e      	ldr	r3, [pc, #56]	; (4000ad30 <ddr3TipCmdAddrInitDelay+0x88>)
4000acf6:	781b      	ldrb	r3, [r3, #0]
4000acf8:	2b01      	cmp	r3, #1
4000acfa:	d804      	bhi.n	4000ad06 <ddr3TipCmdAddrInitDelay+0x5e>
4000acfc:	4810      	ldr	r0, [pc, #64]	; (4000ad40 <ddr3TipCmdAddrInitDelay+0x98>)
4000acfe:	4639      	mov	r1, r7
4000ad00:	4633      	mov	r3, r6
4000ad02:	f003 fc33 	bl	4000e56c <mvPrintf>
4000ad06:	2100      	movs	r1, #0
4000ad08:	2301      	movs	r3, #1
4000ad0a:	4620      	mov	r0, r4
4000ad0c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000ad10:	460a      	mov	r2, r1
4000ad12:	9102      	str	r1, [sp, #8]
4000ad14:	9503      	str	r5, [sp, #12]
4000ad16:	f7f9 ff67 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000ad1a:	4c0a      	ldr	r4, [pc, #40]	; (4000ad44 <ddr3TipCmdAddrInitDelay+0x9c>)
4000ad1c:	6020      	str	r0, [r4, #0]
4000ad1e:	b110      	cbz	r0, 4000ad26 <ddr3TipCmdAddrInitDelay+0x7e>
4000ad20:	f001 f8d4 	bl	4000becc <gtBreakOnFail>
4000ad24:	6820      	ldr	r0, [r4, #0]
4000ad26:	b005      	add	sp, #20
4000ad28:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000ad2a:	bf00      	nop
4000ad2c:	40014590 	mulmi	r1, r0, r5
4000ad30:	40014588 	andmi	r4, r1, r8, lsl #11
4000ad34:	4001103a 	andmi	r1, r1, sl, lsr r0
4000ad38:	400205d8 	ldrdmi	r0, [r2], -r8
4000ad3c:	40020834 	andmi	r0, r2, r4, lsr r8
4000ad40:	4001106b 	andmi	r1, r1, fp, rrx
4000ad44:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.speedBinTable:

4000ad48 <speedBinTable>:
speedBinTable():
4000ad48:	290d      	cmp	r1, #13
4000ad4a:	d808      	bhi.n	4000ad5e <speedBinTable+0x16>
4000ad4c:	e8df f001 	tbb	[pc, r1]
4000ad50:	160b0909 	strne	r0, [fp], -r9, lsl #18
4000ad54:	392e231a 	stmdbcc	lr!, {r1, r3, r4, r8, r9, sp}
4000ad58:	51606048 	cmnpl	r0, r8, asr #32
4000ad5c:	20005451 	andcs	r5, r0, r1, asr r4
4000ad60:	4770      	bx	lr
4000ad62:	4b34      	ldr	r3, [pc, #208]	; (4000ae34 <speedBinTable+0xec>)
4000ad64:	e00b      	b.n	4000ad7e <speedBinTable+0x36>
4000ad66:	2804      	cmp	r0, #4
4000ad68:	d958      	bls.n	4000ae1c <speedBinTable+0xd4>
4000ad6a:	2808      	cmp	r0, #8
4000ad6c:	d947      	bls.n	4000adfe <speedBinTable+0xb6>
4000ad6e:	280c      	cmp	r0, #12
4000ad70:	d948      	bls.n	4000ae04 <speedBinTable+0xbc>
4000ad72:	f248 43d0 	movw	r3, #34000	; 0x84d0
4000ad76:	f248 02e8 	movw	r2, #33000	; 0x80e8
4000ad7a:	e02c      	b.n	4000add6 <speedBinTable+0x8e>
4000ad7c:	4b2e      	ldr	r3, [pc, #184]	; (4000ae38 <speedBinTable+0xf0>)
4000ad7e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000ad82:	4770      	bx	lr
4000ad84:	2801      	cmp	r0, #1
4000ad86:	d940      	bls.n	4000ae0a <speedBinTable+0xc2>
4000ad88:	2804      	cmp	r0, #4
4000ad8a:	d941      	bls.n	4000ae10 <speedBinTable+0xc8>
4000ad8c:	f241 7370 	movw	r3, #6000	; 0x1770
4000ad90:	f241 3288 	movw	r2, #5000	; 0x1388
4000ad94:	e005      	b.n	4000ada2 <speedBinTable+0x5a>
4000ad96:	2804      	cmp	r0, #4
4000ad98:	d937      	bls.n	4000ae0a <speedBinTable+0xc2>
4000ad9a:	f641 534c 	movw	r3, #7500	; 0x1d4c
4000ad9e:	f241 7270 	movw	r2, #6000	; 0x1770
4000ada2:	280c      	cmp	r0, #12
4000ada4:	bf8c      	ite	hi
4000ada6:	4610      	movhi	r0, r2
4000ada8:	4618      	movls	r0, r3
4000adaa:	4770      	bx	lr
4000adac:	2801      	cmp	r0, #1
4000adae:	d92f      	bls.n	4000ae10 <speedBinTable+0xc8>
4000adb0:	f241 53f9 	movw	r3, #5625	; 0x15f9
4000adb4:	f241 3288 	movw	r2, #5000	; 0x1388
4000adb8:	2808      	cmp	r0, #8
4000adba:	bf8c      	ite	hi
4000adbc:	4610      	movhi	r0, r2
4000adbe:	4618      	movls	r0, r3
4000adc0:	4770      	bx	lr
4000adc2:	2801      	cmp	r0, #1
4000adc4:	d927      	bls.n	4000ae16 <speedBinTable+0xce>
4000adc6:	2804      	cmp	r0, #4
4000adc8:	d928      	bls.n	4000ae1c <speedBinTable+0xd4>
4000adca:	280c      	cmp	r0, #12
4000adcc:	d929      	bls.n	4000ae22 <speedBinTable+0xda>
4000adce:	f646 1378 	movw	r3, #27000	; 0x6978
4000add2:	f246 12a8 	movw	r2, #25000	; 0x61a8
4000add6:	2810      	cmp	r0, #16
4000add8:	bf8c      	ite	hi
4000adda:	4610      	movhi	r0, r2
4000addc:	4618      	movls	r0, r3
4000adde:	4770      	bx	lr
4000ade0:	2804      	cmp	r0, #4
4000ade2:	d921      	bls.n	4000ae28 <speedBinTable+0xe0>
4000ade4:	2808      	cmp	r0, #8
4000ade6:	d922      	bls.n	4000ae2e <speedBinTable+0xe6>
4000ade8:	f649 4340 	movw	r3, #40000	; 0x9c40
4000adec:	f648 02b8 	movw	r2, #35000	; 0x88b8
4000adf0:	e7d7      	b.n	4000ada2 <speedBinTable+0x5a>
4000adf2:	f643 2098 	movw	r0, #15000	; 0x3a98
4000adf6:	4770      	bx	lr
4000adf8:	f645 50c0 	movw	r0, #24000	; 0x5dc0
4000adfc:	4770      	bx	lr
4000adfe:	f648 40a0 	movw	r0, #36000	; 0x8ca0
4000ae02:	4770      	bx	lr
4000ae04:	f648 00b8 	movw	r0, #35000	; 0x88b8
4000ae08:	4770      	bx	lr
4000ae0a:	f242 7010 	movw	r0, #10000	; 0x2710
4000ae0e:	4770      	bx	lr
4000ae10:	f641 504c 	movw	r0, #7500	; 0x1d4c
4000ae14:	4770      	bx	lr
4000ae16:	f649 4040 	movw	r0, #40000	; 0x9c40
4000ae1a:	4770      	bx	lr
4000ae1c:	f249 207c 	movw	r0, #37500	; 0x927c
4000ae20:	4770      	bx	lr
4000ae22:	f247 5030 	movw	r0, #30000	; 0x7530
4000ae26:	4770      	bx	lr
4000ae28:	f24c 3050 	movw	r0, #50000	; 0xc350
4000ae2c:	4770      	bx	lr
4000ae2e:	f64a 70c8 	movw	r0, #45000	; 0xafc8
4000ae32:	4770      	bx	lr
4000ae34:	40014c8c 	andmi	r4, r1, ip, lsl #25
4000ae38:	40014c28 	andmi	r4, r1, r8, lsr #24

Disassembly of section .text.patternTableGetWord:

4000ae3c <patternTableGetWord>:
patternTableGetWord():
4000ae3c:	4b96      	ldr	r3, [pc, #600]	; (4000b098 <patternTableGetWord+0x25c>)
4000ae3e:	b570      	push	{r4, r5, r6, lr}
4000ae40:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000ae44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000ae48:	0758      	lsls	r0, r3, #29
4000ae4a:	f140 80a5 	bpl.w	4000af98 <patternTableGetWord+0x15c>
4000ae4e:	2924      	cmp	r1, #36	; 0x24
4000ae50:	f200 8175 	bhi.w	4000b13e <patternTableGetWord+0x302>
4000ae54:	e8df f001 	tbb	[pc, r1]
4000ae58:	5a231313 	bpl	408cfaac <startIf+0x8af0d4>
4000ae5c:	3c31542b 	ldccc	4, cr5, [r1], #-172	; 0xffffff54
4000ae60:	3c3c3c3c 	ldccc	12, cr3, [ip], #-240	; 0xffffff10
4000ae64:	633c3c3c 	teqvs	ip, #60, 24	; 0x3c00
4000ae68:	61616161 	cmnvs	r1, r1, ror #2
4000ae6c:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000ae70:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000ae74:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000ae78:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000ae7c:	2a000086 	bcs	4000b09c <patternTableGetWord+0x260>
4000ae80:	f000 815f 	beq.w	4000b142 <patternTableGetWord+0x306>
4000ae84:	2a02      	cmp	r2, #2
4000ae86:	f000 815c 	beq.w	4000b142 <patternTableGetWord+0x306>
4000ae8a:	2a05      	cmp	r2, #5
4000ae8c:	f000 8159 	beq.w	4000b142 <patternTableGetWord+0x306>
4000ae90:	2a07      	cmp	r2, #7
4000ae92:	bf14      	ite	ne
4000ae94:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000ae98:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000ae9c:	e159      	b.n	4000b152 <patternTableGetWord+0x316>
4000ae9e:	f012 0f01 	tst.w	r2, #1
4000aea2:	bf0c      	ite	eq
4000aea4:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000aea8:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000aeac:	e151      	b.n	4000b152 <patternTableGetWord+0x316>
4000aeae:	2a05      	cmp	r2, #5
4000aeb0:	bf8c      	ite	hi
4000aeb2:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000aeb6:	2200      	movls	r2, #0
4000aeb8:	e14b      	b.n	4000b152 <patternTableGetWord+0x316>
4000aeba:	4610      	mov	r0, r2
4000aebc:	2103      	movs	r1, #3
4000aebe:	f7f5 e8f6 	blx	400000ac <__aeabi_uidiv>
4000aec2:	23ff      	movs	r3, #255	; 0xff
4000aec4:	b2c0      	uxtb	r0, r0
4000aec6:	fa03 f300 	lsl.w	r3, r3, r0
4000aeca:	f3c3 2307 	ubfx	r3, r3, #8, #8
4000aece:	e012      	b.n	4000aef6 <patternTableGetWord+0xba>
4000aed0:	3907      	subs	r1, #7
4000aed2:	2000      	movs	r0, #0
4000aed4:	4c71      	ldr	r4, [pc, #452]	; (4000b09c <patternTableGetWord+0x260>)
4000aed6:	0052      	lsls	r2, r2, #1
4000aed8:	b2c9      	uxtb	r1, r1
4000aeda:	4603      	mov	r3, r0
4000aedc:	b2c5      	uxtb	r5, r0
4000aede:	428d      	cmp	r5, r1
4000aee0:	bf0c      	ite	eq
4000aee2:	4615      	moveq	r5, r2
4000aee4:	1c55      	addne	r5, r2, #1
4000aee6:	5d65      	ldrb	r5, [r4, r5]
4000aee8:	fa05 f500 	lsl.w	r5, r5, r0
4000aeec:	3001      	adds	r0, #1
4000aeee:	432b      	orrs	r3, r5
4000aef0:	2808      	cmp	r0, #8
4000aef2:	b2db      	uxtb	r3, r3
4000aef4:	d1f2      	bne.n	4000aedc <patternTableGetWord+0xa0>
4000aef6:	041a      	lsls	r2, r3, #16
4000aef8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
4000aefc:	431a      	orrs	r2, r3
4000aefe:	e0f4      	b.n	4000b0ea <patternTableGetWord+0x2ae>
4000af00:	2a05      	cmp	r2, #5
4000af02:	bf8c      	ite	hi
4000af04:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000af08:	2200      	movls	r2, #0
4000af0a:	e122      	b.n	4000b152 <patternTableGetWord+0x316>
4000af0c:	3a02      	subs	r2, #2
4000af0e:	2a03      	cmp	r2, #3
4000af10:	bf94      	ite	ls
4000af12:	f04f 3220 	movls.w	r2, #538976288	; 0x20202020
4000af16:	2200      	movhi	r2, #0
4000af18:	e11b      	b.n	4000b152 <patternTableGetWord+0x316>
4000af1a:	390f      	subs	r1, #15
4000af1c:	e0aa      	b.n	4000b074 <patternTableGetWord+0x238>
4000af1e:	4960      	ldr	r1, [pc, #384]	; (4000b0a0 <patternTableGetWord+0x264>)
4000af20:	08d3      	lsrs	r3, r2, #3
4000af22:	f002 0207 	and.w	r2, r2, #7
4000af26:	5ccb      	ldrb	r3, [r1, r3]
4000af28:	fa43 f202 	asr.w	r2, r3, r2
4000af2c:	f012 0201 	ands.w	r2, r2, #1
4000af30:	e0a6      	b.n	4000b080 <patternTableGetWord+0x244>
4000af32:	3914      	subs	r1, #20
4000af34:	2301      	movs	r3, #1
4000af36:	b2c9      	uxtb	r1, r1
4000af38:	fa03 f101 	lsl.w	r1, r3, r1
4000af3c:	07d3      	lsls	r3, r2, #31
4000af3e:	b2c9      	uxtb	r1, r1
4000af40:	d50b      	bpl.n	4000af5a <patternTableGetWord+0x11e>
4000af42:	43c9      	mvns	r1, r1
4000af44:	e006      	b.n	4000af54 <patternTableGetWord+0x118>
4000af46:	07d0      	lsls	r0, r2, #31
4000af48:	d406      	bmi.n	4000af58 <patternTableGetWord+0x11c>
4000af4a:	391c      	subs	r1, #28
4000af4c:	2201      	movs	r2, #1
4000af4e:	b2c9      	uxtb	r1, r1
4000af50:	fa02 f101 	lsl.w	r1, r2, r1
4000af54:	b2c9      	uxtb	r1, r1
4000af56:	e000      	b.n	4000af5a <patternTableGetWord+0x11e>
4000af58:	2100      	movs	r1, #0
4000af5a:	040a      	lsls	r2, r1, #16
4000af5c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
4000af60:	430a      	orrs	r2, r1
4000af62:	e0ce      	b.n	4000b102 <patternTableGetWord+0x2c6>
4000af64:	f002 031f 	and.w	r3, r2, #31
4000af68:	f002 0207 	and.w	r2, r2, #7
4000af6c:	2b0f      	cmp	r3, #15
4000af6e:	d90a      	bls.n	4000af86 <patternTableGetWord+0x14a>
4000af70:	2a07      	cmp	r2, #7
4000af72:	d005      	beq.n	4000af80 <patternTableGetWord+0x144>
4000af74:	f1a2 0105 	sub.w	r1, r2, #5
4000af78:	424a      	negs	r2, r1
4000af7a:	eb42 0201 	adc.w	r2, r2, r1
4000af7e:	b13a      	cbz	r2, 4000af90 <patternTableGetWord+0x154>
4000af80:	f04f 32ff 	mov.w	r2, #4294967295
4000af84:	e004      	b.n	4000af90 <patternTableGetWord+0x154>
4000af86:	2a06      	cmp	r2, #6
4000af88:	bf0c      	ite	eq
4000af8a:	f04f 32ff 	moveq.w	r2, #4294967295
4000af8e:	2200      	movne	r2, #0
4000af90:	f003 030f 	and.w	r3, r3, #15
4000af94:	2b07      	cmp	r3, #7
4000af96:	e0cf      	b.n	4000b138 <patternTableGetWord+0x2fc>
4000af98:	2924      	cmp	r1, #36	; 0x24
4000af9a:	f200 80d0 	bhi.w	4000b13e <patternTableGetWord+0x302>
4000af9e:	e8df f011 	tbh	[pc, r1, lsl #1]
4000afa2:	00250025 	eoreq	r0, r5, r5, lsr #32
4000afa6:	00600025 	rsbeq	r0, r0, r5, lsr #32
4000afaa:	005a0027 	subseq	r0, sl, r7, lsr #32
4000afae:	002d00d3 	ldrdeq	r0, [sp], -r3	; <UNPREDICTABLE>
4000afb2:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000afb6:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000afba:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000afbe:	0073002d 	rsbseq	r0, r3, sp, lsr #32
4000afc2:	006800d3 	ldrdeq	r0, [r8], #-3	; <UNPREDICTABLE>
4000afc6:	00680068 	rsbeq	r0, r8, r8, rrx
4000afca:	00950095 	umullseq	r0, r5, r5, r0
4000afce:	00950095 	umullseq	r0, r5, r5, r0
4000afd2:	00950095 	umullseq	r0, r5, r5, r0
4000afd6:	00950095 	umullseq	r0, r5, r5, r0
4000afda:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000afde:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000afe2:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000afe6:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000afea:	4a2d00b6 	bmi	40b4b2ca <startIf+0xb2a8f2>
4000afee:	e0b0      	b.n	4000b152 <patternTableGetWord+0x316>
4000aff0:	2a02      	cmp	r2, #2
4000aff2:	bf8c      	ite	hi
4000aff4:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000aff8:	2200      	movls	r2, #0
4000affa:	e0aa      	b.n	4000b152 <patternTableGetWord+0x316>
4000affc:	3907      	subs	r1, #7
4000affe:	2300      	movs	r3, #0
4000b000:	4826      	ldr	r0, [pc, #152]	; (4000b09c <patternTableGetWord+0x260>)
4000b002:	0055      	lsls	r5, r2, #1
4000b004:	b2c9      	uxtb	r1, r1
4000b006:	0092      	lsls	r2, r2, #2
4000b008:	461c      	mov	r4, r3
4000b00a:	b2de      	uxtb	r6, r3
4000b00c:	428e      	cmp	r6, r1
4000b00e:	bf0c      	ite	eq
4000b010:	4616      	moveq	r6, r2
4000b012:	1c56      	addne	r6, r2, #1
4000b014:	5d86      	ldrb	r6, [r0, r6]
4000b016:	fa06 f603 	lsl.w	r6, r6, r3
4000b01a:	3301      	adds	r3, #1
4000b01c:	4334      	orrs	r4, r6
4000b01e:	2b08      	cmp	r3, #8
4000b020:	b2e4      	uxtb	r4, r4
4000b022:	d1f2      	bne.n	4000b00a <patternTableGetWord+0x1ce>
4000b024:	3501      	adds	r5, #1
4000b026:	2300      	movs	r3, #0
4000b028:	4e1c      	ldr	r6, [pc, #112]	; (4000b09c <patternTableGetWord+0x260>)
4000b02a:	006d      	lsls	r5, r5, #1
4000b02c:	4618      	mov	r0, r3
4000b02e:	b2da      	uxtb	r2, r3
4000b030:	428a      	cmp	r2, r1
4000b032:	bf0c      	ite	eq
4000b034:	462a      	moveq	r2, r5
4000b036:	1c6a      	addne	r2, r5, #1
4000b038:	5cb2      	ldrb	r2, [r6, r2]
4000b03a:	fa02 f203 	lsl.w	r2, r2, r3
4000b03e:	3301      	adds	r3, #1
4000b040:	4310      	orrs	r0, r2
4000b042:	2b08      	cmp	r3, #8
4000b044:	b2c0      	uxtb	r0, r0
4000b046:	d1f2      	bne.n	4000b02e <patternTableGetWord+0x1f2>
4000b048:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
4000b04c:	ea44 4200 	orr.w	r2, r4, r0, lsl #16
4000b050:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
4000b054:	e07d      	b.n	4000b152 <patternTableGetWord+0x316>
4000b056:	2a02      	cmp	r2, #2
4000b058:	bf8c      	ite	hi
4000b05a:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000b05e:	2200      	movls	r2, #0
4000b060:	e077      	b.n	4000b152 <patternTableGetWord+0x316>
4000b062:	2a00      	cmp	r2, #0
4000b064:	d075      	beq.n	4000b152 <patternTableGetWord+0x316>
4000b066:	2a03      	cmp	r2, #3
4000b068:	bf14      	ite	ne
4000b06a:	f04f 32ff 	movne.w	r2, #4294967295
4000b06e:	2200      	moveq	r2, #0
4000b070:	e06f      	b.n	4000b152 <patternTableGetWord+0x316>
4000b072:	3910      	subs	r1, #16
4000b074:	4610      	mov	r0, r2
4000b076:	b2c9      	uxtb	r1, r1
4000b078:	f7f5 e818 	blx	400000ac <__aeabi_uidiv>
4000b07c:	f010 0201 	ands.w	r2, r0, #1
4000b080:	bf18      	it	ne
4000b082:	f04f 32ff 	movne.w	r2, #4294967295
4000b086:	e064      	b.n	4000b152 <patternTableGetWord+0x316>
4000b088:	4b04      	ldr	r3, [pc, #16]	; (4000b09c <patternTableGetWord+0x260>)
4000b08a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
4000b08e:	7893      	ldrb	r3, [r2, #2]
4000b090:	b953      	cbnz	r3, 4000b0a8 <patternTableGetWord+0x26c>
4000b092:	78d2      	ldrb	r2, [r2, #3]
4000b094:	b992      	cbnz	r2, 4000b0bc <patternTableGetWord+0x280>
4000b096:	e05c      	b.n	4000b152 <patternTableGetWord+0x316>
4000b098:	40020998 	mulmi	r2, r8, r9
4000b09c:	40012305 	andmi	r2, r1, r5, lsl #6
4000b0a0:	40012385 	andmi	r2, r1, r5, lsl #7
4000b0a4:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000b0a8:	2b01      	cmp	r3, #1
4000b0aa:	d150      	bne.n	4000b14e <patternTableGetWord+0x312>
4000b0ac:	78d2      	ldrb	r2, [r2, #3]
4000b0ae:	4b2a      	ldr	r3, [pc, #168]	; (4000b158 <patternTableGetWord+0x31c>)
4000b0b0:	2a00      	cmp	r2, #0
4000b0b2:	bf0c      	ite	eq
4000b0b4:	461a      	moveq	r2, r3
4000b0b6:	f04f 32ff 	movne.w	r2, #4294967295
4000b0ba:	e04a      	b.n	4000b152 <patternTableGetWord+0x316>
4000b0bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000b0c0:	2a01      	cmp	r2, #1
4000b0c2:	bf0c      	ite	eq
4000b0c4:	461a      	moveq	r2, r3
4000b0c6:	f04f 32ff 	movne.w	r2, #4294967295
4000b0ca:	e042      	b.n	4000b152 <patternTableGetWord+0x316>
4000b0cc:	3914      	subs	r1, #20
4000b0ce:	2301      	movs	r3, #1
4000b0d0:	07d2      	lsls	r2, r2, #31
4000b0d2:	b2c9      	uxtb	r1, r1
4000b0d4:	fa03 f101 	lsl.w	r1, r3, r1
4000b0d8:	b2c9      	uxtb	r1, r1
4000b0da:	d501      	bpl.n	4000b0e0 <patternTableGetWord+0x2a4>
4000b0dc:	43c9      	mvns	r1, r1
4000b0de:	b2c9      	uxtb	r1, r1
4000b0e0:	43cb      	mvns	r3, r1
4000b0e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
4000b0e6:	ea41 4203 	orr.w	r2, r1, r3, lsl #16
4000b0ea:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
4000b0ee:	e030      	b.n	4000b152 <patternTableGetWord+0x316>
4000b0f0:	391c      	subs	r1, #28
4000b0f2:	2301      	movs	r3, #1
4000b0f4:	b2c9      	uxtb	r1, r1
4000b0f6:	fa03 f101 	lsl.w	r1, r3, r1
4000b0fa:	07d3      	lsls	r3, r2, #31
4000b0fc:	b2c9      	uxtb	r1, r1
4000b0fe:	d403      	bmi.n	4000b108 <patternTableGetWord+0x2cc>
4000b100:	040a      	lsls	r2, r1, #16
4000b102:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
4000b106:	e024      	b.n	4000b152 <patternTableGetWord+0x316>
4000b108:	ea41 2201 	orr.w	r2, r1, r1, lsl #8
4000b10c:	e021      	b.n	4000b152 <patternTableGetWord+0x316>
4000b10e:	f002 030f 	and.w	r3, r2, #15
4000b112:	f002 0203 	and.w	r2, r2, #3
4000b116:	2b07      	cmp	r3, #7
4000b118:	d906      	bls.n	4000b128 <patternTableGetWord+0x2ec>
4000b11a:	f64f 71ff 	movw	r1, #65535	; 0xffff
4000b11e:	2a01      	cmp	r2, #1
4000b120:	bf8c      	ite	hi
4000b122:	460a      	movhi	r2, r1
4000b124:	2200      	movls	r2, #0
4000b126:	e004      	b.n	4000b132 <patternTableGetWord+0x2f6>
4000b128:	490b      	ldr	r1, [pc, #44]	; (4000b158 <patternTableGetWord+0x31c>)
4000b12a:	2a03      	cmp	r2, #3
4000b12c:	bf0c      	ite	eq
4000b12e:	460a      	moveq	r2, r1
4000b130:	2200      	movne	r2, #0
4000b132:	f003 0307 	and.w	r3, r3, #7
4000b136:	2b03      	cmp	r3, #3
4000b138:	d90b      	bls.n	4000b152 <patternTableGetWord+0x316>
4000b13a:	43d2      	mvns	r2, r2
4000b13c:	e009      	b.n	4000b152 <patternTableGetWord+0x316>
4000b13e:	2200      	movs	r2, #0
4000b140:	e007      	b.n	4000b152 <patternTableGetWord+0x316>
4000b142:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
4000b146:	e004      	b.n	4000b152 <patternTableGetWord+0x316>
4000b148:	f64f 72ff 	movw	r2, #65535	; 0xffff
4000b14c:	e001      	b.n	4000b152 <patternTableGetWord+0x316>
4000b14e:	f04f 32ff 	mov.w	r2, #4294967295
4000b152:	4610      	mov	r0, r2
4000b154:	bd70      	pop	{r4, r5, r6, pc}
4000b156:	bf00      	nop
4000b158:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000

Disassembly of section .text.ddr3TipGetTopologyMap:

4000b15c <ddr3TipGetTopologyMap>:
ddr3TipGetTopologyMap():
4000b15c:	4b01      	ldr	r3, [pc, #4]	; (4000b164 <ddr3TipGetTopologyMap+0x8>)
4000b15e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000b162:	4770      	bx	lr
4000b164:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipSetTopologyMap:

4000b168 <ddr3TipSetTopologyMap>:
ddr3TipSetTopologyMap():
4000b168:	4b01      	ldr	r3, [pc, #4]	; (4000b170 <ddr3TipSetTopologyMap+0x8>)
4000b16a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
4000b16e:	4770      	bx	lr
4000b170:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipDevAttrInit:

4000b174 <ddr3TipDevAttrInit>:
ddr3TipDevAttrInit():
4000b174:	4a07      	ldr	r2, [pc, #28]	; (4000b194 <ddr3TipDevAttrInit+0x20>)
4000b176:	210d      	movs	r1, #13
4000b178:	2300      	movs	r3, #0
4000b17a:	fb01 2100 	mla	r1, r1, r0, r2
4000b17e:	22ff      	movs	r2, #255	; 0xff
4000b180:	54ca      	strb	r2, [r1, r3]
4000b182:	3301      	adds	r3, #1
4000b184:	2b0d      	cmp	r3, #13
4000b186:	d1fb      	bne.n	4000b180 <ddr3TipDevAttrInit+0xc>
4000b188:	4b03      	ldr	r3, [pc, #12]	; (4000b198 <ddr3TipDevAttrInit+0x24>)
4000b18a:	2201      	movs	r2, #1
4000b18c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
4000b190:	4770      	bx	lr
4000b192:	bf00      	nop
4000b194:	40020858 	andmi	r0, r2, r8, asr r8
4000b198:	40020994 	mulmi	r2, r4, r9

Disassembly of section .text.ddr3TipDevAttrGet:

4000b19c <ddr3TipDevAttrGet>:
ddr3TipDevAttrGet():
4000b19c:	b538      	push	{r3, r4, r5, lr}
4000b19e:	4604      	mov	r4, r0
4000b1a0:	4b06      	ldr	r3, [pc, #24]	; (4000b1bc <ddr3TipDevAttrGet+0x20>)
4000b1a2:	460d      	mov	r5, r1
4000b1a4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000b1a8:	b90b      	cbnz	r3, 4000b1ae <ddr3TipDevAttrGet+0x12>
4000b1aa:	f7ff ffe3 	bl	4000b174 <ddr3TipDevAttrInit>
4000b1ae:	230d      	movs	r3, #13
4000b1b0:	fb03 5404 	mla	r4, r3, r4, r5
4000b1b4:	4b02      	ldr	r3, [pc, #8]	; (4000b1c0 <ddr3TipDevAttrGet+0x24>)
4000b1b6:	5d18      	ldrb	r0, [r3, r4]
4000b1b8:	bd38      	pop	{r3, r4, r5, pc}
4000b1ba:	bf00      	nop
4000b1bc:	40020994 	mulmi	r2, r4, r9
4000b1c0:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipDevAttrSet:

4000b1c4 <ddr3TipDevAttrSet>:
ddr3TipDevAttrSet():
4000b1c4:	4b07      	ldr	r3, [pc, #28]	; (4000b1e4 <ddr3TipDevAttrSet+0x20>)
4000b1c6:	b570      	push	{r4, r5, r6, lr}
4000b1c8:	4604      	mov	r4, r0
4000b1ca:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000b1ce:	460d      	mov	r5, r1
4000b1d0:	4616      	mov	r6, r2
4000b1d2:	b90b      	cbnz	r3, 4000b1d8 <ddr3TipDevAttrSet+0x14>
4000b1d4:	f7ff ffce 	bl	4000b174 <ddr3TipDevAttrInit>
4000b1d8:	230d      	movs	r3, #13
4000b1da:	fb03 5404 	mla	r4, r3, r4, r5
4000b1de:	4b02      	ldr	r3, [pc, #8]	; (4000b1e8 <ddr3TipDevAttrSet+0x24>)
4000b1e0:	551e      	strb	r6, [r3, r4]
4000b1e2:	bd70      	pop	{r4, r5, r6, pc}
4000b1e4:	40020994 	mulmi	r2, r4, r9
4000b1e8:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipA38xIFRead:

4000b1ec <ddr3TipA38xIFRead>:
ddr3TipA38xIFRead():
4000b1ec:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b1f0:	2000      	movs	r0, #0
4000b1f2:	681a      	ldr	r2, [r3, #0]
4000b1f4:	9b01      	ldr	r3, [sp, #4]
4000b1f6:	401a      	ands	r2, r3
4000b1f8:	9b00      	ldr	r3, [sp, #0]
4000b1fa:	601a      	str	r2, [r3, #0]
4000b1fc:	4770      	bx	lr

Disassembly of section .text.ddr3TipA38xSelectDdrController:

4000b200 <ddr3TipA38xSelectDdrController>:
ddr3TipA38xSelectDdrController():
4000b200:	4a05      	ldr	r2, [pc, #20]	; (4000b218 <ddr3TipA38xSelectDdrController+0x18>)
4000b202:	6813      	ldr	r3, [r2, #0]
4000b204:	b111      	cbz	r1, 4000b20c <ddr3TipA38xSelectDdrController+0xc>
4000b206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000b20a:	e001      	b.n	4000b210 <ddr3TipA38xSelectDdrController+0x10>
4000b20c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
4000b210:	6013      	str	r3, [r2, #0]
4000b212:	2000      	movs	r0, #0
4000b214:	4770      	bx	lr
4000b216:	bf00      	nop
4000b218:	d00016d8 	ldrdle	r1, [r0], -r8

Disassembly of section .text.ddr3TipClockMode:

4000b21c <ddr3TipClockMode>:
ddr3TipClockMode():
4000b21c:	2800      	cmp	r0, #0
4000b21e:	d008      	beq.n	4000b232 <ddr3TipClockMode+0x16>
4000b220:	4b05      	ldr	r3, [pc, #20]	; (4000b238 <ddr3TipClockMode+0x1c>)
4000b222:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000b226:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
4000b22a:	bf8c      	ite	hi
4000b22c:	2002      	movhi	r0, #2
4000b22e:	2001      	movls	r0, #1
4000b230:	4770      	bx	lr
4000b232:	2001      	movs	r0, #1
4000b234:	4770      	bx	lr
4000b236:	bf00      	nop
4000b238:	40014a58 	andmi	r4, r1, r8, asr sl

Disassembly of section .text.ddr3TipA38xGetDeviceInfo:

4000b23c <ddr3TipA38xGetDeviceInfo>:
ddr3TipA38xGetDeviceInfo():
4000b23c:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
4000b240:	600b      	str	r3, [r1, #0]
4000b242:	4b02      	ldr	r3, [pc, #8]	; (4000b24c <ddr3TipA38xGetDeviceInfo+0x10>)
4000b244:	2000      	movs	r0, #0
4000b246:	681b      	ldr	r3, [r3, #0]
4000b248:	604b      	str	r3, [r1, #4]
4000b24a:	4770      	bx	lr
4000b24c:	40014590 	mulmi	r1, r0, r5

Disassembly of section .text.ddr3TipA38xIFWrite:

4000b250 <ddr3TipA38xIFWrite>:
ddr3TipA38xIFWrite():
4000b250:	b530      	push	{r4, r5, lr}
4000b252:	9904      	ldr	r1, [sp, #16]
4000b254:	9a03      	ldr	r2, [sp, #12]
4000b256:	1c48      	adds	r0, r1, #1
4000b258:	d009      	beq.n	4000b26e <ddr3TipA38xIFWrite+0x1e>
4000b25a:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
4000b25e:	400a      	ands	r2, r1
4000b260:	4c05      	ldr	r4, [pc, #20]	; (4000b278 <ddr3TipA38xIFWrite+0x28>)
4000b262:	2500      	movs	r5, #0
4000b264:	6800      	ldr	r0, [r0, #0]
4000b266:	ea20 0101 	bic.w	r1, r0, r1
4000b26a:	6025      	str	r5, [r4, #0]
4000b26c:	430a      	orrs	r2, r1
4000b26e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b272:	2000      	movs	r0, #0
4000b274:	601a      	str	r2, [r3, #0]
4000b276:	bd30      	pop	{r4, r5, pc}
4000b278:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetFreqConfig:

4000b27c <ddr3TipA38xGetFreqConfig>:
ddr3TipA38xGetFreqConfig():
4000b27c:	4b08      	ldr	r3, [pc, #32]	; (4000b2a0 <ddr3TipA38xGetFreqConfig+0x24>)
4000b27e:	5c5b      	ldrb	r3, [r3, r1]
4000b280:	2bff      	cmp	r3, #255	; 0xff
4000b282:	d008      	beq.n	4000b296 <ddr3TipA38xGetFreqConfig+0x1a>
4000b284:	b14a      	cbz	r2, 4000b29a <ddr3TipA38xGetFreqConfig+0x1e>
4000b286:	7053      	strb	r3, [r2, #1]
4000b288:	2000      	movs	r0, #0
4000b28a:	4b06      	ldr	r3, [pc, #24]	; (4000b2a4 <ddr3TipA38xGetFreqConfig+0x28>)
4000b28c:	5c5b      	ldrb	r3, [r3, r1]
4000b28e:	7093      	strb	r3, [r2, #2]
4000b290:	2301      	movs	r3, #1
4000b292:	7013      	strb	r3, [r2, #0]
4000b294:	4770      	bx	lr
4000b296:	2010      	movs	r0, #16
4000b298:	4770      	bx	lr
4000b29a:	2004      	movs	r0, #4
4000b29c:	4770      	bx	lr
4000b29e:	bf00      	nop
4000b2a0:	4001242e 	andmi	r2, r1, lr, lsr #8
4000b2a4:	400123e0 	andmi	r2, r1, r0, ror #7

Disassembly of section .text.ddr3TipA38xSetDivider:

4000b2a8 <ddr3TipA38xSetDivider>:
ddr3TipA38xSetDivider():
4000b2a8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
4000b2ac:	4605      	mov	r5, r0
4000b2ae:	4616      	mov	r6, r2
4000b2b0:	b141      	cbz	r1, 4000b2c4 <ddr3TipA38xSetDivider+0x1c>
4000b2b2:	4b8d      	ldr	r3, [pc, #564]	; (4000b4e8 <ddr3TipA38xSetDivider+0x240>)
4000b2b4:	781b      	ldrb	r3, [r3, #0]
4000b2b6:	2b03      	cmp	r3, #3
4000b2b8:	f200 8113 	bhi.w	4000b4e2 <ddr3TipA38xSetDivider+0x23a>
4000b2bc:	488b      	ldr	r0, [pc, #556]	; (4000b4ec <ddr3TipA38xSetDivider+0x244>)
4000b2be:	f003 f955 	bl	4000e56c <mvPrintf>
4000b2c2:	e10e      	b.n	4000b4e2 <ddr3TipA38xSetDivider+0x23a>
4000b2c4:	4b8a      	ldr	r3, [pc, #552]	; (4000b4f0 <ddr3TipA38xSetDivider+0x248>)
4000b2c6:	681a      	ldr	r2, [r3, #0]
4000b2c8:	4b8a      	ldr	r3, [pc, #552]	; (4000b4f4 <ddr3TipA38xSetDivider+0x24c>)
4000b2ca:	f3c2 4244 	ubfx	r2, r2, #17, #5
4000b2ce:	681b      	ldr	r3, [r3, #0]
4000b2d0:	f013 0f01 	tst.w	r3, #1
4000b2d4:	4b88      	ldr	r3, [pc, #544]	; (4000b4f8 <ddr3TipA38xSetDivider+0x250>)
4000b2d6:	bf0c      	ite	eq
4000b2d8:	4988      	ldreq	r1, [pc, #544]	; (4000b4fc <ddr3TipA38xSetDivider+0x254>)
4000b2da:	4989      	ldrne	r1, [pc, #548]	; (4000b500 <ddr3TipA38xSetDivider+0x258>)
4000b2dc:	f831 0012 	ldrh.w	r0, [r1, r2, lsl #1]
4000b2e0:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
4000b2e4:	f7f4 eee2 	blx	400000ac <__aeabi_uidiv>
4000b2e8:	4b86      	ldr	r3, [pc, #536]	; (4000b504 <ddr3TipA38xSetDivider+0x25c>)
4000b2ea:	681b      	ldr	r3, [r3, #0]
4000b2ec:	2b01      	cmp	r3, #1
4000b2ee:	4680      	mov	r8, r0
4000b2f0:	d136      	bne.n	4000b360 <ddr3TipA38xSetDivider+0xb8>
4000b2f2:	4b81      	ldr	r3, [pc, #516]	; (4000b4f8 <ddr3TipA38xSetDivider+0x250>)
4000b2f4:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
4000b2f8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
4000b2fc:	d930      	bls.n	4000b360 <ddr3TipA38xSetDivider+0xb8>
4000b2fe:	2100      	movs	r1, #0
4000b300:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000b304:	4628      	mov	r0, r5
4000b306:	9300      	str	r3, [sp, #0]
4000b308:	9301      	str	r3, [sp, #4]
4000b30a:	460a      	mov	r2, r1
4000b30c:	4b7e      	ldr	r3, [pc, #504]	; (4000b508 <ddr3TipA38xSetDivider+0x260>)
4000b30e:	f7ff ff9f 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b312:	4c7e      	ldr	r4, [pc, #504]	; (4000b50c <ddr3TipA38xSetDivider+0x264>)
4000b314:	4601      	mov	r1, r0
4000b316:	6020      	str	r0, [r4, #0]
4000b318:	2800      	cmp	r0, #0
4000b31a:	f040 80de 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b31e:	f44f 7300 	mov.w	r3, #512	; 0x200
4000b322:	4628      	mov	r0, r5
4000b324:	9300      	str	r3, [sp, #0]
4000b326:	460a      	mov	r2, r1
4000b328:	9301      	str	r3, [sp, #4]
4000b32a:	4b79      	ldr	r3, [pc, #484]	; (4000b510 <ddr3TipA38xSetDivider+0x268>)
4000b32c:	f7ff ff90 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b330:	4607      	mov	r7, r0
4000b332:	6020      	str	r0, [r4, #0]
4000b334:	2800      	cmp	r0, #0
4000b336:	f040 80d0 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b33a:	f241 3088 	movw	r0, #5000	; 0x1388
4000b33e:	f002 ff79 	bl	4000e234 <__udelay>
4000b342:	2e05      	cmp	r6, #5
4000b344:	f040 80a3 	bne.w	4000b48e <ddr3TipA38xSetDivider+0x1e6>
4000b348:	4b72      	ldr	r3, [pc, #456]	; (4000b514 <ddr3TipA38xSetDivider+0x26c>)
4000b34a:	f04f 3cff 	mov.w	ip, #4294967295
4000b34e:	4628      	mov	r0, r5
4000b350:	4639      	mov	r1, r7
4000b352:	463a      	mov	r2, r7
4000b354:	e88d 1008 	stmia.w	sp, {r3, ip}
4000b358:	4b6f      	ldr	r3, [pc, #444]	; (4000b518 <ddr3TipA38xSetDivider+0x270>)
4000b35a:	f7ff ff79 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b35e:	e094      	b.n	4000b48a <ddr3TipA38xSetDivider+0x1e2>
4000b360:	2100      	movs	r1, #0
4000b362:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000b366:	4628      	mov	r0, r5
4000b368:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b36c:	460a      	mov	r2, r1
4000b36e:	4b66      	ldr	r3, [pc, #408]	; (4000b508 <ddr3TipA38xSetDivider+0x260>)
4000b370:	f7ff ff6e 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b374:	4c65      	ldr	r4, [pc, #404]	; (4000b50c <ddr3TipA38xSetDivider+0x264>)
4000b376:	4601      	mov	r1, r0
4000b378:	6020      	str	r0, [r4, #0]
4000b37a:	2800      	cmp	r0, #0
4000b37c:	f040 80ad 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b380:	9000      	str	r0, [sp, #0]
4000b382:	460a      	mov	r2, r1
4000b384:	4628      	mov	r0, r5
4000b386:	4b62      	ldr	r3, [pc, #392]	; (4000b510 <ddr3TipA38xSetDivider+0x268>)
4000b388:	f44f 7700 	mov.w	r7, #512	; 0x200
4000b38c:	9701      	str	r7, [sp, #4]
4000b38e:	f7ff ff5f 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b392:	4601      	mov	r1, r0
4000b394:	6020      	str	r0, [r4, #0]
4000b396:	2800      	cmp	r0, #0
4000b398:	f040 809f 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b39c:	231f      	movs	r3, #31
4000b39e:	f04f 0eff 	mov.w	lr, #255	; 0xff
4000b3a2:	460a      	mov	r2, r1
4000b3a4:	e88d 4008 	stmia.w	sp, {r3, lr}
4000b3a8:	4628      	mov	r0, r5
4000b3aa:	4b5c      	ldr	r3, [pc, #368]	; (4000b51c <ddr3TipA38xSetDivider+0x274>)
4000b3ac:	f7ff ff50 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b3b0:	4601      	mov	r1, r0
4000b3b2:	6020      	str	r0, [r4, #0]
4000b3b4:	2800      	cmp	r0, #0
4000b3b6:	f040 8090 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b3ba:	460a      	mov	r2, r1
4000b3bc:	4628      	mov	r0, r5
4000b3be:	4b58      	ldr	r3, [pc, #352]	; (4000b520 <ddr3TipA38xSetDivider+0x278>)
4000b3c0:	f44f 497f 	mov.w	r9, #65280	; 0xff00
4000b3c4:	9700      	str	r7, [sp, #0]
4000b3c6:	f8cd 9004 	str.w	r9, [sp, #4]
4000b3ca:	f7ff ff41 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b3ce:	4601      	mov	r1, r0
4000b3d0:	6020      	str	r0, [r4, #0]
4000b3d2:	2800      	cmp	r0, #0
4000b3d4:	f040 8081 	bne.w	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b3d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000b3dc:	460a      	mov	r2, r1
4000b3de:	f04f 4a7f 	mov.w	sl, #4278190080	; 0xff000000
4000b3e2:	4628      	mov	r0, r5
4000b3e4:	e88d 0408 	stmia.w	sp, {r3, sl}
4000b3e8:	4b4d      	ldr	r3, [pc, #308]	; (4000b520 <ddr3TipA38xSetDivider+0x278>)
4000b3ea:	f7ff ff31 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b3ee:	4601      	mov	r1, r0
4000b3f0:	6020      	str	r0, [r4, #0]
4000b3f2:	2800      	cmp	r0, #0
4000b3f4:	d171      	bne.n	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b3f6:	ea4f 2308 	mov.w	r3, r8, lsl #8
4000b3fa:	460a      	mov	r2, r1
4000b3fc:	9300      	str	r3, [sp, #0]
4000b3fe:	4628      	mov	r0, r5
4000b400:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
4000b404:	9301      	str	r3, [sp, #4]
4000b406:	4b47      	ldr	r3, [pc, #284]	; (4000b524 <ddr3TipA38xSetDivider+0x27c>)
4000b408:	f7ff ff22 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b40c:	4601      	mov	r1, r0
4000b40e:	6020      	str	r0, [r4, #0]
4000b410:	2800      	cmp	r0, #0
4000b412:	d162      	bne.n	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b414:	460a      	mov	r2, r1
4000b416:	4628      	mov	r0, r5
4000b418:	4b40      	ldr	r3, [pc, #256]	; (4000b51c <ddr3TipA38xSetDivider+0x274>)
4000b41a:	f44f 7780 	mov.w	r7, #256	; 0x100
4000b41e:	9700      	str	r7, [sp, #0]
4000b420:	9701      	str	r7, [sp, #4]
4000b422:	f7ff ff15 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b426:	4601      	mov	r1, r0
4000b428:	6020      	str	r0, [r4, #0]
4000b42a:	2800      	cmp	r0, #0
4000b42c:	d155      	bne.n	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b42e:	460a      	mov	r2, r1
4000b430:	4628      	mov	r0, r5
4000b432:	4b3a      	ldr	r3, [pc, #232]	; (4000b51c <ddr3TipA38xSetDivider+0x274>)
4000b434:	e88d 0082 	stmia.w	sp, {r1, r7}
4000b438:	f7ff ff0a 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b43c:	4601      	mov	r1, r0
4000b43e:	6020      	str	r0, [r4, #0]
4000b440:	2800      	cmp	r0, #0
4000b442:	d14a      	bne.n	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b444:	460a      	mov	r2, r1
4000b446:	4628      	mov	r0, r5
4000b448:	4b35      	ldr	r3, [pc, #212]	; (4000b520 <ddr3TipA38xSetDivider+0x278>)
4000b44a:	e88d 0202 	stmia.w	sp, {r1, r9}
4000b44e:	f7ff feff 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b452:	4601      	mov	r1, r0
4000b454:	6020      	str	r0, [r4, #0]
4000b456:	2800      	cmp	r0, #0
4000b458:	d13f      	bne.n	4000b4da <ddr3TipA38xSetDivider+0x232>
4000b45a:	4628      	mov	r0, r5
4000b45c:	460a      	mov	r2, r1
4000b45e:	4b30      	ldr	r3, [pc, #192]	; (4000b520 <ddr3TipA38xSetDivider+0x278>)
4000b460:	e88d 0402 	stmia.w	sp, {r1, sl}
4000b464:	f7ff fef4 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b468:	6020      	str	r0, [r4, #0]
4000b46a:	b120      	cbz	r0, 4000b476 <ddr3TipA38xSetDivider+0x1ce>
4000b46c:	f000 fd2e 	bl	4000becc <gtBreakOnFail>
4000b470:	4b26      	ldr	r3, [pc, #152]	; (4000b50c <ddr3TipA38xSetDivider+0x264>)
4000b472:	6818      	ldr	r0, [r3, #0]
4000b474:	e036      	b.n	4000b4e4 <ddr3TipA38xSetDivider+0x23c>
4000b476:	2100      	movs	r1, #0
4000b478:	23ff      	movs	r3, #255	; 0xff
4000b47a:	4628      	mov	r0, r5
4000b47c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b480:	460a      	mov	r2, r1
4000b482:	4b26      	ldr	r3, [pc, #152]	; (4000b51c <ddr3TipA38xSetDivider+0x274>)
4000b484:	f7ff fee4 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b488:	4c20      	ldr	r4, [pc, #128]	; (4000b50c <ddr3TipA38xSetDivider+0x264>)
4000b48a:	6020      	str	r0, [r4, #0]
4000b48c:	bb28      	cbnz	r0, 4000b4da <ddr3TipA38xSetDivider+0x232>
4000b48e:	4630      	mov	r0, r6
4000b490:	4c1e      	ldr	r4, [pc, #120]	; (4000b50c <ddr3TipA38xSetDivider+0x264>)
4000b492:	f7ff fec3 	bl	4000b21c <ddr3TipClockMode>
4000b496:	2100      	movs	r1, #0
4000b498:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000b49c:	9301      	str	r3, [sp, #4]
4000b49e:	460a      	mov	r2, r1
4000b4a0:	4b21      	ldr	r3, [pc, #132]	; (4000b528 <ddr3TipA38xSetDivider+0x280>)
4000b4a2:	f000 0001 	and.w	r0, r0, #1
4000b4a6:	0400      	lsls	r0, r0, #16
4000b4a8:	9000      	str	r0, [sp, #0]
4000b4aa:	4628      	mov	r0, r5
4000b4ac:	f7ff fed0 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b4b0:	4607      	mov	r7, r0
4000b4b2:	6020      	str	r0, [r4, #0]
4000b4b4:	b988      	cbnz	r0, 4000b4da <ddr3TipA38xSetDivider+0x232>
4000b4b6:	4630      	mov	r0, r6
4000b4b8:	f7ff feb0 	bl	4000b21c <ddr3TipClockMode>
4000b4bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000b4c0:	4639      	mov	r1, r7
4000b4c2:	9301      	str	r3, [sp, #4]
4000b4c4:	463a      	mov	r2, r7
4000b4c6:	f241 5324 	movw	r3, #5412	; 0x1524
4000b4ca:	3801      	subs	r0, #1
4000b4cc:	03c0      	lsls	r0, r0, #15
4000b4ce:	9000      	str	r0, [sp, #0]
4000b4d0:	4628      	mov	r0, r5
4000b4d2:	f7ff febd 	bl	4000b250 <ddr3TipA38xIFWrite>
4000b4d6:	6020      	str	r0, [r4, #0]
4000b4d8:	b120      	cbz	r0, 4000b4e4 <ddr3TipA38xSetDivider+0x23c>
4000b4da:	f000 fcf7 	bl	4000becc <gtBreakOnFail>
4000b4de:	6820      	ldr	r0, [r4, #0]
4000b4e0:	e000      	b.n	4000b4e4 <ddr3TipA38xSetDivider+0x23c>
4000b4e2:	2004      	movs	r0, #4
4000b4e4:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
4000b4e8:	40014578 	andmi	r4, r1, r8, ror r5
4000b4ec:	40011097 	mulmi	r1, r7, r0
4000b4f0:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b4f4:	d0018604 	andle	r8, r1, r4, lsl #12
4000b4f8:	40014a58 	andmi	r4, r1, r8, asr sl
4000b4fc:	4001238e 	andmi	r2, r1, lr, lsl #7
4000b500:	400123f0 	strdmi	r2, [r1], -r0
4000b504:	4002099c 	mulmi	r2, ip, r9
4000b508:	00020220 	andeq	r0, r2, r0, lsr #4
4000b50c:	40020868 	andmi	r0, r2, r8, ror #16
4000b510:	000e42f4 	strdeq	r4, [lr], -r4	; <UNPREDICTABLE>
4000b514:	0804a002 	stmdaeq	r4, {r1, sp, pc}
4000b518:	000e42f0 	strdeq	r4, [lr], -r0
4000b51c:	000e4264 	andeq	r4, lr, r4, ror #4
4000b520:	000e4260 	andeq	r4, lr, r0, ror #4
4000b524:	000e4268 	andeq	r4, lr, r8, ror #4
4000b528:	00018488 	andeq	r8, r1, r8, lsl #9

Disassembly of section .text.ddr3CtrlGetJuncTemp:

4000b52c <ddr3CtrlGetJuncTemp>:
ddr3CtrlGetJuncTemp():
4000b52c:	b538      	push	{r3, r4, r5, lr}
4000b52e:	4b19      	ldr	r3, [pc, #100]	; (4000b594 <ddr3CtrlGetJuncTemp+0x68>)
4000b530:	681a      	ldr	r2, [r3, #0]
4000b532:	05d2      	lsls	r2, r2, #23
4000b534:	d40b      	bmi.n	4000b54e <ddr3CtrlGetJuncTemp+0x22>
4000b536:	681a      	ldr	r2, [r3, #0]
4000b538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
4000b53c:	601a      	str	r2, [r3, #0]
4000b53e:	f853 2c04 	ldr.w	r2, [r3, #-4]
4000b542:	f022 0207 	bic.w	r2, r2, #7
4000b546:	f042 0203 	orr.w	r2, r2, #3
4000b54a:	f843 2c04 	str.w	r2, [r3, #-4]
4000b54e:	f242 7510 	movw	r5, #10000	; 0x2710
4000b552:	4628      	mov	r0, r5
4000b554:	f002 fe6e 	bl	4000e234 <__udelay>
4000b558:	4b0f      	ldr	r3, [pc, #60]	; (4000b598 <ddr3CtrlGetJuncTemp+0x6c>)
4000b55a:	681c      	ldr	r4, [r3, #0]
4000b55c:	f414 6480 	ands.w	r4, r4, #1024	; 0x400
4000b560:	d105      	bne.n	4000b56e <ddr3CtrlGetJuncTemp+0x42>
4000b562:	480e      	ldr	r0, [pc, #56]	; (4000b59c <ddr3CtrlGetJuncTemp+0x70>)
4000b564:	490e      	ldr	r1, [pc, #56]	; (4000b5a0 <ddr3CtrlGetJuncTemp+0x74>)
4000b566:	f003 f801 	bl	4000e56c <mvPrintf>
4000b56a:	4620      	mov	r0, r4
4000b56c:	bd38      	pop	{r3, r4, r5, pc}
4000b56e:	6818      	ldr	r0, [r3, #0]
4000b570:	f245 31c5 	movw	r1, #21445	; 0x53c5
4000b574:	0580      	lsls	r0, r0, #22
4000b576:	0d80      	lsrs	r0, r0, #22
4000b578:	4368      	muls	r0, r5
4000b57a:	f7f4 ee9e 	blx	400002b8 <__aeabi_idiv>
4000b57e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000b582:	4348      	muls	r0, r1
4000b584:	f5a0 2085 	sub.w	r0, r0, #272384	; 0x42800
4000b588:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
4000b58c:	f7f4 ee94 	blx	400002b8 <__aeabi_idiv>
4000b590:	bd38      	pop	{r3, r4, r5, pc}
4000b592:	bf00      	nop
4000b594:	d00e4074 	andle	r4, lr, r4, ror r0
4000b598:	d00e4078 	andle	r4, lr, r8, ror r0
4000b59c:	400110bd 	strhmi	r1, [r1], -sp
4000b5a0:	400123cc 	andmi	r2, r1, ip, asr #7

Disassembly of section .text.ddr3TipA38xGetInitFreq:

4000b5a4 <ddr3TipA38xGetInitFreq>:
ddr3TipA38xGetInitFreq():
4000b5a4:	4b37      	ldr	r3, [pc, #220]	; (4000b684 <ddr3TipA38xGetInitFreq+0xe0>)
4000b5a6:	b510      	push	{r4, lr}
4000b5a8:	460c      	mov	r4, r1
4000b5aa:	6819      	ldr	r1, [r3, #0]
4000b5ac:	4b36      	ldr	r3, [pc, #216]	; (4000b688 <ddr3TipA38xGetInitFreq+0xe4>)
4000b5ae:	f3c1 4144 	ubfx	r1, r1, #17, #5
4000b5b2:	681b      	ldr	r3, [r3, #0]
4000b5b4:	f013 0301 	ands.w	r3, r3, #1
4000b5b8:	d14b      	bne.n	4000b652 <ddr3TipA38xGetInitFreq+0xae>
4000b5ba:	291b      	cmp	r1, #27
4000b5bc:	d846      	bhi.n	4000b64c <ddr3TipA38xGetInitFreq+0xa8>
4000b5be:	e8df f001 	tbb	[pc, r1]
4000b5c2:	18530e16 	ldmdane	r3, {r1, r2, r4, r9, sl, fp}^
4000b5c6:	452a4555 	strmi	r4, [sl, #-1365]!	; 0x555
4000b5ca:	45454533 	strbmi	r4, [r5, #-1331]	; 0x533
4000b5ce:	45452157 	strbmi	r2, [r5, #-343]	; 0x157
4000b5d2:	3f592c3d 	svccc	0x00592c3d
4000b5d6:	4545352c 	strbmi	r3, [r5, #-1324]	; 0x52c
4000b5da:	35454545 	strbcc	r4, [r5, #-1349]	; 0x545
4000b5de:	4b2b      	ldr	r3, [pc, #172]	; (4000b68c <ddr3TipA38xGetInitFreq+0xe8>)
4000b5e0:	781b      	ldrb	r3, [r3, #0]
4000b5e2:	2b03      	cmp	r3, #3
4000b5e4:	d803      	bhi.n	4000b5ee <ddr3TipA38xGetInitFreq+0x4a>
4000b5e6:	482a      	ldr	r0, [pc, #168]	; (4000b690 <ddr3TipA38xGetInitFreq+0xec>)
4000b5e8:	2101      	movs	r1, #1
4000b5ea:	f002 ffbf 	bl	4000e56c <mvPrintf>
4000b5ee:	2308      	movs	r3, #8
4000b5f0:	e041      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b5f2:	4b26      	ldr	r3, [pc, #152]	; (4000b68c <ddr3TipA38xGetInitFreq+0xe8>)
4000b5f4:	781b      	ldrb	r3, [r3, #0]
4000b5f6:	2b03      	cmp	r3, #3
4000b5f8:	d836      	bhi.n	4000b668 <ddr3TipA38xGetInitFreq+0xc4>
4000b5fa:	4826      	ldr	r0, [pc, #152]	; (4000b694 <ddr3TipA38xGetInitFreq+0xf0>)
4000b5fc:	2103      	movs	r1, #3
4000b5fe:	f002 ffb5 	bl	4000e56c <mvPrintf>
4000b602:	e031      	b.n	4000b668 <ddr3TipA38xGetInitFreq+0xc4>
4000b604:	4b21      	ldr	r3, [pc, #132]	; (4000b68c <ddr3TipA38xGetInitFreq+0xe8>)
4000b606:	781b      	ldrb	r3, [r3, #0]
4000b608:	2b03      	cmp	r3, #3
4000b60a:	d82f      	bhi.n	4000b66c <ddr3TipA38xGetInitFreq+0xc8>
4000b60c:	4822      	ldr	r0, [pc, #136]	; (4000b698 <ddr3TipA38xGetInitFreq+0xf4>)
4000b60e:	210d      	movs	r1, #13
4000b610:	f002 ffac 	bl	4000e56c <mvPrintf>
4000b614:	e02a      	b.n	4000b66c <ddr3TipA38xGetInitFreq+0xc8>
4000b616:	230b      	movs	r3, #11
4000b618:	e02d      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b61a:	4b1c      	ldr	r3, [pc, #112]	; (4000b68c <ddr3TipA38xGetInitFreq+0xe8>)
4000b61c:	781b      	ldrb	r3, [r3, #0]
4000b61e:	2b03      	cmp	r3, #3
4000b620:	d802      	bhi.n	4000b628 <ddr3TipA38xGetInitFreq+0x84>
4000b622:	481e      	ldr	r0, [pc, #120]	; (4000b69c <ddr3TipA38xGetInitFreq+0xf8>)
4000b624:	f002 ffa2 	bl	4000e56c <mvPrintf>
4000b628:	2303      	movs	r3, #3
4000b62a:	e024      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b62c:	4b17      	ldr	r3, [pc, #92]	; (4000b68c <ddr3TipA38xGetInitFreq+0xe8>)
4000b62e:	781b      	ldrb	r3, [r3, #0]
4000b630:	2b03      	cmp	r3, #3
4000b632:	d81d      	bhi.n	4000b670 <ddr3TipA38xGetInitFreq+0xcc>
4000b634:	481a      	ldr	r0, [pc, #104]	; (4000b6a0 <ddr3TipA38xGetInitFreq+0xfc>)
4000b636:	f002 ff99 	bl	4000e56c <mvPrintf>
4000b63a:	e019      	b.n	4000b670 <ddr3TipA38xGetInitFreq+0xcc>
4000b63c:	2305      	movs	r3, #5
4000b63e:	e01a      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b640:	2305      	movs	r3, #5
4000b642:	7023      	strb	r3, [r4, #0]
4000b644:	4b17      	ldr	r3, [pc, #92]	; (4000b6a4 <ddr3TipA38xGetInitFreq+0x100>)
4000b646:	2201      	movs	r2, #1
4000b648:	601a      	str	r2, [r3, #0]
4000b64a:	e015      	b.n	4000b678 <ddr3TipA38xGetInitFreq+0xd4>
4000b64c:	7023      	strb	r3, [r4, #0]
4000b64e:	2010      	movs	r0, #16
4000b650:	bd10      	pop	{r4, pc}
4000b652:	2905      	cmp	r1, #5
4000b654:	d00a      	beq.n	4000b66c <ddr3TipA38xGetInitFreq+0xc8>
4000b656:	d802      	bhi.n	4000b65e <ddr3TipA38xGetInitFreq+0xba>
4000b658:	2903      	cmp	r1, #3
4000b65a:	d10f      	bne.n	4000b67c <ddr3TipA38xGetInitFreq+0xd8>
4000b65c:	e004      	b.n	4000b668 <ddr3TipA38xGetInitFreq+0xc4>
4000b65e:	290b      	cmp	r1, #11
4000b660:	d006      	beq.n	4000b670 <ddr3TipA38xGetInitFreq+0xcc>
4000b662:	291e      	cmp	r1, #30
4000b664:	d10a      	bne.n	4000b67c <ddr3TipA38xGetInitFreq+0xd8>
4000b666:	e005      	b.n	4000b674 <ddr3TipA38xGetInitFreq+0xd0>
4000b668:	2301      	movs	r3, #1
4000b66a:	e004      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b66c:	2302      	movs	r3, #2
4000b66e:	e002      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b670:	2304      	movs	r3, #4
4000b672:	e000      	b.n	4000b676 <ddr3TipA38xGetInitFreq+0xd2>
4000b674:	230d      	movs	r3, #13
4000b676:	7023      	strb	r3, [r4, #0]
4000b678:	2000      	movs	r0, #0
4000b67a:	bd10      	pop	{r4, pc}
4000b67c:	2300      	movs	r3, #0
4000b67e:	2010      	movs	r0, #16
4000b680:	7023      	strb	r3, [r4, #0]
4000b682:	bd10      	pop	{r4, pc}
4000b684:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b688:	d0018604 	andle	r8, r1, r4, lsl #12
4000b68c:	40014578 	andmi	r4, r1, r8, ror r5
4000b690:	400110d1 	ldrdmi	r1, [r1], -r1	; <UNPREDICTABLE>
4000b694:	4001110b 	andmi	r1, r1, fp, lsl #2
4000b698:	40011145 	andmi	r1, r1, r5, asr #2
4000b69c:	4001117f 	andmi	r1, r1, pc, ror r1
4000b6a0:	400111b9 			; <UNDEFINED> instruction: 0x400111b9
4000b6a4:	4002099c 	mulmi	r2, ip, r9

Disassembly of section .text.ddr3A38xUpdateTopologyMap:

4000b6a8 <ddr3A38xUpdateTopologyMap>:
ddr3A38xUpdateTopologyMap():
4000b6a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b6aa:	460c      	mov	r4, r1
4000b6ac:	f10d 0107 	add.w	r1, sp, #7
4000b6b0:	4605      	mov	r5, r0
4000b6b2:	f7ff ff77 	bl	4000b5a4 <ddr3TipA38xGetInitFreq>
4000b6b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
4000b6ba:	4621      	mov	r1, r4
4000b6bc:	4628      	mov	r0, r5
4000b6be:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
4000b6c2:	f7f9 fd55 	bl	40005170 <mvHwsDdr3TipLoadTopologyMap>
4000b6c6:	4c03      	ldr	r4, [pc, #12]	; (4000b6d4 <ddr3A38xUpdateTopologyMap+0x2c>)
4000b6c8:	6020      	str	r0, [r4, #0]
4000b6ca:	b110      	cbz	r0, 4000b6d2 <ddr3A38xUpdateTopologyMap+0x2a>
4000b6cc:	f000 fbfe 	bl	4000becc <gtBreakOnFail>
4000b6d0:	6820      	ldr	r0, [r4, #0]
4000b6d2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000b6d4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetMediumFreq:

4000b6d8 <ddr3TipA38xGetMediumFreq>:
ddr3TipA38xGetMediumFreq():
4000b6d8:	4b1c      	ldr	r3, [pc, #112]	; (4000b74c <ddr3TipA38xGetMediumFreq+0x74>)
4000b6da:	4a1d      	ldr	r2, [pc, #116]	; (4000b750 <ddr3TipA38xGetMediumFreq+0x78>)
4000b6dc:	681b      	ldr	r3, [r3, #0]
4000b6de:	6812      	ldr	r2, [r2, #0]
4000b6e0:	f3c3 4344 	ubfx	r3, r3, #17, #5
4000b6e4:	f012 0201 	ands.w	r2, r2, #1
4000b6e8:	d118      	bne.n	4000b71c <ddr3TipA38xGetMediumFreq+0x44>
4000b6ea:	2b1b      	cmp	r3, #27
4000b6ec:	d813      	bhi.n	4000b716 <ddr3TipA38xGetMediumFreq+0x3e>
4000b6ee:	e8df f003 	tbb	[pc, r3]
4000b6f2:	22220e0e 	eorcs	r0, r2, #14, 28	; 0xe0
4000b6f6:	12101220 	andsne	r1, r0, #32, 4
4000b6fa:	1212120e 	andsne	r1, r2, #-536870912	; 0xe0000000
4000b6fe:	12122022 	andsne	r2, r2, #34	; 0x22
4000b702:	22240e0e 	eorcs	r0, r4, #14, 28	; 0xe0
4000b706:	1212220e 	andsne	r2, r2, #-536870912	; 0xe0000000
4000b70a:	22121212 	andscs	r1, r2, #536870913	; 0x20000001
4000b70e:	2308      	movs	r3, #8
4000b710:	e014      	b.n	4000b73c <ddr3TipA38xGetMediumFreq+0x64>
4000b712:	230c      	movs	r3, #12
4000b714:	e012      	b.n	4000b73c <ddr3TipA38xGetMediumFreq+0x64>
4000b716:	700a      	strb	r2, [r1, #0]
4000b718:	2010      	movs	r0, #16
4000b71a:	4770      	bx	lr
4000b71c:	2b05      	cmp	r3, #5
4000b71e:	d008      	beq.n	4000b732 <ddr3TipA38xGetMediumFreq+0x5a>
4000b720:	d802      	bhi.n	4000b728 <ddr3TipA38xGetMediumFreq+0x50>
4000b722:	2b03      	cmp	r3, #3
4000b724:	d10d      	bne.n	4000b742 <ddr3TipA38xGetMediumFreq+0x6a>
4000b726:	e006      	b.n	4000b736 <ddr3TipA38xGetMediumFreq+0x5e>
4000b728:	2b0b      	cmp	r3, #11
4000b72a:	d004      	beq.n	4000b736 <ddr3TipA38xGetMediumFreq+0x5e>
4000b72c:	2b1e      	cmp	r3, #30
4000b72e:	d108      	bne.n	4000b742 <ddr3TipA38xGetMediumFreq+0x6a>
4000b730:	e003      	b.n	4000b73a <ddr3TipA38xGetMediumFreq+0x62>
4000b732:	2302      	movs	r3, #2
4000b734:	e002      	b.n	4000b73c <ddr3TipA38xGetMediumFreq+0x64>
4000b736:	2301      	movs	r3, #1
4000b738:	e000      	b.n	4000b73c <ddr3TipA38xGetMediumFreq+0x64>
4000b73a:	230e      	movs	r3, #14
4000b73c:	700b      	strb	r3, [r1, #0]
4000b73e:	2000      	movs	r0, #0
4000b740:	4770      	bx	lr
4000b742:	2300      	movs	r3, #0
4000b744:	2010      	movs	r0, #16
4000b746:	700b      	strb	r3, [r1, #0]
4000b748:	4770      	bx	lr
4000b74a:	bf00      	nop
4000b74c:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b750:	d0018604 	andle	r8, r1, r4, lsl #12

Disassembly of section .text.ddr3TipInitA38x:

4000b754 <ddr3TipInitA38x>:
ddr3TipInitA38x():
4000b754:	b570      	push	{r4, r5, r6, lr}
4000b756:	b08c      	sub	sp, #48	; 0x30
4000b758:	4604      	mov	r4, r0
4000b75a:	f7ff fcff 	bl	4000b15c <ddr3TipGetTopologyMap>
4000b75e:	1e01      	subs	r1, r0, #0
4000b760:	f000 8084 	beq.w	4000b86c <ddr3TipInitA38x+0x118>
4000b764:	4620      	mov	r0, r4
4000b766:	f7ff ff9f 	bl	4000b6a8 <ddr3A38xUpdateTopologyMap>
4000b76a:	4620      	mov	r0, r4
4000b76c:	f7ff fcf6 	bl	4000b15c <ddr3TipGetTopologyMap>
4000b770:	4b41      	ldr	r3, [pc, #260]	; (4000b878 <ddr3TipInitA38x+0x124>)
4000b772:	4669      	mov	r1, sp
4000b774:	9301      	str	r3, [sp, #4]
4000b776:	4b41      	ldr	r3, [pc, #260]	; (4000b87c <ddr3TipInitA38x+0x128>)
4000b778:	9302      	str	r3, [sp, #8]
4000b77a:	4b41      	ldr	r3, [pc, #260]	; (4000b880 <ddr3TipInitA38x+0x12c>)
4000b77c:	9300      	str	r3, [sp, #0]
4000b77e:	4b41      	ldr	r3, [pc, #260]	; (4000b884 <ddr3TipInitA38x+0x130>)
4000b780:	9303      	str	r3, [sp, #12]
4000b782:	4b41      	ldr	r3, [pc, #260]	; (4000b888 <ddr3TipInitA38x+0x134>)
4000b784:	9305      	str	r3, [sp, #20]
4000b786:	4b41      	ldr	r3, [pc, #260]	; (4000b88c <ddr3TipInitA38x+0x138>)
4000b788:	9304      	str	r3, [sp, #16]
4000b78a:	4b41      	ldr	r3, [pc, #260]	; (4000b890 <ddr3TipInitA38x+0x13c>)
4000b78c:	9307      	str	r3, [sp, #28]
4000b78e:	4b41      	ldr	r3, [pc, #260]	; (4000b894 <ddr3TipInitA38x+0x140>)
4000b790:	9308      	str	r3, [sp, #32]
4000b792:	4605      	mov	r5, r0
4000b794:	4620      	mov	r0, r4
4000b796:	f7f7 f95b 	bl	40002a50 <mvHwsDdr3TipInitConfigFunc>
4000b79a:	493f      	ldr	r1, [pc, #252]	; (4000b898 <ddr3TipInitA38x+0x144>)
4000b79c:	4620      	mov	r0, r4
4000b79e:	f7fb ffa1 	bl	400076e4 <ddr3TipRegisterDqTable>
4000b7a2:	4620      	mov	r0, r4
4000b7a4:	f7ff fce6 	bl	4000b174 <ddr3TipDevAttrInit>
4000b7a8:	2100      	movs	r1, #0
4000b7aa:	2204      	movs	r2, #4
4000b7ac:	4620      	mov	r0, r4
4000b7ae:	f7ff fd09 	bl	4000b1c4 <ddr3TipDevAttrSet>
4000b7b2:	2101      	movs	r1, #1
4000b7b4:	2200      	movs	r2, #0
4000b7b6:	4620      	mov	r0, r4
4000b7b8:	f7ff fd04 	bl	4000b1c4 <ddr3TipDevAttrSet>
4000b7bc:	2102      	movs	r1, #2
4000b7be:	2205      	movs	r2, #5
4000b7c0:	4620      	mov	r0, r4
4000b7c2:	f7ff fcff 	bl	4000b1c4 <ddr3TipDevAttrSet>
4000b7c6:	210c      	movs	r1, #12
4000b7c8:	2200      	movs	r2, #0
4000b7ca:	4620      	mov	r0, r4
4000b7cc:	f7ff fcfa 	bl	4000b1c4 <ddr3TipDevAttrSet>
4000b7d0:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
4000b7d4:	4620      	mov	r0, r4
4000b7d6:	f7ff fee5 	bl	4000b5a4 <ddr3TipA38xGetInitFreq>
4000b7da:	1e01      	subs	r1, r0, #0
4000b7dc:	d007      	beq.n	4000b7ee <ddr3TipInitA38x+0x9a>
4000b7de:	4b2f      	ldr	r3, [pc, #188]	; (4000b89c <ddr3TipInitA38x+0x148>)
4000b7e0:	781b      	ldrb	r3, [r3, #0]
4000b7e2:	2b03      	cmp	r3, #3
4000b7e4:	d844      	bhi.n	4000b870 <ddr3TipInitA38x+0x11c>
4000b7e6:	482e      	ldr	r0, [pc, #184]	; (4000b8a0 <ddr3TipInitA38x+0x14c>)
4000b7e8:	f002 fec0 	bl	4000e56c <mvPrintf>
4000b7ec:	e040      	b.n	4000b870 <ddr3TipInitA38x+0x11c>
4000b7ee:	4b2d      	ldr	r3, [pc, #180]	; (4000b8a4 <ddr3TipInitA38x+0x150>)
4000b7f0:	492d      	ldr	r1, [pc, #180]	; (4000b8a8 <ddr3TipInitA38x+0x154>)
4000b7f2:	4a2e      	ldr	r2, [pc, #184]	; (4000b8ac <ddr3TipInitA38x+0x158>)
4000b7f4:	600b      	str	r3, [r1, #0]
4000b7f6:	2301      	movs	r3, #1
4000b7f8:	6013      	str	r3, [r2, #0]
4000b7fa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
4000b7fe:	2b08      	cmp	r3, #8
4000b800:	d001      	beq.n	4000b806 <ddr3TipInitA38x+0xb2>
4000b802:	2b01      	cmp	r3, #1
4000b804:	d103      	bne.n	4000b80e <ddr3TipInitA38x+0xba>
4000b806:	4b2a      	ldr	r3, [pc, #168]	; (4000b8b0 <ddr3TipInitA38x+0x15c>)
4000b808:	600b      	str	r3, [r1, #0]
4000b80a:	2300      	movs	r3, #0
4000b80c:	6013      	str	r3, [r2, #0]
4000b80e:	f000 f8af 	bl	4000b970 <ddr3IfEccEnabled>
4000b812:	2801      	cmp	r0, #1
4000b814:	d106      	bne.n	4000b824 <ddr3TipInitA38x+0xd0>
4000b816:	4b24      	ldr	r3, [pc, #144]	; (4000b8a8 <ddr3TipInitA38x+0x154>)
4000b818:	681a      	ldr	r2, [r3, #0]
4000b81a:	f422 3203 	bic.w	r2, r2, #134144	; 0x20c00
4000b81e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
4000b822:	601a      	str	r2, [r3, #0]
4000b824:	4b23      	ldr	r3, [pc, #140]	; (4000b8b4 <ddr3TipInitA38x+0x160>)
4000b826:	681a      	ldr	r2, [r3, #0]
4000b828:	3201      	adds	r2, #1
4000b82a:	d101      	bne.n	4000b830 <ddr3TipInitA38x+0xdc>
4000b82c:	22a0      	movs	r2, #160	; 0xa0
4000b82e:	601a      	str	r2, [r3, #0]
4000b830:	4b21      	ldr	r3, [pc, #132]	; (4000b8b8 <ddr3TipInitA38x+0x164>)
4000b832:	2600      	movs	r6, #0
4000b834:	4a21      	ldr	r2, [pc, #132]	; (4000b8bc <ddr3TipInitA38x+0x168>)
4000b836:	4620      	mov	r0, r4
4000b838:	4921      	ldr	r1, [pc, #132]	; (4000b8c0 <ddr3TipInitA38x+0x16c>)
4000b83a:	601e      	str	r6, [r3, #0]
4000b83c:	2301      	movs	r3, #1
4000b83e:	6013      	str	r3, [r2, #0]
4000b840:	2278      	movs	r2, #120	; 0x78
4000b842:	600a      	str	r2, [r1, #0]
4000b844:	491f      	ldr	r1, [pc, #124]	; (4000b8c4 <ddr3TipInitA38x+0x170>)
4000b846:	600a      	str	r2, [r1, #0]
4000b848:	4a1f      	ldr	r2, [pc, #124]	; (4000b8c8 <ddr3TipInitA38x+0x174>)
4000b84a:	4920      	ldr	r1, [pc, #128]	; (4000b8cc <ddr3TipInitA38x+0x178>)
4000b84c:	7013      	strb	r3, [r2, #0]
4000b84e:	4a20      	ldr	r2, [pc, #128]	; (4000b8d0 <ddr3TipInitA38x+0x17c>)
4000b850:	6013      	str	r3, [r2, #0]
4000b852:	2258      	movs	r2, #88	; 0x58
4000b854:	4b1f      	ldr	r3, [pc, #124]	; (4000b8d4 <ddr3TipInitA38x+0x180>)
4000b856:	681b      	ldr	r3, [r3, #0]
4000b858:	fb02 5503 	mla	r5, r2, r3, r5
4000b85c:	4b1e      	ldr	r3, [pc, #120]	; (4000b8d8 <ddr3TipInitA38x+0x184>)
4000b85e:	f895 2057 	ldrb.w	r2, [r5, #87]	; 0x57
4000b862:	701a      	strb	r2, [r3, #0]
4000b864:	f7ff ff38 	bl	4000b6d8 <ddr3TipA38xGetMediumFreq>
4000b868:	4630      	mov	r0, r6
4000b86a:	e002      	b.n	4000b872 <ddr3TipInitA38x+0x11e>
4000b86c:	2001      	movs	r0, #1
4000b86e:	e000      	b.n	4000b872 <ddr3TipInitA38x+0x11e>
4000b870:	2000      	movs	r0, #0
4000b872:	b00c      	add	sp, #48	; 0x30
4000b874:	bd70      	pop	{r4, r5, r6, pc}
4000b876:	bf00      	nop
4000b878:	4000b1ed 	andmi	fp, r0, sp, ror #3
4000b87c:	4000b251 	andmi	fp, r0, r1, asr r2
4000b880:	4000b201 	andmi	fp, r0, r1, lsl #4
4000b884:	4000b27d 	andmi	fp, r0, sp, ror r2
4000b888:	4000b2a9 	andmi	fp, r0, r9, lsr #5
4000b88c:	4000b23d 	andmi	fp, r0, sp, lsr r2
4000b890:	4000b52d 	andmi	fp, r0, sp, lsr #10
4000b894:	4000b21d 	andmi	fp, r0, sp, lsl r2
4000b898:	40014e74 	andmi	r4, r1, r4, ror lr
4000b89c:	40014578 	andmi	r4, r1, r8, ror r5
4000b8a0:	400111f3 	strdmi	r1, [r1], -r3
4000b8a4:	00335ebc 	ldrhteq	r5, [r3], -ip
4000b8a8:	400145f8 	strdmi	r4, [r1], -r8
4000b8ac:	40020964 	andmi	r0, r2, r4, ror #18
4000b8b0:	00300ee0 	eorseq	r0, r0, r0, ror #29
4000b8b4:	40014590 	mulmi	r1, r0, r5
4000b8b8:	40020834 	andmi	r0, r2, r4, lsr r8
4000b8bc:	40020978 	andmi	r0, r2, r8, ror r9
4000b8c0:	400205dc 	ldrdmi	r0, [r2], -ip
4000b8c4:	40014a58 	andmi	r4, r1, r8, asr sl
4000b8c8:	400205e0 	andmi	r0, r2, r0, ror #11
4000b8cc:	400205d4 	ldrdmi	r0, [r2], -r4
4000b8d0:	40014604 	andmi	r4, r1, r4, lsl #12
4000b8d4:	40020980 	andmi	r0, r2, r0, lsl #19
4000b8d8:	40014614 	andmi	r4, r1, r4, lsl r6

Disassembly of section .text.ddr3TipExtRead:

4000b8dc <ddr3TipExtRead>:
ddr3TipExtRead():
4000b8dc:	b510      	push	{r4, lr}
4000b8de:	00db      	lsls	r3, r3, #3
4000b8e0:	9802      	ldr	r0, [sp, #8]
4000b8e2:	2100      	movs	r1, #0
4000b8e4:	1a80      	subs	r0, r0, r2
4000b8e6:	e003      	b.n	4000b8f0 <ddr3TipExtRead+0x14>
4000b8e8:	6814      	ldr	r4, [r2, #0]
4000b8ea:	3101      	adds	r1, #1
4000b8ec:	5084      	str	r4, [r0, r2]
4000b8ee:	3204      	adds	r2, #4
4000b8f0:	4299      	cmp	r1, r3
4000b8f2:	d1f9      	bne.n	4000b8e8 <ddr3TipExtRead+0xc>
4000b8f4:	2000      	movs	r0, #0
4000b8f6:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3SiliconPreInit:

4000b8f8 <ddr3SiliconPreInit>:
ddr3SiliconPreInit():
4000b8f8:	f000 b820 	b.w	4000b93c <ddr3SiliconInit>

Disassembly of section .text.ddr3PostRunAlg:

4000b8fc <ddr3PostRunAlg>:
ddr3PostRunAlg():
4000b8fc:	2000      	movs	r0, #0
4000b8fe:	4770      	bx	lr

Disassembly of section .text.ddr3SiliconPostInit:

4000b900 <ddr3SiliconPostInit>:
ddr3SiliconPostInit():
4000b900:	b513      	push	{r0, r1, r4, lr}
4000b902:	2000      	movs	r0, #0
4000b904:	f7ff fc2a 	bl	4000b15c <ddr3TipGetTopologyMap>
4000b908:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000b90c:	f010 0004 	ands.w	r0, r0, #4
4000b910:	d110      	bne.n	4000b934 <ddr3SiliconPostInit+0x34>
4000b912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000b916:	4601      	mov	r1, r0
4000b918:	9301      	str	r3, [sp, #4]
4000b91a:	4602      	mov	r2, r0
4000b91c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b920:	9000      	str	r0, [sp, #0]
4000b922:	f7f8 fd25 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000b926:	4c04      	ldr	r4, [pc, #16]	; (4000b938 <ddr3SiliconPostInit+0x38>)
4000b928:	6020      	str	r0, [r4, #0]
4000b92a:	b120      	cbz	r0, 4000b936 <ddr3SiliconPostInit+0x36>
4000b92c:	f000 face 	bl	4000becc <gtBreakOnFail>
4000b930:	6820      	ldr	r0, [r4, #0]
4000b932:	e000      	b.n	4000b936 <ddr3SiliconPostInit+0x36>
4000b934:	2000      	movs	r0, #0
4000b936:	bd1c      	pop	{r2, r3, r4, pc}
4000b938:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3SiliconInit:

4000b93c <ddr3SiliconInit>:
ddr3SiliconInit():
4000b93c:	b538      	push	{r3, r4, r5, lr}
4000b93e:	4d0a      	ldr	r5, [pc, #40]	; (4000b968 <ddr3SiliconInit+0x2c>)
4000b940:	682b      	ldr	r3, [r5, #0]
4000b942:	2b01      	cmp	r3, #1
4000b944:	d00d      	beq.n	4000b962 <ddr3SiliconInit+0x26>
4000b946:	2000      	movs	r0, #0
4000b948:	4601      	mov	r1, r0
4000b94a:	f7ff ff03 	bl	4000b754 <ddr3TipInitA38x>
4000b94e:	1e04      	subs	r4, r0, #0
4000b950:	d004      	beq.n	4000b95c <ddr3SiliconInit+0x20>
4000b952:	4806      	ldr	r0, [pc, #24]	; (4000b96c <ddr3SiliconInit+0x30>)
4000b954:	4621      	mov	r1, r4
4000b956:	f002 fe09 	bl	4000e56c <mvPrintf>
4000b95a:	e003      	b.n	4000b964 <ddr3SiliconInit+0x28>
4000b95c:	2301      	movs	r3, #1
4000b95e:	602b      	str	r3, [r5, #0]
4000b960:	e000      	b.n	4000b964 <ddr3SiliconInit+0x28>
4000b962:	2400      	movs	r4, #0
4000b964:	4620      	mov	r0, r4
4000b966:	bd38      	pop	{r3, r4, r5, pc}
4000b968:	400209a0 	andmi	r0, r2, r0, lsr #19
4000b96c:	40011224 	andmi	r1, r1, r4, lsr #4

Disassembly of section .text.ddr3IfEccEnabled:

4000b970 <ddr3IfEccEnabled>:
ddr3IfEccEnabled():
4000b970:	2000      	movs	r0, #0
4000b972:	b508      	push	{r3, lr}
4000b974:	f7ff fbf2 	bl	4000b15c <ddr3TipGetTopologyMap>
4000b978:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000b97c:	06c2      	lsls	r2, r0, #27
4000b97e:	d405      	bmi.n	4000b98c <ddr3IfEccEnabled+0x1c>
4000b980:	f1a0 030b 	sub.w	r3, r0, #11
4000b984:	4258      	negs	r0, r3
4000b986:	eb40 0003 	adc.w	r0, r0, r3
4000b98a:	bd08      	pop	{r3, pc}
4000b98c:	2001      	movs	r0, #1
4000b98e:	bd08      	pop	{r3, pc}

Disassembly of section .text.ddr3PreAlgoConfig:

4000b990 <ddr3PreAlgoConfig>:
ddr3PreAlgoConfig():
4000b990:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b992:	2000      	movs	r0, #0
4000b994:	f7ff fbe2 	bl	4000b15c <ddr3TipGetTopologyMap>
4000b998:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
4000b99c:	4604      	mov	r4, r0
4000b99e:	2b0b      	cmp	r3, #11
4000b9a0:	d111      	bne.n	4000b9c6 <ddr3PreAlgoConfig+0x36>
4000b9a2:	2000      	movs	r0, #0
4000b9a4:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b9a8:	9300      	str	r3, [sp, #0]
4000b9aa:	9301      	str	r3, [sp, #4]
4000b9ac:	4601      	mov	r1, r0
4000b9ae:	4602      	mov	r2, r0
4000b9b0:	f641 13d4 	movw	r3, #6612	; 0x19d4
4000b9b4:	f7f8 fcdc 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000b9b8:	4d1b      	ldr	r5, [pc, #108]	; (4000ba28 <ddr3PreAlgoConfig+0x98>)
4000b9ba:	6028      	str	r0, [r5, #0]
4000b9bc:	b118      	cbz	r0, 4000b9c6 <ddr3PreAlgoConfig+0x36>
4000b9be:	f000 fa85 	bl	4000becc <gtBreakOnFail>
4000b9c2:	6828      	ldr	r0, [r5, #0]
4000b9c4:	e02e      	b.n	4000ba24 <ddr3PreAlgoConfig+0x94>
4000b9c6:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
4000b9ca:	f013 0010 	ands.w	r0, r3, #16
4000b9ce:	d101      	bne.n	4000b9d4 <ddr3PreAlgoConfig+0x44>
4000b9d0:	2b0b      	cmp	r3, #11
4000b9d2:	d127      	bne.n	4000ba24 <ddr3PreAlgoConfig+0x94>
4000b9d4:	2000      	movs	r0, #0
4000b9d6:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b9da:	9300      	str	r3, [sp, #0]
4000b9dc:	9301      	str	r3, [sp, #4]
4000b9de:	4601      	mov	r1, r0
4000b9e0:	4602      	mov	r2, r0
4000b9e2:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b9e6:	f7f8 fcc3 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000b9ea:	4c0f      	ldr	r4, [pc, #60]	; (4000ba28 <ddr3PreAlgoConfig+0x98>)
4000b9ec:	4601      	mov	r1, r0
4000b9ee:	6020      	str	r0, [r4, #0]
4000b9f0:	b9a8      	cbnz	r0, 4000ba1e <ddr3PreAlgoConfig+0x8e>
4000b9f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
4000b9f6:	4602      	mov	r2, r0
4000b9f8:	9300      	str	r3, [sp, #0]
4000b9fa:	9301      	str	r3, [sp, #4]
4000b9fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000ba00:	f7f8 fcb6 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000ba04:	4601      	mov	r1, r0
4000ba06:	6020      	str	r0, [r4, #0]
4000ba08:	b948      	cbnz	r0, 4000ba1e <ddr3PreAlgoConfig+0x8e>
4000ba0a:	2302      	movs	r3, #2
4000ba0c:	4602      	mov	r2, r0
4000ba0e:	9301      	str	r3, [sp, #4]
4000ba10:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ba14:	9000      	str	r0, [sp, #0]
4000ba16:	f7f8 fcab 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000ba1a:	6020      	str	r0, [r4, #0]
4000ba1c:	b110      	cbz	r0, 4000ba24 <ddr3PreAlgoConfig+0x94>
4000ba1e:	f000 fa55 	bl	4000becc <gtBreakOnFail>
4000ba22:	6820      	ldr	r0, [r4, #0]
4000ba24:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000ba26:	bf00      	nop
4000ba28:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3PostAlgoConfig:

4000ba2c <ddr3PostAlgoConfig>:
ddr3PostAlgoConfig():
4000ba2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000ba2e:	2000      	movs	r0, #0
4000ba30:	f7ff fb94 	bl	4000b15c <ddr3TipGetTopologyMap>
4000ba34:	4605      	mov	r5, r0
4000ba36:	f7ff ff61 	bl	4000b8fc <ddr3PostRunAlg>
4000ba3a:	1e04      	subs	r4, r0, #0
4000ba3c:	d004      	beq.n	4000ba48 <ddr3PostAlgoConfig+0x1c>
4000ba3e:	480f      	ldr	r0, [pc, #60]	; (4000ba7c <ddr3PostAlgoConfig+0x50>)
4000ba40:	4621      	mov	r1, r4
4000ba42:	f002 fd93 	bl	4000e56c <mvPrintf>
4000ba46:	e016      	b.n	4000ba76 <ddr3PostAlgoConfig+0x4a>
4000ba48:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
4000ba4c:	06d9      	lsls	r1, r3, #27
4000ba4e:	d401      	bmi.n	4000ba54 <ddr3PostAlgoConfig+0x28>
4000ba50:	2b0b      	cmp	r3, #11
4000ba52:	d110      	bne.n	4000ba76 <ddr3PostAlgoConfig+0x4a>
4000ba54:	2000      	movs	r0, #0
4000ba56:	f44f 7380 	mov.w	r3, #256	; 0x100
4000ba5a:	e88d 0009 	stmia.w	sp, {r0, r3}
4000ba5e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ba62:	4601      	mov	r1, r0
4000ba64:	4602      	mov	r2, r0
4000ba66:	f7f8 fc83 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000ba6a:	4d05      	ldr	r5, [pc, #20]	; (4000ba80 <ddr3PostAlgoConfig+0x54>)
4000ba6c:	6028      	str	r0, [r5, #0]
4000ba6e:	b110      	cbz	r0, 4000ba76 <ddr3PostAlgoConfig+0x4a>
4000ba70:	f000 fa2c 	bl	4000becc <gtBreakOnFail>
4000ba74:	682c      	ldr	r4, [r5, #0]
4000ba76:	4620      	mov	r0, r4
4000ba78:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000ba7a:	bf00      	nop
4000ba7c:	4001124a 	andmi	r1, r1, sl, asr #4
4000ba80:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3HwsHwTraining:

4000ba84 <ddr3HwsHwTraining>:
ddr3HwsHwTraining():
4000ba84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
4000ba86:	f7ff ff37 	bl	4000b8f8 <ddr3SiliconPreInit>
4000ba8a:	1e04      	subs	r4, r0, #0
4000ba8c:	d001      	beq.n	4000ba92 <ddr3HwsHwTraining+0xe>
4000ba8e:	4816      	ldr	r0, [pc, #88]	; (4000bae8 <ddr3HwsHwTraining+0x64>)
4000ba90:	e023      	b.n	4000bada <ddr3HwsHwTraining+0x56>
4000ba92:	4669      	mov	r1, sp
4000ba94:	2301      	movs	r3, #1
4000ba96:	9400      	str	r4, [sp, #0]
4000ba98:	9301      	str	r3, [sp, #4]
4000ba9a:	9302      	str	r3, [sp, #8]
4000ba9c:	9303      	str	r3, [sp, #12]
4000ba9e:	f7fa fbb7 	bl	40006210 <mvHwsDdr3TipInitController>
4000baa2:	1e04      	subs	r4, r0, #0
4000baa4:	d001      	beq.n	4000baaa <ddr3HwsHwTraining+0x26>
4000baa6:	4811      	ldr	r0, [pc, #68]	; (4000baec <ddr3HwsHwTraining+0x68>)
4000baa8:	e017      	b.n	4000bada <ddr3HwsHwTraining+0x56>
4000baaa:	f7ff ff29 	bl	4000b900 <ddr3SiliconPostInit>
4000baae:	1e04      	subs	r4, r0, #0
4000bab0:	d001      	beq.n	4000bab6 <ddr3HwsHwTraining+0x32>
4000bab2:	480f      	ldr	r0, [pc, #60]	; (4000baf0 <ddr3HwsHwTraining+0x6c>)
4000bab4:	e011      	b.n	4000bada <ddr3HwsHwTraining+0x56>
4000bab6:	f7ff ff6b 	bl	4000b990 <ddr3PreAlgoConfig>
4000baba:	1e04      	subs	r4, r0, #0
4000babc:	d001      	beq.n	4000bac2 <ddr3HwsHwTraining+0x3e>
4000babe:	480d      	ldr	r0, [pc, #52]	; (4000baf4 <ddr3HwsHwTraining+0x70>)
4000bac0:	e00b      	b.n	4000bada <ddr3HwsHwTraining+0x56>
4000bac2:	4621      	mov	r1, r4
4000bac4:	f7fb f89a 	bl	40006bfc <mvHwsDdr3TipRunAlg>
4000bac8:	1e04      	subs	r4, r0, #0
4000baca:	d001      	beq.n	4000bad0 <ddr3HwsHwTraining+0x4c>
4000bacc:	480a      	ldr	r0, [pc, #40]	; (4000baf8 <ddr3HwsHwTraining+0x74>)
4000bace:	e004      	b.n	4000bada <ddr3HwsHwTraining+0x56>
4000bad0:	f7ff ffac 	bl	4000ba2c <ddr3PostAlgoConfig>
4000bad4:	1e04      	subs	r4, r0, #0
4000bad6:	d003      	beq.n	4000bae0 <ddr3HwsHwTraining+0x5c>
4000bad8:	4808      	ldr	r0, [pc, #32]	; (4000bafc <ddr3HwsHwTraining+0x78>)
4000bada:	4621      	mov	r1, r4
4000badc:	f002 fd46 	bl	4000e56c <mvPrintf>
4000bae0:	4620      	mov	r0, r4
4000bae2:	b004      	add	sp, #16
4000bae4:	bd10      	pop	{r4, pc}
4000bae6:	bf00      	nop
4000bae8:	4001126b 	andmi	r1, r1, fp, ror #4
4000baec:	40011292 	mulmi	r1, r2, r2
4000baf0:	400112b6 			; <UNDEFINED> instruction: 0x400112b6
4000baf4:	400112d4 	ldrdmi	r1, [r1], -r4
4000baf8:	400112f8 	strdmi	r1, [r1], -r8
4000bafc:	4001131a 	andmi	r1, r1, sl, lsl r3

Disassembly of section .text.mvSysXorFinish:

4000bb00 <mvSysXorFinish>:
mvSysXorFinish():
4000bb00:	4b10      	ldr	r3, [pc, #64]	; (4000bb44 <mvSysXorFinish+0x44>)
4000bb02:	681a      	ldr	r2, [r3, #0]
4000bb04:	4b10      	ldr	r3, [pc, #64]	; (4000bb48 <mvSysXorFinish+0x48>)
4000bb06:	601a      	str	r2, [r3, #0]
4000bb08:	4b10      	ldr	r3, [pc, #64]	; (4000bb4c <mvSysXorFinish+0x4c>)
4000bb0a:	4a11      	ldr	r2, [pc, #68]	; (4000bb50 <mvSysXorFinish+0x50>)
4000bb0c:	6819      	ldr	r1, [r3, #0]
4000bb0e:	6011      	str	r1, [r2, #0]
4000bb10:	6859      	ldr	r1, [r3, #4]
4000bb12:	6051      	str	r1, [r2, #4]
4000bb14:	6899      	ldr	r1, [r3, #8]
4000bb16:	6091      	str	r1, [r2, #8]
4000bb18:	68d9      	ldr	r1, [r3, #12]
4000bb1a:	60d1      	str	r1, [r2, #12]
4000bb1c:	691a      	ldr	r2, [r3, #16]
4000bb1e:	4b0d      	ldr	r3, [pc, #52]	; (4000bb54 <mvSysXorFinish+0x54>)
4000bb20:	601a      	str	r2, [r3, #0]
4000bb22:	4b0d      	ldr	r3, [pc, #52]	; (4000bb58 <mvSysXorFinish+0x58>)
4000bb24:	4a0d      	ldr	r2, [pc, #52]	; (4000bb5c <mvSysXorFinish+0x5c>)
4000bb26:	6819      	ldr	r1, [r3, #0]
4000bb28:	6011      	str	r1, [r2, #0]
4000bb2a:	6859      	ldr	r1, [r3, #4]
4000bb2c:	6051      	str	r1, [r2, #4]
4000bb2e:	6899      	ldr	r1, [r3, #8]
4000bb30:	6091      	str	r1, [r2, #8]
4000bb32:	68d9      	ldr	r1, [r3, #12]
4000bb34:	60d1      	str	r1, [r2, #12]
4000bb36:	691a      	ldr	r2, [r3, #16]
4000bb38:	4b09      	ldr	r3, [pc, #36]	; (4000bb60 <mvSysXorFinish+0x60>)
4000bb3a:	601a      	str	r2, [r3, #0]
4000bb3c:	2200      	movs	r2, #0
4000bb3e:	621a      	str	r2, [r3, #32]
4000bb40:	4770      	bx	lr
4000bb42:	bf00      	nop
4000bb44:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000bb48:	d0060b40 	andle	r0, r6, r0, asr #22
4000bb4c:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000bb50:	d0060b50 	andle	r0, r6, r0, asr fp
4000bb54:	d0060b60 	andle	r0, r6, r0, ror #22
4000bb58:	400209a4 	andmi	r0, r2, r4, lsr #19
4000bb5c:	d0060b70 	andle	r0, r6, r0, ror fp
4000bb60:	d0060b80 	andle	r0, r6, r0, lsl #23

Disassembly of section .text.mvXorCtrlSet:

4000bb64 <mvXorCtrlSet>:
mvXorCtrlSet():
4000bb64:	f000 0301 	and.w	r3, r0, #1
4000bb68:	f021 0107 	bic.w	r1, r1, #7
4000bb6c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bb70:	2000      	movs	r0, #0
4000bb72:	3344      	adds	r3, #68	; 0x44
4000bb74:	009b      	lsls	r3, r3, #2
4000bb76:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bb7a:	681a      	ldr	r2, [r3, #0]
4000bb7c:	f002 0207 	and.w	r2, r2, #7
4000bb80:	430a      	orrs	r2, r1
4000bb82:	601a      	str	r2, [r3, #0]
4000bb84:	4770      	bx	lr

Disassembly of section .text.mvXorStateGet:

4000bb88 <mvXorStateGet>:
mvXorStateGet():
4000bb88:	2803      	cmp	r0, #3
4000bb8a:	d810      	bhi.n	4000bbae <mvXorStateGet+0x26>
4000bb8c:	f000 0301 	and.w	r3, r0, #1
4000bb90:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bb94:	3348      	adds	r3, #72	; 0x48
4000bb96:	009b      	lsls	r3, r3, #2
4000bb98:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bb9c:	681b      	ldr	r3, [r3, #0]
4000bb9e:	f003 0330 	and.w	r3, r3, #48	; 0x30
4000bba2:	2b20      	cmp	r3, #32
4000bba4:	bf9a      	itte	ls
4000bba6:	4a03      	ldrls	r2, [pc, #12]	; (4000bbb4 <mvXorStateGet+0x2c>)
4000bba8:	5cd0      	ldrbls	r0, [r2, r3]
4000bbaa:	2003      	movhi	r0, #3
4000bbac:	4770      	bx	lr
4000bbae:	2003      	movs	r0, #3
4000bbb0:	4770      	bx	lr
4000bbb2:	bf00      	nop
4000bbb4:	4001243e 	andmi	r2, r1, lr, lsr r4

Disassembly of section .text.mvXorMemInit:

4000bbb8 <mvXorMemInit>:
mvXorMemInit():
4000bbb8:	2803      	cmp	r0, #3
4000bbba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000bbbc:	4604      	mov	r4, r0
4000bbbe:	460d      	mov	r5, r1
4000bbc0:	4616      	mov	r6, r2
4000bbc2:	461f      	mov	r7, r3
4000bbc4:	d82e      	bhi.n	4000bc24 <mvXorMemInit+0x6c>
4000bbc6:	f7ff ffdf 	bl	4000bb88 <mvXorStateGet>
4000bbca:	2801      	cmp	r0, #1
4000bbcc:	d02c      	beq.n	4000bc28 <mvXorMemInit+0x70>
4000bbce:	2e7f      	cmp	r6, #127	; 0x7f
4000bbd0:	d92c      	bls.n	4000bc2c <mvXorMemInit+0x74>
4000bbd2:	f004 0401 	and.w	r4, r4, #1
4000bbd6:	2000      	movs	r0, #0
4000bbd8:	f504 34c1 	add.w	r4, r4, #98816	; 0x18200
4000bbdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
4000bbe0:	009b      	lsls	r3, r3, #2
4000bbe2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bbe6:	681a      	ldr	r2, [r3, #0]
4000bbe8:	f022 0207 	bic.w	r2, r2, #7
4000bbec:	f042 0204 	orr.w	r2, r2, #4
4000bbf0:	601a      	str	r2, [r3, #0]
4000bbf2:	f104 03ec 	add.w	r3, r4, #236	; 0xec
4000bbf6:	9a06      	ldr	r2, [sp, #24]
4000bbf8:	009b      	lsls	r3, r3, #2
4000bbfa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bbfe:	601d      	str	r5, [r3, #0]
4000bc00:	f104 03f0 	add.w	r3, r4, #240	; 0xf0
4000bc04:	3448      	adds	r4, #72	; 0x48
4000bc06:	009b      	lsls	r3, r3, #2
4000bc08:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bc0c:	00a4      	lsls	r4, r4, #2
4000bc0e:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000bc12:	601e      	str	r6, [r3, #0]
4000bc14:	4b06      	ldr	r3, [pc, #24]	; (4000bc30 <mvXorMemInit+0x78>)
4000bc16:	601a      	str	r2, [r3, #0]
4000bc18:	605f      	str	r7, [r3, #4]
4000bc1a:	6823      	ldr	r3, [r4, #0]
4000bc1c:	f043 0301 	orr.w	r3, r3, #1
4000bc20:	6023      	str	r3, [r4, #0]
4000bc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bc24:	2004      	movs	r0, #4
4000bc26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bc28:	201e      	movs	r0, #30
4000bc2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bc2c:	2004      	movs	r0, #4
4000bc2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bc30:	d0060be0 	andle	r0, r6, r0, ror #23

Disassembly of section .text.mvXorCommandSet:

4000bc34 <mvXorCommandSet>:
mvXorCommandSet():
4000bc34:	2803      	cmp	r0, #3
4000bc36:	b538      	push	{r3, r4, r5, lr}
4000bc38:	4604      	mov	r4, r0
4000bc3a:	460d      	mov	r5, r1
4000bc3c:	d848      	bhi.n	4000bcd0 <mvXorCommandSet+0x9c>
4000bc3e:	f7ff ffa3 	bl	4000bb88 <mvXorStateGet>
4000bc42:	b975      	cbnz	r5, 4000bc62 <mvXorCommandSet+0x2e>
4000bc44:	2800      	cmp	r0, #0
4000bc46:	d143      	bne.n	4000bcd0 <mvXorCommandSet+0x9c>
4000bc48:	f004 0301 	and.w	r3, r4, #1
4000bc4c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bc50:	3348      	adds	r3, #72	; 0x48
4000bc52:	009b      	lsls	r3, r3, #2
4000bc54:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bc58:	681a      	ldr	r2, [r3, #0]
4000bc5a:	f042 0201 	orr.w	r2, r2, #1
4000bc5e:	601a      	str	r2, [r3, #0]
4000bc60:	bd38      	pop	{r3, r4, r5, pc}
4000bc62:	2d01      	cmp	r5, #1
4000bc64:	d10d      	bne.n	4000bc82 <mvXorCommandSet+0x4e>
4000bc66:	2801      	cmp	r0, #1
4000bc68:	d12d      	bne.n	4000bcc6 <mvXorCommandSet+0x92>
4000bc6a:	f004 0301 	and.w	r3, r4, #1
4000bc6e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bc72:	3348      	adds	r3, #72	; 0x48
4000bc74:	009b      	lsls	r3, r3, #2
4000bc76:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bc7a:	681a      	ldr	r2, [r3, #0]
4000bc7c:	f042 0202 	orr.w	r2, r2, #2
4000bc80:	e01e      	b.n	4000bcc0 <mvXorCommandSet+0x8c>
4000bc82:	2d02      	cmp	r5, #2
4000bc84:	d10d      	bne.n	4000bca2 <mvXorCommandSet+0x6e>
4000bc86:	2801      	cmp	r0, #1
4000bc88:	d122      	bne.n	4000bcd0 <mvXorCommandSet+0x9c>
4000bc8a:	f004 0301 	and.w	r3, r4, #1
4000bc8e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bc92:	3348      	adds	r3, #72	; 0x48
4000bc94:	009b      	lsls	r3, r3, #2
4000bc96:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bc9a:	681a      	ldr	r2, [r3, #0]
4000bc9c:	f042 0204 	orr.w	r2, r2, #4
4000bca0:	e00e      	b.n	4000bcc0 <mvXorCommandSet+0x8c>
4000bca2:	2d03      	cmp	r5, #3
4000bca4:	d114      	bne.n	4000bcd0 <mvXorCommandSet+0x9c>
4000bca6:	2802      	cmp	r0, #2
4000bca8:	d114      	bne.n	4000bcd4 <mvXorCommandSet+0xa0>
4000bcaa:	f004 0301 	and.w	r3, r4, #1
4000bcae:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bcb2:	3348      	adds	r3, #72	; 0x48
4000bcb4:	009b      	lsls	r3, r3, #2
4000bcb6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bcba:	681a      	ldr	r2, [r3, #0]
4000bcbc:	f042 0208 	orr.w	r2, r2, #8
4000bcc0:	601a      	str	r2, [r3, #0]
4000bcc2:	2000      	movs	r0, #0
4000bcc4:	bd38      	pop	{r3, r4, r5, pc}
4000bcc6:	2800      	cmp	r0, #0
4000bcc8:	bf14      	ite	ne
4000bcca:	2004      	movne	r0, #4
4000bccc:	2000      	moveq	r0, #0
4000bcce:	bd38      	pop	{r3, r4, r5, pc}
4000bcd0:	2004      	movs	r0, #4
4000bcd2:	bd38      	pop	{r3, r4, r5, pc}
4000bcd4:	2004      	movs	r0, #4
4000bcd6:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvXorHalInit:

4000bcd8 <mvXorHalInit>:
mvXorHalInit():
4000bcd8:	b538      	push	{r3, r4, r5, lr}
4000bcda:	4605      	mov	r5, r0
4000bcdc:	2400      	movs	r4, #0
4000bcde:	e009      	b.n	4000bcf4 <mvXorHalInit+0x1c>
4000bce0:	4620      	mov	r0, r4
4000bce2:	2101      	movs	r1, #1
4000bce4:	f7ff ffa6 	bl	4000bc34 <mvXorCommandSet>
4000bce8:	4620      	mov	r0, r4
4000bcea:	f248 4140 	movw	r1, #33856	; 0x8440
4000bcee:	3401      	adds	r4, #1
4000bcf0:	f7ff ff38 	bl	4000bb64 <mvXorCtrlSet>
4000bcf4:	42ac      	cmp	r4, r5
4000bcf6:	d1f3      	bne.n	4000bce0 <mvXorHalInit+0x8>
4000bcf8:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvSysXorInit:

4000bcfc <mvSysXorInit>:
mvSysXorInit():
4000bcfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000bd00:	2710      	movs	r7, #16
4000bd02:	4c3d      	ldr	r4, [pc, #244]	; (4000bdf8 <mvSysXorInit+0xfc>)
4000bd04:	f04f 0901 	mov.w	r9, #1
4000bd08:	f04f 0803 	mov.w	r8, #3
4000bd0c:	6825      	ldr	r5, [r4, #0]
4000bd0e:	4c3b      	ldr	r4, [pc, #236]	; (4000bdfc <mvSysXorInit+0x100>)
4000bd10:	6025      	str	r5, [r4, #0]
4000bd12:	4c3b      	ldr	r4, [pc, #236]	; (4000be00 <mvSysXorInit+0x104>)
4000bd14:	6825      	ldr	r5, [r4, #0]
4000bd16:	4c3b      	ldr	r4, [pc, #236]	; (4000be04 <mvSysXorInit+0x108>)
4000bd18:	6025      	str	r5, [r4, #0]
4000bd1a:	4d3b      	ldr	r5, [pc, #236]	; (4000be08 <mvSysXorInit+0x10c>)
4000bd1c:	682d      	ldr	r5, [r5, #0]
4000bd1e:	6065      	str	r5, [r4, #4]
4000bd20:	4d3a      	ldr	r5, [pc, #232]	; (4000be0c <mvSysXorInit+0x110>)
4000bd22:	682d      	ldr	r5, [r5, #0]
4000bd24:	60a5      	str	r5, [r4, #8]
4000bd26:	4d3a      	ldr	r5, [pc, #232]	; (4000be10 <mvSysXorInit+0x114>)
4000bd28:	682d      	ldr	r5, [r5, #0]
4000bd2a:	60e5      	str	r5, [r4, #12]
4000bd2c:	4d39      	ldr	r5, [pc, #228]	; (4000be14 <mvSysXorInit+0x118>)
4000bd2e:	682d      	ldr	r5, [r5, #0]
4000bd30:	6125      	str	r5, [r4, #16]
4000bd32:	4c39      	ldr	r4, [pc, #228]	; (4000be18 <mvSysXorInit+0x11c>)
4000bd34:	6825      	ldr	r5, [r4, #0]
4000bd36:	4c39      	ldr	r4, [pc, #228]	; (4000be1c <mvSysXorInit+0x120>)
4000bd38:	6025      	str	r5, [r4, #0]
4000bd3a:	4d39      	ldr	r5, [pc, #228]	; (4000be20 <mvSysXorInit+0x124>)
4000bd3c:	682d      	ldr	r5, [r5, #0]
4000bd3e:	6065      	str	r5, [r4, #4]
4000bd40:	4d38      	ldr	r5, [pc, #224]	; (4000be24 <mvSysXorInit+0x128>)
4000bd42:	682d      	ldr	r5, [r5, #0]
4000bd44:	60a5      	str	r5, [r4, #8]
4000bd46:	4d38      	ldr	r5, [pc, #224]	; (4000be28 <mvSysXorInit+0x12c>)
4000bd48:	682d      	ldr	r5, [r5, #0]
4000bd4a:	60e5      	str	r5, [r4, #12]
4000bd4c:	4d37      	ldr	r5, [pc, #220]	; (4000be2c <mvSysXorInit+0x130>)
4000bd4e:	682d      	ldr	r5, [r5, #0]
4000bd50:	6125      	str	r5, [r4, #16]
4000bd52:	2400      	movs	r4, #0
4000bd54:	4625      	mov	r5, r4
4000bd56:	4626      	mov	r6, r4
4000bd58:	e00d      	b.n	4000bd76 <mvSysXorInit+0x7a>
4000bd5a:	fa09 fc05 	lsl.w	ip, r9, r5
4000bd5e:	ea1c 0f01 	tst.w	ip, r1
4000bd62:	d006      	beq.n	4000bd72 <mvSysXorInit+0x76>
4000bd64:	fa08 fa07 	lsl.w	sl, r8, r7
4000bd68:	3401      	adds	r4, #1
4000bd6a:	ea4c 0c0a 	orr.w	ip, ip, sl
4000bd6e:	ea46 060c 	orr.w	r6, r6, ip
4000bd72:	3501      	adds	r5, #1
4000bd74:	3702      	adds	r7, #2
4000bd76:	4284      	cmp	r4, r0
4000bd78:	d201      	bcs.n	4000bd7e <mvSysXorInit+0x82>
4000bd7a:	2d08      	cmp	r5, #8
4000bd7c:	d1ed      	bne.n	4000bd5a <mvSysXorInit+0x5e>
4000bd7e:	4c1e      	ldr	r4, [pc, #120]	; (4000bdf8 <mvSysXorInit+0xfc>)
4000bd80:	2700      	movs	r7, #0
4000bd82:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4000be38 <mvSysXorInit+0x13c>
4000bd86:	f04f 0801 	mov.w	r8, #1
4000bd8a:	6026      	str	r6, [r4, #0]
4000bd8c:	463c      	mov	r4, r7
4000bd8e:	e02a      	b.n	4000bde6 <mvSysXorInit+0xea>
4000bd90:	fa08 f504 	lsl.w	r5, r8, r4
4000bd94:	420d      	tst	r5, r1
4000bd96:	d022      	beq.n	4000bdde <mvSysXorInit+0xe2>
4000bd98:	2c04      	cmp	r4, #4
4000bd9a:	d814      	bhi.n	4000bdc6 <mvSysXorInit+0xca>
4000bd9c:	e8df f004 	tbb	[pc, r4]
4000bda0:	100d0a07 	andne	r0, sp, r7, lsl #20
4000bda4:	f44f0003 	vst4.8	{d16-d19}, [pc], r3
4000bda8:	2570      	movs	r5, #112	; 0x70
4000bdaa:	4e21      	ldr	r6, [pc, #132]	; (4000be30 <mvSysXorInit+0x134>)
4000bdac:	e00d      	b.n	4000bdca <mvSysXorInit+0xce>
4000bdae:	f443 6660 	orr.w	r6, r3, #3584	; 0xe00
4000bdb2:	e009      	b.n	4000bdc8 <mvSysXorInit+0xcc>
4000bdb4:	f443 6650 	orr.w	r6, r3, #3328	; 0xd00
4000bdb8:	e006      	b.n	4000bdc8 <mvSysXorInit+0xcc>
4000bdba:	f443 6630 	orr.w	r6, r3, #2816	; 0xb00
4000bdbe:	e003      	b.n	4000bdc8 <mvSysXorInit+0xcc>
4000bdc0:	f443 66e0 	orr.w	r6, r3, #1792	; 0x700
4000bdc4:	e000      	b.n	4000bdc8 <mvSysXorInit+0xcc>
4000bdc6:	461e      	mov	r6, r3
4000bdc8:	4d1a      	ldr	r5, [pc, #104]	; (4000be34 <mvSysXorInit+0x138>)
4000bdca:	f04c 4950 	orr.w	r9, ip, #3489660928	; 0xd0000000
4000bdce:	3701      	adds	r7, #1
4000bdd0:	f8c9 6000 	str.w	r6, [r9]
4000bdd4:	f10c 0620 	add.w	r6, ip, #32
4000bdd8:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000bddc:	6035      	str	r5, [r6, #0]
4000bdde:	3401      	adds	r4, #1
4000bde0:	189b      	adds	r3, r3, r2
4000bde2:	f10c 0c04 	add.w	ip, ip, #4
4000bde6:	4287      	cmp	r7, r0
4000bde8:	d201      	bcs.n	4000bdee <mvSysXorInit+0xf2>
4000bdea:	2c08      	cmp	r4, #8
4000bdec:	d1d0      	bne.n	4000bd90 <mvSysXorInit+0x94>
4000bdee:	2001      	movs	r0, #1
4000bdf0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000bdf4:	f7ff bf70 	b.w	4000bcd8 <mvXorHalInit>
4000bdf8:	d0060b40 	andle	r0, r6, r0, asr #22
4000bdfc:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000be00:	d0060b50 	andle	r0, r6, r0, asr fp
4000be04:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000be08:	d0060b54 	andle	r0, r6, r4, asr fp
4000be0c:	d0060b58 	andle	r0, r6, r8, asr fp
4000be10:	d0060b5c 	andle	r0, r6, ip, asr fp
4000be14:	d0060b60 	andle	r0, r6, r0, ror #22
4000be18:	d0060b70 	andle	r0, r6, r0, ror fp
4000be1c:	400209a4 	andmi	r0, r2, r4, lsr #19
4000be20:	d0060b74 	andle	r0, r6, r4, ror fp
4000be24:	d0060b78 	andle	r0, r6, r8, ror fp
4000be28:	d0060b7c 	andle	r0, r6, ip, ror fp
4000be2c:	d0060b80 	andle	r0, r6, r0, lsl #23
4000be30:	40001f00 	andmi	r1, r0, r0, lsl #30
4000be34:	7fff0000 	svcvc	0x00ff0000
4000be38:	00060b50 	andeq	r0, r6, r0, asr fp

Disassembly of section .text.ddr3NewTipEccScrub:

4000be3c <ddr3NewTipEccScrub>:
ddr3NewTipEccScrub():
4000be3c:	b513      	push	{r0, r1, r4, lr}
4000be3e:	481c      	ldr	r0, [pc, #112]	; (4000beb0 <ddr3NewTipEccScrub+0x74>)
4000be40:	f002 fb94 	bl	4000e56c <mvPrintf>
4000be44:	2000      	movs	r0, #0
4000be46:	f7fc ff35 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
4000be4a:	2100      	movs	r1, #0
4000be4c:	2201      	movs	r2, #1
4000be4e:	460b      	mov	r3, r1
4000be50:	e003      	b.n	4000be5a <ddr3NewTipEccScrub+0x1e>
4000be52:	fa02 f403 	lsl.w	r4, r2, r3
4000be56:	3301      	adds	r3, #1
4000be58:	4321      	orrs	r1, r4
4000be5a:	4283      	cmp	r3, r0
4000be5c:	d1f9      	bne.n	4000be52 <ddr3NewTipEccScrub+0x16>
4000be5e:	4618      	mov	r0, r3
4000be60:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000be64:	2300      	movs	r3, #0
4000be66:	4c13      	ldr	r4, [pc, #76]	; (4000beb4 <ddr3NewTipEccScrub+0x78>)
4000be68:	f7ff ff48 	bl	4000bcfc <mvSysXorInit>
4000be6c:	2000      	movs	r0, #0
4000be6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000be72:	4601      	mov	r1, r0
4000be74:	4623      	mov	r3, r4
4000be76:	9400      	str	r4, [sp, #0]
4000be78:	f7ff fe9e 	bl	4000bbb8 <mvXorMemInit>
4000be7c:	2000      	movs	r0, #0
4000be7e:	f7ff fe83 	bl	4000bb88 <mvXorStateGet>
4000be82:	2800      	cmp	r0, #0
4000be84:	d1fa      	bne.n	4000be7c <ddr3NewTipEccScrub+0x40>
4000be86:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
4000be8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000be8e:	4b09      	ldr	r3, [pc, #36]	; (4000beb4 <ddr3NewTipEccScrub+0x78>)
4000be90:	9400      	str	r4, [sp, #0]
4000be92:	f7ff fe91 	bl	4000bbb8 <mvXorMemInit>
4000be96:	2000      	movs	r0, #0
4000be98:	f7ff fe76 	bl	4000bb88 <mvXorStateGet>
4000be9c:	2800      	cmp	r0, #0
4000be9e:	d1fa      	bne.n	4000be96 <ddr3NewTipEccScrub+0x5a>
4000bea0:	f7ff fe2e 	bl	4000bb00 <mvSysXorFinish>
4000bea4:	4804      	ldr	r0, [pc, #16]	; (4000beb8 <ddr3NewTipEccScrub+0x7c>)
4000bea6:	b002      	add	sp, #8
4000bea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000beac:	f002 bb5e 	b.w	4000e56c <mvPrintf>
4000beb0:	4001133f 	andmi	r1, r1, pc, lsr r3
4000beb4:	deadbeef 	cdple	14, 10, cr11, cr13, cr15, {7}
4000beb8:	40011369 	andmi	r1, r1, r9, ror #6

Disassembly of section .text.mvHwsDelay:

4000bebc <mvHwsDelay>:
mvHwsDelay():
4000bebc:	b508      	push	{r3, lr}
4000bebe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000bec2:	4350      	muls	r0, r2
4000bec4:	f002 f9b6 	bl	4000e234 <__udelay>
4000bec8:	2000      	movs	r0, #0
4000beca:	bd08      	pop	{r3, pc}

Disassembly of section .text.gtBreakOnFail:

4000becc <gtBreakOnFail>:
gtBreakOnFail():
4000becc:	4770      	bx	lr

Disassembly of section .text.osMemCpy:

4000bece <osMemCpy>:
osMemCpy():
4000bece:	b510      	push	{r4, lr}
4000bed0:	2300      	movs	r3, #0
4000bed2:	e002      	b.n	4000beda <osMemCpy+0xc>
4000bed4:	5ccc      	ldrb	r4, [r1, r3]
4000bed6:	54c4      	strb	r4, [r0, r3]
4000bed8:	3301      	adds	r3, #1
4000beda:	4293      	cmp	r3, r2
4000bedc:	d1fa      	bne.n	4000bed4 <osMemCpy+0x6>
4000bede:	2000      	movs	r0, #0
4000bee0:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3TipPrintPbsResult:

4000bee4 <ddr3TipPrintPbsResult>:
ddr3TipPrintPbsResult():
4000bee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bee8:	2300      	movs	r3, #0
4000beea:	b087      	sub	sp, #28
4000beec:	2a01      	cmp	r2, #1
4000beee:	bf0c      	ite	eq
4000bef0:	f101 0a05 	addeq.w	sl, r1, #5
4000bef4:	f101 0a01 	addne.w	sl, r1, #1
4000bef8:	460c      	mov	r4, r1
4000befa:	2102      	movs	r1, #2
4000befc:	4615      	mov	r5, r2
4000befe:	9305      	str	r3, [sp, #20]
4000bf00:	4680      	mov	r8, r0
4000bf02:	f7ff f94b 	bl	4000b19c <ddr3TipDevAttrGet>
4000bf06:	4b37      	ldr	r3, [pc, #220]	; (4000bfe4 <ddr3TipPrintPbsResult+0x100>)
4000bf08:	4622      	mov	r2, r4
4000bf0a:	4937      	ldr	r1, [pc, #220]	; (4000bfe8 <ddr3TipPrintPbsResult+0x104>)
4000bf0c:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
4000bf10:	2d01      	cmp	r5, #1
4000bf12:	bf08      	it	eq
4000bf14:	4619      	moveq	r1, r3
4000bf16:	4681      	mov	r9, r0
4000bf18:	4834      	ldr	r0, [pc, #208]	; (4000bfec <ddr3TipPrintPbsResult+0x108>)
4000bf1a:	f002 fb27 	bl	4000e56c <mvPrintf>
4000bf1e:	4b34      	ldr	r3, [pc, #208]	; (4000bff0 <ddr3TipPrintPbsResult+0x10c>)
4000bf20:	681b      	ldr	r3, [r3, #0]
4000bf22:	781b      	ldrb	r3, [r3, #0]
4000bf24:	07d9      	lsls	r1, r3, #31
4000bf26:	d50e      	bpl.n	4000bf46 <ddr3TipPrintPbsResult+0x62>
4000bf28:	2714      	movs	r7, #20
4000bf2a:	4b32      	ldr	r3, [pc, #200]	; (4000bff4 <ddr3TipPrintPbsResult+0x110>)
4000bf2c:	2600      	movs	r6, #0
4000bf2e:	fb07 4705 	mla	r7, r7, r5, r4
4000bf32:	18ff      	adds	r7, r7, r3
4000bf34:	e005      	b.n	4000bf42 <ddr3TipPrintPbsResult+0x5e>
4000bf36:	f817 1026 	ldrb.w	r1, [r7, r6, lsl #2]
4000bf3a:	3601      	adds	r6, #1
4000bf3c:	482e      	ldr	r0, [pc, #184]	; (4000bff8 <ddr3TipPrintPbsResult+0x114>)
4000bf3e:	f002 fb15 	bl	4000e56c <mvPrintf>
4000bf42:	454e      	cmp	r6, r9
4000bf44:	d1f7      	bne.n	4000bf36 <ddr3TipPrintPbsResult+0x52>
4000bf46:	4f28      	ldr	r7, [pc, #160]	; (4000bfe8 <ddr3TipPrintPbsResult+0x104>)
4000bf48:	4621      	mov	r1, r4
4000bf4a:	4e26      	ldr	r6, [pc, #152]	; (4000bfe4 <ddr3TipPrintPbsResult+0x100>)
4000bf4c:	2400      	movs	r4, #0
4000bf4e:	482b      	ldr	r0, [pc, #172]	; (4000bffc <ddr3TipPrintPbsResult+0x118>)
4000bf50:	2d01      	cmp	r5, #1
4000bf52:	bf14      	ite	ne
4000bf54:	463a      	movne	r2, r7
4000bf56:	4632      	moveq	r2, r6
4000bf58:	4f25      	ldr	r7, [pc, #148]	; (4000bff0 <ddr3TipPrintPbsResult+0x10c>)
4000bf5a:	f002 fb07 	bl	4000e56c <mvPrintf>
4000bf5e:	4b21      	ldr	r3, [pc, #132]	; (4000bfe4 <ddr3TipPrintPbsResult+0x100>)
4000bf60:	4921      	ldr	r1, [pc, #132]	; (4000bfe8 <ddr3TipPrintPbsResult+0x104>)
4000bf62:	4827      	ldr	r0, [pc, #156]	; (4000c000 <ddr3TipPrintPbsResult+0x11c>)
4000bf64:	2d01      	cmp	r5, #1
4000bf66:	bf08      	it	eq
4000bf68:	4619      	moveq	r1, r3
4000bf6a:	f002 faff 	bl	4000e56c <mvPrintf>
4000bf6e:	683b      	ldr	r3, [r7, #0]
4000bf70:	781b      	ldrb	r3, [r3, #0]
4000bf72:	07da      	lsls	r2, r3, #31
4000bf74:	d528      	bpl.n	4000bfc8 <ddr3TipPrintPbsResult+0xe4>
4000bf76:	4823      	ldr	r0, [pc, #140]	; (4000c004 <ddr3TipPrintPbsResult+0x120>)
4000bf78:	4621      	mov	r1, r4
4000bf7a:	f002 faf7 	bl	4000e56c <mvPrintf>
4000bf7e:	f8df b088 	ldr.w	fp, [pc, #136]	; 4000c008 <ddr3TipPrintPbsResult+0x124>
4000bf82:	2600      	movs	r6, #0
4000bf84:	683b      	ldr	r3, [r7, #0]
4000bf86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000bf8a:	fa43 f306 	asr.w	r3, r3, r6
4000bf8e:	07db      	lsls	r3, r3, #31
4000bf90:	d517      	bpl.n	4000bfc2 <ddr3TipPrintPbsResult+0xde>
4000bf92:	2100      	movs	r1, #0
4000bf94:	eb04 030a 	add.w	r3, r4, sl
4000bf98:	4640      	mov	r0, r8
4000bf9a:	9301      	str	r3, [sp, #4]
4000bf9c:	460a      	mov	r2, r1
4000bf9e:	ab05      	add	r3, sp, #20
4000bfa0:	9302      	str	r3, [sp, #8]
4000bfa2:	4633      	mov	r3, r6
4000bfa4:	9100      	str	r1, [sp, #0]
4000bfa6:	f7f8 fd99 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000bfaa:	f8cb 0000 	str.w	r0, [fp]
4000bfae:	b120      	cbz	r0, 4000bfba <ddr3TipPrintPbsResult+0xd6>
4000bfb0:	f7ff ff8c 	bl	4000becc <gtBreakOnFail>
4000bfb4:	4b14      	ldr	r3, [pc, #80]	; (4000c008 <ddr3TipPrintPbsResult+0x124>)
4000bfb6:	6818      	ldr	r0, [r3, #0]
4000bfb8:	e010      	b.n	4000bfdc <ddr3TipPrintPbsResult+0xf8>
4000bfba:	4814      	ldr	r0, [pc, #80]	; (4000c00c <ddr3TipPrintPbsResult+0x128>)
4000bfbc:	9905      	ldr	r1, [sp, #20]
4000bfbe:	f002 fad5 	bl	4000e56c <mvPrintf>
4000bfc2:	3601      	adds	r6, #1
4000bfc4:	454e      	cmp	r6, r9
4000bfc6:	d9dd      	bls.n	4000bf84 <ddr3TipPrintPbsResult+0xa0>
4000bfc8:	4811      	ldr	r0, [pc, #68]	; (4000c010 <ddr3TipPrintPbsResult+0x12c>)
4000bfca:	3401      	adds	r4, #1
4000bfcc:	f002 face 	bl	4000e56c <mvPrintf>
4000bfd0:	2c08      	cmp	r4, #8
4000bfd2:	d1c4      	bne.n	4000bf5e <ddr3TipPrintPbsResult+0x7a>
4000bfd4:	480e      	ldr	r0, [pc, #56]	; (4000c010 <ddr3TipPrintPbsResult+0x12c>)
4000bfd6:	f002 fac9 	bl	4000e56c <mvPrintf>
4000bfda:	2000      	movs	r0, #0
4000bfdc:	b007      	add	sp, #28
4000bfde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000bfe2:	bf00      	nop
4000bfe4:	4000f8d6 	ldrdmi	pc, [r0], -r6
4000bfe8:	4000f8d3 	ldrdmi	pc, [r0], -r3
4000bfec:	40011391 	mulmi	r1, r1, r3
4000bff0:	400205d8 	ldrdmi	r0, [r2], -r8
4000bff4:	4002086d 	andmi	r0, r2, sp, ror #16
4000bff8:	4000f8bc 			; <UNDEFINED> instruction: 0x4000f8bc
4000bffc:	400113aa 	andmi	r1, r1, sl, lsr #7
4000c000:	400113bb 			; <UNDEFINED> instruction: 0x400113bb
4000c004:	400113c2 	andmi	r1, r1, r2, asr #7
4000c008:	40020868 	andmi	r0, r2, r8, ror #16
4000c00c:	4000f90d 	andmi	pc, r0, sp, lsl #18
4000c010:	4000f617 	andmi	pc, r0, r7, lsl r6	; <UNPREDICTABLE>

Disassembly of section .text.ddr3TipPrintAllPbsResult:

4000c014 <ddr3TipPrintAllPbsResult>:
ddr3TipPrintAllPbsResult():
4000c014:	b570      	push	{r4, r5, r6, lr}
4000c016:	4605      	mov	r5, r0
4000c018:	f7fc fe4c 	bl	40008cb4 <mvHwsDdr3TipMaxCSGet>
4000c01c:	2400      	movs	r4, #0
4000c01e:	4606      	mov	r6, r0
4000c020:	e00a      	b.n	4000c038 <ddr3TipPrintAllPbsResult+0x24>
4000c022:	4621      	mov	r1, r4
4000c024:	2201      	movs	r2, #1
4000c026:	4628      	mov	r0, r5
4000c028:	f7ff ff5c 	bl	4000bee4 <ddr3TipPrintPbsResult>
4000c02c:	4621      	mov	r1, r4
4000c02e:	4628      	mov	r0, r5
4000c030:	2200      	movs	r2, #0
4000c032:	f7ff ff57 	bl	4000bee4 <ddr3TipPrintPbsResult>
4000c036:	3401      	adds	r4, #1
4000c038:	42b4      	cmp	r4, r6
4000c03a:	d1f2      	bne.n	4000c022 <ddr3TipPrintAllPbsResult+0xe>
4000c03c:	2000      	movs	r0, #0
4000c03e:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.ddr3TipCleanPbsResult:

4000c040 <ddr3TipCleanPbsResult>:
ddr3TipCleanPbsResult():
4000c040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
4000c044:	2901      	cmp	r1, #1
4000c046:	4b1c      	ldr	r3, [pc, #112]	; (4000c0b8 <ddr3TipCleanPbsResult+0x78>)
4000c048:	4607      	mov	r7, r0
4000c04a:	681e      	ldr	r6, [r3, #0]
4000c04c:	d101      	bne.n	4000c052 <ddr3TipCleanPbsResult+0x12>
4000c04e:	3605      	adds	r6, #5
4000c050:	e000      	b.n	4000c054 <ddr3TipCleanPbsResult+0x14>
4000c052:	3601      	adds	r6, #1
4000c054:	2102      	movs	r1, #2
4000c056:	4638      	mov	r0, r7
4000c058:	f7ff f8a0 	bl	4000b19c <ddr3TipDevAttrGet>
4000c05c:	4b17      	ldr	r3, [pc, #92]	; (4000c0bc <ddr3TipCleanPbsResult+0x7c>)
4000c05e:	0136      	lsls	r6, r6, #4
4000c060:	681b      	ldr	r3, [r3, #0]
4000c062:	fa5f f980 	uxtb.w	r9, r0
4000c066:	7818      	ldrb	r0, [r3, #0]
4000c068:	f010 0001 	ands.w	r0, r0, #1
4000c06c:	d020      	beq.n	4000c0b0 <ddr3TipCleanPbsResult+0x70>
4000c06e:	2400      	movs	r4, #0
4000c070:	f8df a04c 	ldr.w	sl, [pc, #76]	; 4000c0c0 <ddr3TipCleanPbsResult+0x80>
4000c074:	46a0      	mov	r8, r4
4000c076:	e018      	b.n	4000c0aa <ddr3TipCleanPbsResult+0x6a>
4000c078:	2500      	movs	r5, #0
4000c07a:	2100      	movs	r1, #0
4000c07c:	19ab      	adds	r3, r5, r6
4000c07e:	4638      	mov	r0, r7
4000c080:	9302      	str	r3, [sp, #8]
4000c082:	460a      	mov	r2, r1
4000c084:	460b      	mov	r3, r1
4000c086:	e88d 0110 	stmia.w	sp, {r4, r8}
4000c08a:	f8cd 800c 	str.w	r8, [sp, #12]
4000c08e:	f7f8 fdab 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c092:	f8ca 0000 	str.w	r0, [sl]
4000c096:	b120      	cbz	r0, 4000c0a2 <ddr3TipCleanPbsResult+0x62>
4000c098:	f7ff ff18 	bl	4000becc <gtBreakOnFail>
4000c09c:	4b08      	ldr	r3, [pc, #32]	; (4000c0c0 <ddr3TipCleanPbsResult+0x80>)
4000c09e:	6818      	ldr	r0, [r3, #0]
4000c0a0:	e006      	b.n	4000c0b0 <ddr3TipCleanPbsResult+0x70>
4000c0a2:	3501      	adds	r5, #1
4000c0a4:	2d0c      	cmp	r5, #12
4000c0a6:	d1e8      	bne.n	4000c07a <ddr3TipCleanPbsResult+0x3a>
4000c0a8:	3401      	adds	r4, #1
4000c0aa:	454c      	cmp	r4, r9
4000c0ac:	d9e4      	bls.n	4000c078 <ddr3TipCleanPbsResult+0x38>
4000c0ae:	2000      	movs	r0, #0
4000c0b0:	b004      	add	sp, #16
4000c0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000c0b6:	bf00      	nop
4000c0b8:	40020968 	andmi	r0, r2, r8, ror #18
4000c0bc:	400205d8 	ldrdmi	r0, [r2], -r8
4000c0c0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipPbs:

4000c0c4 <ddr3TipPbs>:
ddr3TipPbs():
4000c0c4:	4ba9      	ldr	r3, [pc, #676]	; (4000c36c <ddr3TipPbs+0x2a8>)
4000c0c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c0ca:	4605      	mov	r5, r0
4000c0cc:	781a      	ldrb	r2, [r3, #0]
4000c0ce:	b09b      	sub	sp, #108	; 0x6c
4000c0d0:	4ba7      	ldr	r3, [pc, #668]	; (4000c370 <ddr3TipPbs+0x2ac>)
4000c0d2:	460c      	mov	r4, r1
4000c0d4:	f643 5009 	movw	r0, #15625	; 0x3d09
4000c0d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000c0dc:	f7f3 efe6 	blx	400000ac <__aeabi_uidiv>
4000c0e0:	2c01      	cmp	r4, #1
4000c0e2:	bf14      	ite	ne
4000c0e4:	f04f 0b00 	movne.w	fp, #0
4000c0e8:	f04f 0b01 	moveq.w	fp, #1
4000c0ec:	bf14      	ite	ne
4000c0ee:	f04f 083f 	movne.w	r8, #63	; 0x3f
4000c0f2:	f04f 081f 	moveq.w	r8, #31
4000c0f6:	f1bb 0f00 	cmp.w	fp, #0
4000c0fa:	bf14      	ite	ne
4000c0fc:	4646      	movne	r6, r8
4000c0fe:	2600      	moveq	r6, #0
4000c100:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000c104:	9612      	str	r6, [sp, #72]	; 0x48
4000c106:	9016      	str	r0, [sp, #88]	; 0x58
4000c108:	f7fb fda6 	bl	40007c58 <ddr3TipGetMaskResultsDqReg>
4000c10c:	2102      	movs	r1, #2
4000c10e:	9011      	str	r0, [sp, #68]	; 0x44
4000c110:	4628      	mov	r0, r5
4000c112:	f7ff f843 	bl	4000b19c <ddr3TipDevAttrGet>
4000c116:	4b97      	ldr	r3, [pc, #604]	; (4000c374 <ddr3TipPbs+0x2b0>)
4000c118:	681b      	ldr	r3, [r3, #0]
4000c11a:	781b      	ldrb	r3, [r3, #0]
4000c11c:	07de      	lsls	r6, r3, #31
4000c11e:	b2c0      	uxtb	r0, r0
4000c120:	900f      	str	r0, [sp, #60]	; 0x3c
4000c122:	d51f      	bpl.n	4000c164 <ddr3TipPbs+0xa0>
4000c124:	2100      	movs	r1, #0
4000c126:	ab19      	add	r3, sp, #100	; 0x64
4000c128:	4628      	mov	r0, r5
4000c12a:	9300      	str	r3, [sp, #0]
4000c12c:	460a      	mov	r2, r1
4000c12e:	f04f 33ff 	mov.w	r3, #4294967295
4000c132:	9301      	str	r3, [sp, #4]
4000c134:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c138:	f7f8 fbc4 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000c13c:	4e8e      	ldr	r6, [pc, #568]	; (4000c378 <ddr3TipPbs+0x2b4>)
4000c13e:	4601      	mov	r1, r0
4000c140:	6030      	str	r0, [r6, #0]
4000c142:	b950      	cbnz	r0, 4000c15a <ddr3TipPbs+0x96>
4000c144:	2308      	movs	r3, #8
4000c146:	4628      	mov	r0, r5
4000c148:	9300      	str	r3, [sp, #0]
4000c14a:	460a      	mov	r2, r1
4000c14c:	9301      	str	r3, [sp, #4]
4000c14e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000c152:	f7f8 f90d 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000c156:	6030      	str	r0, [r6, #0]
4000c158:	b120      	cbz	r0, 4000c164 <ddr3TipPbs+0xa0>
4000c15a:	f7ff feb7 	bl	4000becc <gtBreakOnFail>
4000c15e:	6830      	ldr	r0, [r6, #0]
4000c160:	f000 bf50 	b.w	4000d004 <ddr3TipPbs+0xf40>
4000c164:	4b85      	ldr	r3, [pc, #532]	; (4000c37c <ddr3TipPbs+0x2b8>)
4000c166:	2c01      	cmp	r4, #1
4000c168:	681a      	ldr	r2, [r3, #0]
4000c16a:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000c16e:	d101      	bne.n	4000c174 <ddr3TipPbs+0xb0>
4000c170:	3203      	adds	r2, #3
4000c172:	e000      	b.n	4000c176 <ddr3TipPbs+0xb2>
4000c174:	3201      	adds	r2, #1
4000c176:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4000c374 <ddr3TipPbs+0x2b0>
4000c17a:	f04f 33ff 	mov.w	r3, #4294967295
4000c17e:	4980      	ldr	r1, [pc, #512]	; (4000c380 <ddr3TipPbs+0x2bc>)
4000c180:	4628      	mov	r0, r5
4000c182:	f7f6 fe45 	bl	40002e10 <mvHwsDdr3TipReadAdllValue>
4000c186:	2600      	movs	r6, #0
4000c188:	f8cd b00c 	str.w	fp, [sp, #12]
4000c18c:	2701      	movs	r7, #1
4000c18e:	9600      	str	r6, [sp, #0]
4000c190:	4632      	mov	r2, r6
4000c192:	9601      	str	r6, [sp, #4]
4000c194:	4639      	mov	r1, r7
4000c196:	9602      	str	r6, [sp, #8]
4000c198:	f8cd b010 	str.w	fp, [sp, #16]
4000c19c:	f8d9 3000 	ldr.w	r3, [r9]
4000c1a0:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c1a2:	f8df a204 	ldr.w	sl, [pc, #516]	; 4000c3a8 <ddr3TipPbs+0x2e4>
4000c1a6:	781b      	ldrb	r3, [r3, #0]
4000c1a8:	9006      	str	r0, [sp, #24]
4000c1aa:	4628      	mov	r0, r5
4000c1ac:	f8cd 801c 	str.w	r8, [sp, #28]
4000c1b0:	9305      	str	r3, [sp, #20]
4000c1b2:	4b74      	ldr	r3, [pc, #464]	; (4000c384 <ddr3TipPbs+0x2c0>)
4000c1b4:	781b      	ldrb	r3, [r3, #0]
4000c1b6:	9709      	str	r7, [sp, #36]	; 0x24
4000c1b8:	960a      	str	r6, [sp, #40]	; 0x28
4000c1ba:	9308      	str	r3, [sp, #32]
4000c1bc:	4b72      	ldr	r3, [pc, #456]	; (4000c388 <ddr3TipPbs+0x2c4>)
4000c1be:	960b      	str	r6, [sp, #44]	; 0x2c
4000c1c0:	930c      	str	r3, [sp, #48]	; 0x30
4000c1c2:	463b      	mov	r3, r7
4000c1c4:	f7fb fe38 	bl	40007e38 <ddr3TipIpTraining>
4000c1c8:	42bc      	cmp	r4, r7
4000c1ca:	bf0c      	ite	eq
4000c1cc:	211f      	moveq	r1, #31
4000c1ce:	4631      	movne	r1, r6
4000c1d0:	f8d9 3000 	ldr.w	r3, [r9]
4000c1d4:	2003      	movs	r0, #3
4000c1d6:	9115      	str	r1, [sp, #84]	; 0x54
4000c1d8:	4632      	mov	r2, r6
4000c1da:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 4000c390 <ddr3TipPbs+0x2cc>
4000c1de:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 4000c39c <ddr3TipPbs+0x2d8>
4000c1e2:	496a      	ldr	r1, [pc, #424]	; (4000c38c <ddr3TipPbs+0x2c8>)
4000c1e4:	e019      	b.n	4000c21a <ddr3TipPbs+0x156>
4000c1e6:	f893 905c 	ldrb.w	r9, [r3, #92]	; 0x5c
4000c1ea:	fa49 f906 	asr.w	r9, r9, r6
4000c1ee:	f019 0f01 	tst.w	r9, #1
4000c1f2:	d011      	beq.n	4000c218 <ddr3TipPbs+0x154>
4000c1f4:	f893 9000 	ldrb.w	r9, [r3]
4000c1f8:	f019 0f01 	tst.w	r9, #1
4000c1fc:	d00c      	beq.n	4000c218 <ddr3TipPbs+0x154>
4000c1fe:	2c01      	cmp	r4, #1
4000c200:	bf14      	ite	ne
4000c202:	f04f 093f 	movne.w	r9, #63	; 0x3f
4000c206:	f04f 091f 	moveq.w	r9, #31
4000c20a:	f806 000e 	strb.w	r0, [r6, lr]
4000c20e:	f806 900c 	strb.w	r9, [r6, ip]
4000c212:	f806 700a 	strb.w	r7, [r6, sl]
4000c216:	5472      	strb	r2, [r6, r1]
4000c218:	3601      	adds	r6, #1
4000c21a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c21e:	454e      	cmp	r6, r9
4000c220:	d3e1      	bcc.n	4000c1e6 <ddr3TipPbs+0x122>
4000c222:	462f      	mov	r7, r5
4000c224:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
4000c228:	2600      	movs	r6, #0
4000c22a:	f8df a160 	ldr.w	sl, [pc, #352]	; 4000c38c <ddr3TipPbs+0x2c8>
4000c22e:	4625      	mov	r5, r4
4000c230:	e077      	b.n	4000c322 <ddr3TipPbs+0x25e>
4000c232:	4b50      	ldr	r3, [pc, #320]	; (4000c374 <ddr3TipPbs+0x2b0>)
4000c234:	681b      	ldr	r3, [r3, #0]
4000c236:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c23a:	fa43 f306 	asr.w	r3, r3, r6
4000c23e:	07dc      	lsls	r4, r3, #31
4000c240:	d56c      	bpl.n	4000c31c <ddr3TipPbs+0x258>
4000c242:	4852      	ldr	r0, [pc, #328]	; (4000c38c <ddr3TipPbs+0x2c8>)
4000c244:	2400      	movs	r4, #0
4000c246:	4952      	ldr	r1, [pc, #328]	; (4000c390 <ddr3TipPbs+0x2cc>)
4000c248:	1980      	adds	r0, r0, r6
4000c24a:	9013      	str	r0, [sp, #76]	; 0x4c
4000c24c:	1989      	adds	r1, r1, r6
4000c24e:	9114      	str	r1, [sp, #80]	; 0x50
4000c250:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
4000c254:	aa18      	add	r2, sp, #96	; 0x60
4000c256:	2101      	movs	r1, #1
4000c258:	9200      	str	r2, [sp, #0]
4000c25a:	4638      	mov	r0, r7
4000c25c:	f04f 32ff 	mov.w	r2, #4294967295
4000c260:	9201      	str	r2, [sp, #4]
4000c262:	2200      	movs	r2, #0
4000c264:	f7f8 fb2e 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000c268:	4b43      	ldr	r3, [pc, #268]	; (4000c378 <ddr3TipPbs+0x2b4>)
4000c26a:	4601      	mov	r1, r0
4000c26c:	6018      	str	r0, [r3, #0]
4000c26e:	2800      	cmp	r0, #0
4000c270:	f040 83d4 	bne.w	4000ca1c <ddr3TipPbs+0x958>
4000c274:	4b3f      	ldr	r3, [pc, #252]	; (4000c374 <ddr3TipPbs+0x2b0>)
4000c276:	681b      	ldr	r3, [r3, #0]
4000c278:	781b      	ldrb	r3, [r3, #0]
4000c27a:	07d8      	lsls	r0, r3, #31
4000c27c:	d54b      	bpl.n	4000c316 <ddr3TipPbs+0x252>
4000c27e:	4b45      	ldr	r3, [pc, #276]	; (4000c394 <ddr3TipPbs+0x2d0>)
4000c280:	781b      	ldrb	r3, [r3, #0]
4000c282:	2b01      	cmp	r3, #1
4000c284:	d806      	bhi.n	4000c294 <ddr3TipPbs+0x1d0>
4000c286:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c288:	4622      	mov	r2, r4
4000c28a:	4843      	ldr	r0, [pc, #268]	; (4000c398 <ddr3TipPbs+0x2d4>)
4000c28c:	9300      	str	r3, [sp, #0]
4000c28e:	4633      	mov	r3, r6
4000c290:	f002 f96c 	bl	4000e56c <mvPrintf>
4000c294:	4b41      	ldr	r3, [pc, #260]	; (4000c39c <ddr3TipPbs+0x2d8>)
4000c296:	5cf3      	ldrb	r3, [r6, r3]
4000c298:	2b03      	cmp	r3, #3
4000c29a:	d13c      	bne.n	4000c316 <ddr3TipPbs+0x252>
4000c29c:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c29e:	019a      	lsls	r2, r3, #6
4000c2a0:	d408      	bmi.n	4000c2b4 <ddr3TipPbs+0x1f0>
4000c2a2:	4b3c      	ldr	r3, [pc, #240]	; (4000c394 <ddr3TipPbs+0x2d0>)
4000c2a4:	781b      	ldrb	r3, [r3, #0]
4000c2a6:	2b01      	cmp	r3, #1
4000c2a8:	d802      	bhi.n	4000c2b0 <ddr3TipPbs+0x1ec>
4000c2aa:	483d      	ldr	r0, [pc, #244]	; (4000c3a0 <ddr3TipPbs+0x2dc>)
4000c2ac:	f002 f95e 	bl	4000e56c <mvPrintf>
4000c2b0:	2201      	movs	r2, #1
4000c2b2:	e011      	b.n	4000c2d8 <ddr3TipPbs+0x214>
4000c2b4:	9810      	ldr	r0, [sp, #64]	; 0x40
4000c2b6:	9915      	ldr	r1, [sp, #84]	; 0x54
4000c2b8:	ea00 0203 	and.w	r2, r0, r3
4000c2bc:	428a      	cmp	r2, r1
4000c2be:	d111      	bne.n	4000c2e4 <ddr3TipPbs+0x220>
4000c2c0:	4a34      	ldr	r2, [pc, #208]	; (4000c394 <ddr3TipPbs+0x2d0>)
4000c2c2:	7812      	ldrb	r2, [r2, #0]
4000c2c4:	2a01      	cmp	r2, #1
4000c2c6:	d806      	bhi.n	4000c2d6 <ddr3TipPbs+0x212>
4000c2c8:	9300      	str	r3, [sp, #0]
4000c2ca:	2100      	movs	r1, #0
4000c2cc:	4835      	ldr	r0, [pc, #212]	; (4000c3a4 <ddr3TipPbs+0x2e0>)
4000c2ce:	4622      	mov	r2, r4
4000c2d0:	4633      	mov	r3, r6
4000c2d2:	f002 f94b 	bl	4000e56c <mvPrintf>
4000c2d6:	2204      	movs	r2, #4
4000c2d8:	4b30      	ldr	r3, [pc, #192]	; (4000c39c <ddr3TipPbs+0x2d8>)
4000c2da:	54f2      	strb	r2, [r6, r3]
4000c2dc:	2200      	movs	r2, #0
4000c2de:	4b32      	ldr	r3, [pc, #200]	; (4000c3a8 <ddr3TipPbs+0x2e4>)
4000c2e0:	54f2      	strb	r2, [r6, r3]
4000c2e2:	e018      	b.n	4000c316 <ddr3TipPbs+0x252>
4000c2e4:	2d01      	cmp	r5, #1
4000c2e6:	d101      	bne.n	4000c2ec <ddr3TipPbs+0x228>
4000c2e8:	3201      	adds	r2, #1
4000c2ea:	e000      	b.n	4000c2ee <ddr3TipPbs+0x22a>
4000c2ec:	3a01      	subs	r2, #1
4000c2ee:	f816 100a 	ldrb.w	r1, [r6, sl]
4000c2f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000c2f4:	4826      	ldr	r0, [pc, #152]	; (4000c390 <ddr3TipPbs+0x2cc>)
4000c2f6:	4291      	cmp	r1, r2
4000c2f8:	bf38      	it	cc
4000c2fa:	b2d1      	uxtbcc	r1, r2
4000c2fc:	9218      	str	r2, [sp, #96]	; 0x60
4000c2fe:	7019      	strb	r1, [r3, #0]
4000c300:	5c33      	ldrb	r3, [r6, r0]
4000c302:	429a      	cmp	r2, r3
4000c304:	bf98      	it	ls
4000c306:	b2d3      	uxtbls	r3, r2
4000c308:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000c30a:	7013      	strb	r3, [r2, #0]
4000c30c:	2d01      	cmp	r5, #1
4000c30e:	bf08      	it	eq
4000c310:	460b      	moveq	r3, r1
4000c312:	4a26      	ldr	r2, [pc, #152]	; (4000c3ac <ddr3TipPbs+0x2e8>)
4000c314:	54b3      	strb	r3, [r6, r2]
4000c316:	3401      	adds	r4, #1
4000c318:	2c08      	cmp	r4, #8
4000c31a:	d199      	bne.n	4000c250 <ddr3TipPbs+0x18c>
4000c31c:	3601      	adds	r6, #1
4000c31e:	f109 0910 	add.w	r9, r9, #16
4000c322:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000c324:	429e      	cmp	r6, r3
4000c326:	d384      	bcc.n	4000c232 <ddr3TipPbs+0x16e>
4000c328:	462c      	mov	r4, r5
4000c32a:	2600      	movs	r6, #0
4000c32c:	463d      	mov	r5, r7
4000c32e:	f8df a060 	ldr.w	sl, [pc, #96]	; 4000c390 <ddr3TipPbs+0x2cc>
4000c332:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4000c38c <ddr3TipPbs+0x2c8>
4000c336:	e130      	b.n	4000c59a <ddr3TipPbs+0x4d6>
4000c338:	4b0e      	ldr	r3, [pc, #56]	; (4000c374 <ddr3TipPbs+0x2b0>)
4000c33a:	681b      	ldr	r3, [r3, #0]
4000c33c:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c340:	fa42 f206 	asr.w	r2, r2, r6
4000c344:	07d7      	lsls	r7, r2, #31
4000c346:	f140 8127 	bpl.w	4000c598 <ddr3TipPbs+0x4d4>
4000c34a:	781b      	ldrb	r3, [r3, #0]
4000c34c:	07d8      	lsls	r0, r3, #31
4000c34e:	f140 8123 	bpl.w	4000c598 <ddr3TipPbs+0x4d4>
4000c352:	4b12      	ldr	r3, [pc, #72]	; (4000c39c <ddr3TipPbs+0x2d8>)
4000c354:	5cf3      	ldrb	r3, [r6, r3]
4000c356:	2b04      	cmp	r3, #4
4000c358:	f040 811e 	bne.w	4000c598 <ddr3TipPbs+0x4d4>
4000c35c:	4b07      	ldr	r3, [pc, #28]	; (4000c37c <ddr3TipPbs+0x2b8>)
4000c35e:	2c01      	cmp	r4, #1
4000c360:	681b      	ldr	r3, [r3, #0]
4000c362:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c366:	d123      	bne.n	4000c3b0 <ddr3TipPbs+0x2ec>
4000c368:	3354      	adds	r3, #84	; 0x54
4000c36a:	e022      	b.n	4000c3b2 <ddr3TipPbs+0x2ee>
4000c36c:	400205d4 	ldrdmi	r0, [r2], -r4
4000c370:	40014a58 	andmi	r4, r1, r8, asr sl
4000c374:	400205d8 	ldrdmi	r0, [r2], -r8
4000c378:	40020868 	andmi	r0, r2, r8, ror #16
4000c37c:	40020968 	andmi	r0, r2, r8, ror #18
4000c380:	400208c8 	andmi	r0, r2, r8, asr #17
4000c384:	40014f18 	andmi	r4, r1, r8, lsl pc
4000c388:	4002086c 	andmi	r0, r2, ip, ror #16
4000c38c:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c390:	40020895 	mulmi	r2, r5, r8
4000c394:	40014584 	andmi	r4, r1, r4, lsl #11
4000c398:	400114d5 	ldrdmi	r1, [r1], -r5
4000c39c:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c3a0:	400113ce 	andmi	r1, r1, lr, asr #7
4000c3a4:	400113e3 	andmi	r1, r1, r3, ror #7
4000c3a8:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c3ac:	400208dc 	ldrdmi	r0, [r2], -ip
4000c3b0:	3314      	adds	r3, #20
4000c3b2:	2100      	movs	r1, #0
4000c3b4:	9302      	str	r3, [sp, #8]
4000c3b6:	4628      	mov	r0, r5
4000c3b8:	231f      	movs	r3, #31
4000c3ba:	460a      	mov	r2, r1
4000c3bc:	9303      	str	r3, [sp, #12]
4000c3be:	460b      	mov	r3, r1
4000c3c0:	9600      	str	r6, [sp, #0]
4000c3c2:	9101      	str	r1, [sp, #4]
4000c3c4:	f7f8 fc10 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c3c8:	4f9b      	ldr	r7, [pc, #620]	; (4000c638 <ddr3TipPbs+0x574>)
4000c3ca:	6038      	str	r0, [r7, #0]
4000c3cc:	2800      	cmp	r0, #0
4000c3ce:	f040 857c 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000c3d2:	4b9a      	ldr	r3, [pc, #616]	; (4000c63c <ddr3TipPbs+0x578>)
4000c3d4:	2c01      	cmp	r4, #1
4000c3d6:	681b      	ldr	r3, [r3, #0]
4000c3d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c3dc:	d101      	bne.n	4000c3e2 <ddr3TipPbs+0x31e>
4000c3de:	3355      	adds	r3, #85	; 0x55
4000c3e0:	e000      	b.n	4000c3e4 <ddr3TipPbs+0x320>
4000c3e2:	3315      	adds	r3, #21
4000c3e4:	2100      	movs	r1, #0
4000c3e6:	9302      	str	r3, [sp, #8]
4000c3e8:	4628      	mov	r0, r5
4000c3ea:	231f      	movs	r3, #31
4000c3ec:	460a      	mov	r2, r1
4000c3ee:	9303      	str	r3, [sp, #12]
4000c3f0:	460b      	mov	r3, r1
4000c3f2:	9600      	str	r6, [sp, #0]
4000c3f4:	9101      	str	r1, [sp, #4]
4000c3f6:	f7f8 fbf7 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c3fa:	4f8f      	ldr	r7, [pc, #572]	; (4000c638 <ddr3TipPbs+0x574>)
4000c3fc:	4602      	mov	r2, r0
4000c3fe:	6038      	str	r0, [r7, #0]
4000c400:	2800      	cmp	r0, #0
4000c402:	f040 8562 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000c406:	4b8e      	ldr	r3, [pc, #568]	; (4000c640 <ddr3TipPbs+0x57c>)
4000c408:	2101      	movs	r1, #1
4000c40a:	f806 0009 	strb.w	r0, [r6, r9]
4000c40e:	54f0      	strb	r0, [r6, r3]
4000c410:	2c01      	cmp	r4, #1
4000c412:	bf14      	ite	ne
4000c414:	233f      	movne	r3, #63	; 0x3f
4000c416:	231f      	moveq	r3, #31
4000c418:	f806 300a 	strb.w	r3, [r6, sl]
4000c41c:	4b89      	ldr	r3, [pc, #548]	; (4000c644 <ddr3TipPbs+0x580>)
4000c41e:	9000      	str	r0, [sp, #0]
4000c420:	9001      	str	r0, [sp, #4]
4000c422:	9002      	str	r0, [sp, #8]
4000c424:	f8cd b00c 	str.w	fp, [sp, #12]
4000c428:	f8cd b010 	str.w	fp, [sp, #16]
4000c42c:	681b      	ldr	r3, [r3, #0]
4000c42e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c430:	781b      	ldrb	r3, [r3, #0]
4000c432:	9006      	str	r0, [sp, #24]
4000c434:	4628      	mov	r0, r5
4000c436:	f8cd 801c 	str.w	r8, [sp, #28]
4000c43a:	9305      	str	r3, [sp, #20]
4000c43c:	4b82      	ldr	r3, [pc, #520]	; (4000c648 <ddr3TipPbs+0x584>)
4000c43e:	781b      	ldrb	r3, [r3, #0]
4000c440:	9109      	str	r1, [sp, #36]	; 0x24
4000c442:	920a      	str	r2, [sp, #40]	; 0x28
4000c444:	9308      	str	r3, [sp, #32]
4000c446:	4b81      	ldr	r3, [pc, #516]	; (4000c64c <ddr3TipPbs+0x588>)
4000c448:	920b      	str	r2, [sp, #44]	; 0x2c
4000c44a:	930c      	str	r3, [sp, #48]	; 0x30
4000c44c:	460b      	mov	r3, r1
4000c44e:	f7fb fcf3 	bl	40007e38 <ddr3TipIpTraining>
4000c452:	4b7f      	ldr	r3, [pc, #508]	; (4000c650 <ddr3TipPbs+0x58c>)
4000c454:	781b      	ldrb	r3, [r3, #0]
4000c456:	2b02      	cmp	r3, #2
4000c458:	d802      	bhi.n	4000c460 <ddr3TipPbs+0x39c>
4000c45a:	487e      	ldr	r0, [pc, #504]	; (4000c654 <ddr3TipPbs+0x590>)
4000c45c:	f002 f886 	bl	4000e56c <mvPrintf>
4000c460:	4a7d      	ldr	r2, [pc, #500]	; (4000c658 <ddr3TipPbs+0x594>)
4000c462:	2700      	movs	r7, #0
4000c464:	4b7d      	ldr	r3, [pc, #500]	; (4000c65c <ddr3TipPbs+0x598>)
4000c466:	00f1      	lsls	r1, r6, #3
4000c468:	1992      	adds	r2, r2, r6
4000c46a:	9113      	str	r1, [sp, #76]	; 0x4c
4000c46c:	199b      	adds	r3, r3, r6
4000c46e:	9214      	str	r2, [sp, #80]	; 0x50
4000c470:	9317      	str	r3, [sp, #92]	; 0x5c
4000c472:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000c474:	aa18      	add	r2, sp, #96	; 0x60
4000c476:	9911      	ldr	r1, [sp, #68]	; 0x44
4000c478:	183b      	adds	r3, r7, r0
4000c47a:	4628      	mov	r0, r5
4000c47c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000c480:	2101      	movs	r1, #1
4000c482:	9200      	str	r2, [sp, #0]
4000c484:	f04f 32ff 	mov.w	r2, #4294967295
4000c488:	9201      	str	r2, [sp, #4]
4000c48a:	2200      	movs	r2, #0
4000c48c:	f7f8 fa1a 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000c490:	4b69      	ldr	r3, [pc, #420]	; (4000c638 <ddr3TipPbs+0x574>)
4000c492:	4601      	mov	r1, r0
4000c494:	6018      	str	r0, [r3, #0]
4000c496:	2800      	cmp	r0, #0
4000c498:	f040 82c0 	bne.w	4000ca1c <ddr3TipPbs+0x958>
4000c49c:	4b6c      	ldr	r3, [pc, #432]	; (4000c650 <ddr3TipPbs+0x58c>)
4000c49e:	781b      	ldrb	r3, [r3, #0]
4000c4a0:	2b01      	cmp	r3, #1
4000c4a2:	d806      	bhi.n	4000c4b2 <ddr3TipPbs+0x3ee>
4000c4a4:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c4a6:	463a      	mov	r2, r7
4000c4a8:	486d      	ldr	r0, [pc, #436]	; (4000c660 <ddr3TipPbs+0x59c>)
4000c4aa:	9300      	str	r3, [sp, #0]
4000c4ac:	4633      	mov	r3, r6
4000c4ae:	f002 f85d 	bl	4000e56c <mvPrintf>
4000c4b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000c4b4:	0191      	lsls	r1, r2, #6
4000c4b6:	d40b      	bmi.n	4000c4d0 <ddr3TipPbs+0x40c>
4000c4b8:	4f65      	ldr	r7, [pc, #404]	; (4000c650 <ddr3TipPbs+0x58c>)
4000c4ba:	783b      	ldrb	r3, [r7, #0]
4000c4bc:	2b01      	cmp	r3, #1
4000c4be:	d802      	bhi.n	4000c4c6 <ddr3TipPbs+0x402>
4000c4c0:	4868      	ldr	r0, [pc, #416]	; (4000c664 <ddr3TipPbs+0x5a0>)
4000c4c2:	f002 f853 	bl	4000e56c <mvPrintf>
4000c4c6:	783b      	ldrb	r3, [r7, #0]
4000c4c8:	2b01      	cmp	r3, #1
4000c4ca:	d80d      	bhi.n	4000c4e8 <ddr3TipPbs+0x424>
4000c4cc:	4866      	ldr	r0, [pc, #408]	; (4000c668 <ddr3TipPbs+0x5a4>)
4000c4ce:	e009      	b.n	4000c4e4 <ddr3TipPbs+0x420>
4000c4d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000c4d2:	9815      	ldr	r0, [sp, #84]	; 0x54
4000c4d4:	401a      	ands	r2, r3
4000c4d6:	4282      	cmp	r2, r0
4000c4d8:	d13c      	bne.n	4000c554 <ddr3TipPbs+0x490>
4000c4da:	4b5d      	ldr	r3, [pc, #372]	; (4000c650 <ddr3TipPbs+0x58c>)
4000c4dc:	781b      	ldrb	r3, [r3, #0]
4000c4de:	2b01      	cmp	r3, #1
4000c4e0:	d802      	bhi.n	4000c4e8 <ddr3TipPbs+0x424>
4000c4e2:	4862      	ldr	r0, [pc, #392]	; (4000c66c <ddr3TipPbs+0x5a8>)
4000c4e4:	f002 f842 	bl	4000e56c <mvPrintf>
4000c4e8:	4b61      	ldr	r3, [pc, #388]	; (4000c670 <ddr3TipPbs+0x5ac>)
4000c4ea:	2202      	movs	r2, #2
4000c4ec:	54f2      	strb	r2, [r6, r3]
4000c4ee:	2200      	movs	r2, #0
4000c4f0:	4b60      	ldr	r3, [pc, #384]	; (4000c674 <ddr3TipPbs+0x5b0>)
4000c4f2:	2c01      	cmp	r4, #1
4000c4f4:	54f2      	strb	r2, [r6, r3]
4000c4f6:	4b51      	ldr	r3, [pc, #324]	; (4000c63c <ddr3TipPbs+0x578>)
4000c4f8:	681b      	ldr	r3, [r3, #0]
4000c4fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c4fe:	d101      	bne.n	4000c504 <ddr3TipPbs+0x440>
4000c500:	3354      	adds	r3, #84	; 0x54
4000c502:	e000      	b.n	4000c506 <ddr3TipPbs+0x442>
4000c504:	3314      	adds	r3, #20
4000c506:	2100      	movs	r1, #0
4000c508:	9302      	str	r3, [sp, #8]
4000c50a:	4628      	mov	r0, r5
4000c50c:	9600      	str	r6, [sp, #0]
4000c50e:	460a      	mov	r2, r1
4000c510:	460b      	mov	r3, r1
4000c512:	9101      	str	r1, [sp, #4]
4000c514:	9103      	str	r1, [sp, #12]
4000c516:	f7f8 fb67 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c51a:	4f47      	ldr	r7, [pc, #284]	; (4000c638 <ddr3TipPbs+0x574>)
4000c51c:	6038      	str	r0, [r7, #0]
4000c51e:	2800      	cmp	r0, #0
4000c520:	f040 84d3 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000c524:	4b45      	ldr	r3, [pc, #276]	; (4000c63c <ddr3TipPbs+0x578>)
4000c526:	2c01      	cmp	r4, #1
4000c528:	681b      	ldr	r3, [r3, #0]
4000c52a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c52e:	d101      	bne.n	4000c534 <ddr3TipPbs+0x470>
4000c530:	3355      	adds	r3, #85	; 0x55
4000c532:	e000      	b.n	4000c536 <ddr3TipPbs+0x472>
4000c534:	3315      	adds	r3, #21
4000c536:	2100      	movs	r1, #0
4000c538:	9302      	str	r3, [sp, #8]
4000c53a:	4628      	mov	r0, r5
4000c53c:	9600      	str	r6, [sp, #0]
4000c53e:	460a      	mov	r2, r1
4000c540:	460b      	mov	r3, r1
4000c542:	9101      	str	r1, [sp, #4]
4000c544:	9103      	str	r1, [sp, #12]
4000c546:	f7f8 fb4f 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c54a:	4f3b      	ldr	r7, [pc, #236]	; (4000c638 <ddr3TipPbs+0x574>)
4000c54c:	6038      	str	r0, [r7, #0]
4000c54e:	b1f0      	cbz	r0, 4000c58e <ddr3TipPbs+0x4ca>
4000c550:	f000 bcbb 	b.w	4000ceca <ddr3TipPbs+0xe06>
4000c554:	4b47      	ldr	r3, [pc, #284]	; (4000c674 <ddr3TipPbs+0x5b0>)
4000c556:	2101      	movs	r1, #1
4000c558:	428c      	cmp	r4, r1
4000c55a:	9817      	ldr	r0, [sp, #92]	; 0x5c
4000c55c:	bf08      	it	eq
4000c55e:	1852      	addeq	r2, r2, r1
4000c560:	54f1      	strb	r1, [r6, r3]
4000c562:	bf18      	it	ne
4000c564:	3a01      	subne	r2, #1
4000c566:	f816 1009 	ldrb.w	r1, [r6, r9]
4000c56a:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000c56c:	4291      	cmp	r1, r2
4000c56e:	9218      	str	r2, [sp, #96]	; 0x60
4000c570:	bf38      	it	cc
4000c572:	b2d1      	uxtbcc	r1, r2
4000c574:	7019      	strb	r1, [r3, #0]
4000c576:	f816 300a 	ldrb.w	r3, [r6, sl]
4000c57a:	429a      	cmp	r2, r3
4000c57c:	bf98      	it	ls
4000c57e:	b2d3      	uxtbls	r3, r2
4000c580:	4a2f      	ldr	r2, [pc, #188]	; (4000c640 <ddr3TipPbs+0x57c>)
4000c582:	7003      	strb	r3, [r0, #0]
4000c584:	2c01      	cmp	r4, #1
4000c586:	bf08      	it	eq
4000c588:	460b      	moveq	r3, r1
4000c58a:	54b3      	strb	r3, [r6, r2]
4000c58c:	e000      	b.n	4000c590 <ddr3TipPbs+0x4cc>
4000c58e:	2708      	movs	r7, #8
4000c590:	3701      	adds	r7, #1
4000c592:	2f07      	cmp	r7, #7
4000c594:	f67f af6d 	bls.w	4000c472 <ddr3TipPbs+0x3ae>
4000c598:	3601      	adds	r6, #1
4000c59a:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000c59c:	428e      	cmp	r6, r1
4000c59e:	f4ff aecb 	bcc.w	4000c338 <ddr3TipPbs+0x274>
4000c5a2:	2600      	movs	r6, #0
4000c5a4:	4f27      	ldr	r7, [pc, #156]	; (4000c644 <ddr3TipPbs+0x580>)
4000c5a6:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 4000c650 <ddr3TipPbs+0x58c>
4000c5aa:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 4000c674 <ddr3TipPbs+0x5b0>
4000c5ae:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4000c658 <ddr3TipPbs+0x594>
4000c5b2:	e01b      	b.n	4000c5ec <ddr3TipPbs+0x528>
4000c5b4:	683b      	ldr	r3, [r7, #0]
4000c5b6:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c5ba:	fa42 f206 	asr.w	r2, r2, r6
4000c5be:	07d2      	lsls	r2, r2, #31
4000c5c0:	d513      	bpl.n	4000c5ea <ddr3TipPbs+0x526>
4000c5c2:	781b      	ldrb	r3, [r3, #0]
4000c5c4:	07db      	lsls	r3, r3, #31
4000c5c6:	d510      	bpl.n	4000c5ea <ddr3TipPbs+0x526>
4000c5c8:	f898 3000 	ldrb.w	r3, [r8]
4000c5cc:	2b01      	cmp	r3, #1
4000c5ce:	d80c      	bhi.n	4000c5ea <ddr3TipPbs+0x526>
4000c5d0:	f816 200a 	ldrb.w	r2, [r6, sl]
4000c5d4:	2100      	movs	r1, #0
4000c5d6:	4821      	ldr	r0, [pc, #132]	; (4000c65c <ddr3TipPbs+0x598>)
4000c5d8:	f816 3009 	ldrb.w	r3, [r6, r9]
4000c5dc:	9200      	str	r2, [sp, #0]
4000c5de:	5c32      	ldrb	r2, [r6, r0]
4000c5e0:	4825      	ldr	r0, [pc, #148]	; (4000c678 <ddr3TipPbs+0x5b4>)
4000c5e2:	9201      	str	r2, [sp, #4]
4000c5e4:	4632      	mov	r2, r6
4000c5e6:	f001 ffc1 	bl	4000e56c <mvPrintf>
4000c5ea:	3601      	adds	r6, #1
4000c5ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000c5ee:	428e      	cmp	r6, r1
4000c5f0:	d3e0      	bcc.n	4000c5b4 <ddr3TipPbs+0x4f0>
4000c5f2:	4b17      	ldr	r3, [pc, #92]	; (4000c650 <ddr3TipPbs+0x58c>)
4000c5f4:	781b      	ldrb	r3, [r3, #0]
4000c5f6:	2b02      	cmp	r3, #2
4000c5f8:	d802      	bhi.n	4000c600 <ddr3TipPbs+0x53c>
4000c5fa:	4820      	ldr	r0, [pc, #128]	; (4000c67c <ddr3TipPbs+0x5b8>)
4000c5fc:	f001 ffb6 	bl	4000e56c <mvPrintf>
4000c600:	2600      	movs	r6, #0
4000c602:	f8df a040 	ldr.w	sl, [pc, #64]	; 4000c644 <ddr3TipPbs+0x580>
4000c606:	4f0d      	ldr	r7, [pc, #52]	; (4000c63c <ddr3TipPbs+0x578>)
4000c608:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000c640 <ddr3TipPbs+0x57c>
4000c60c:	e05c      	b.n	4000c6c8 <ddr3TipPbs+0x604>
4000c60e:	f8da 3000 	ldr.w	r3, [sl]
4000c612:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c616:	fa42 f206 	asr.w	r2, r2, r6
4000c61a:	07d0      	lsls	r0, r2, #31
4000c61c:	d553      	bpl.n	4000c6c6 <ddr3TipPbs+0x602>
4000c61e:	781b      	ldrb	r3, [r3, #0]
4000c620:	07d9      	lsls	r1, r3, #31
4000c622:	d550      	bpl.n	4000c6c6 <ddr3TipPbs+0x602>
4000c624:	4a13      	ldr	r2, [pc, #76]	; (4000c674 <ddr3TipPbs+0x5b0>)
4000c626:	5cb3      	ldrb	r3, [r6, r2]
4000c628:	2b01      	cmp	r3, #1
4000c62a:	d14c      	bne.n	4000c6c6 <ddr3TipPbs+0x602>
4000c62c:	683b      	ldr	r3, [r7, #0]
4000c62e:	009b      	lsls	r3, r3, #2
4000c630:	2c01      	cmp	r4, #1
4000c632:	d125      	bne.n	4000c680 <ddr3TipPbs+0x5bc>
4000c634:	3303      	adds	r3, #3
4000c636:	e024      	b.n	4000c682 <ddr3TipPbs+0x5be>
4000c638:	40020868 	andmi	r0, r2, r8, ror #16
4000c63c:	40020968 	andmi	r0, r2, r8, ror #18
4000c640:	400208dc 	ldrdmi	r0, [r2], -ip
4000c644:	400205d8 	ldrdmi	r0, [r2], -r8
4000c648:	40014f18 	andmi	r4, r1, r8, lsl pc
4000c64c:	4002086c 	andmi	r0, r2, ip, ror #16
4000c650:	40014584 	andmi	r4, r1, r4, lsl #11
4000c654:	400113f0 	strdmi	r1, [r1], -r0
4000c658:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c65c:	40020895 	mulmi	r2, r5, r8
4000c660:	400114d5 	ldrdmi	r1, [r1], -r5
4000c664:	40011405 	andmi	r1, r1, r5, lsl #8
4000c668:	40011414 	andmi	r1, r1, r4, lsl r4
4000c66c:	4001142e 	andmi	r1, r1, lr, lsr #8
4000c670:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c674:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c678:	4001143c 	andmi	r1, r1, ip, lsr r4
4000c67c:	40011486 	andmi	r1, r1, r6, lsl #9
4000c680:	3301      	adds	r3, #1
4000c682:	2100      	movs	r1, #0
4000c684:	9600      	str	r6, [sp, #0]
4000c686:	9101      	str	r1, [sp, #4]
4000c688:	4628      	mov	r0, r5
4000c68a:	9302      	str	r3, [sp, #8]
4000c68c:	460a      	mov	r2, r1
4000c68e:	f816 3008 	ldrb.w	r3, [r6, r8]
4000c692:	eb06 0908 	add.w	r9, r6, r8
4000c696:	9303      	str	r3, [sp, #12]
4000c698:	460b      	mov	r3, r1
4000c69a:	f7f8 faa5 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c69e:	4ba4      	ldr	r3, [pc, #656]	; (4000c930 <ddr3TipPbs+0x86c>)
4000c6a0:	4601      	mov	r1, r0
4000c6a2:	6018      	str	r0, [r3, #0]
4000c6a4:	b128      	cbz	r0, 4000c6b2 <ddr3TipPbs+0x5ee>
4000c6a6:	f7ff fc11 	bl	4000becc <gtBreakOnFail>
4000c6aa:	4ba1      	ldr	r3, [pc, #644]	; (4000c930 <ddr3TipPbs+0x86c>)
4000c6ac:	6818      	ldr	r0, [r3, #0]
4000c6ae:	f000 bca9 	b.w	4000d004 <ddr3TipPbs+0xf40>
4000c6b2:	48a0      	ldr	r0, [pc, #640]	; (4000c934 <ddr3TipPbs+0x870>)
4000c6b4:	7803      	ldrb	r3, [r0, #0]
4000c6b6:	2b01      	cmp	r3, #1
4000c6b8:	d805      	bhi.n	4000c6c6 <ddr3TipPbs+0x602>
4000c6ba:	489f      	ldr	r0, [pc, #636]	; (4000c938 <ddr3TipPbs+0x874>)
4000c6bc:	4632      	mov	r2, r6
4000c6be:	f899 3000 	ldrb.w	r3, [r9]
4000c6c2:	f001 ff53 	bl	4000e56c <mvPrintf>
4000c6c6:	3601      	adds	r6, #1
4000c6c8:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c6cc:	454e      	cmp	r6, r9
4000c6ce:	d39e      	bcc.n	4000c60e <ddr3TipPbs+0x54a>
4000c6d0:	4b9a      	ldr	r3, [pc, #616]	; (4000c93c <ddr3TipPbs+0x878>)
4000c6d2:	271f      	movs	r7, #31
4000c6d4:	499a      	ldr	r1, [pc, #616]	; (4000c940 <ddr3TipPbs+0x87c>)
4000c6d6:	f8df c27c 	ldr.w	ip, [pc, #636]	; 4000c954 <ddr3TipPbs+0x890>
4000c6da:	681e      	ldr	r6, [r3, #0]
4000c6dc:	2300      	movs	r3, #0
4000c6de:	f8df e270 	ldr.w	lr, [pc, #624]	; 4000c950 <ddr3TipPbs+0x88c>
4000c6e2:	4618      	mov	r0, r3
4000c6e4:	e013      	b.n	4000c70e <ddr3TipPbs+0x64a>
4000c6e6:	f896 205c 	ldrb.w	r2, [r6, #92]	; 0x5c
4000c6ea:	fa42 f203 	asr.w	r2, r2, r3
4000c6ee:	07d2      	lsls	r2, r2, #31
4000c6f0:	d50b      	bpl.n	4000c70a <ddr3TipPbs+0x646>
4000c6f2:	7832      	ldrb	r2, [r6, #0]
4000c6f4:	07d2      	lsls	r2, r2, #31
4000c6f6:	d508      	bpl.n	4000c70a <ddr3TipPbs+0x646>
4000c6f8:	2200      	movs	r2, #0
4000c6fa:	f803 000c 	strb.w	r0, [r3, ip]
4000c6fe:	f803 700e 	strb.w	r7, [r3, lr]
4000c702:	5488      	strb	r0, [r1, r2]
4000c704:	3201      	adds	r2, #1
4000c706:	2a08      	cmp	r2, #8
4000c708:	d1fb      	bne.n	4000c702 <ddr3TipPbs+0x63e>
4000c70a:	3301      	adds	r3, #1
4000c70c:	3108      	adds	r1, #8
4000c70e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c712:	454b      	cmp	r3, r9
4000c714:	d3e7      	bcc.n	4000c6e6 <ddr3TipPbs+0x622>
4000c716:	4f89      	ldr	r7, [pc, #548]	; (4000c93c <ddr3TipPbs+0x878>)
4000c718:	2600      	movs	r6, #0
4000c71a:	2101      	movs	r1, #1
4000c71c:	9600      	str	r6, [sp, #0]
4000c71e:	9601      	str	r6, [sp, #4]
4000c720:	4628      	mov	r0, r5
4000c722:	9102      	str	r1, [sp, #8]
4000c724:	4632      	mov	r2, r6
4000c726:	9603      	str	r6, [sp, #12]
4000c728:	46a1      	mov	r9, r4
4000c72a:	f8cd b010 	str.w	fp, [sp, #16]
4000c72e:	683b      	ldr	r3, [r7, #0]
4000c730:	781b      	ldrb	r3, [r3, #0]
4000c732:	9606      	str	r6, [sp, #24]
4000c734:	9305      	str	r3, [sp, #20]
4000c736:	231f      	movs	r3, #31
4000c738:	9307      	str	r3, [sp, #28]
4000c73a:	4b82      	ldr	r3, [pc, #520]	; (4000c944 <ddr3TipPbs+0x880>)
4000c73c:	781b      	ldrb	r3, [r3, #0]
4000c73e:	9109      	str	r1, [sp, #36]	; 0x24
4000c740:	960a      	str	r6, [sp, #40]	; 0x28
4000c742:	9308      	str	r3, [sp, #32]
4000c744:	4b80      	ldr	r3, [pc, #512]	; (4000c948 <ddr3TipPbs+0x884>)
4000c746:	960b      	str	r6, [sp, #44]	; 0x2c
4000c748:	930c      	str	r3, [sp, #48]	; 0x30
4000c74a:	460b      	mov	r3, r1
4000c74c:	f7fb fb74 	bl	40007e38 <ddr3TipIpTraining>
4000c750:	e063      	b.n	4000c81a <ddr3TipPbs+0x756>
4000c752:	487a      	ldr	r0, [pc, #488]	; (4000c93c <ddr3TipPbs+0x878>)
4000c754:	6803      	ldr	r3, [r0, #0]
4000c756:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c75a:	fa42 f206 	asr.w	r2, r2, r6
4000c75e:	07d0      	lsls	r0, r2, #31
4000c760:	d55a      	bpl.n	4000c818 <ddr3TipPbs+0x754>
4000c762:	781b      	ldrb	r3, [r3, #0]
4000c764:	07d9      	lsls	r1, r3, #31
4000c766:	d557      	bpl.n	4000c818 <ddr3TipPbs+0x754>
4000c768:	4978      	ldr	r1, [pc, #480]	; (4000c94c <ddr3TipPbs+0x888>)
4000c76a:	5c73      	ldrb	r3, [r6, r1]
4000c76c:	2b01      	cmp	r3, #1
4000c76e:	d153      	bne.n	4000c818 <ddr3TipPbs+0x754>
4000c770:	4b77      	ldr	r3, [pc, #476]	; (4000c950 <ddr3TipPbs+0x88c>)
4000c772:	2400      	movs	r4, #0
4000c774:	4f77      	ldr	r7, [pc, #476]	; (4000c954 <ddr3TipPbs+0x890>)
4000c776:	00f2      	lsls	r2, r6, #3
4000c778:	eb06 0803 	add.w	r8, r6, r3
4000c77c:	9212      	str	r2, [sp, #72]	; 0x48
4000c77e:	19f7      	adds	r7, r6, r7
4000c780:	4643      	mov	r3, r8
4000c782:	46a8      	mov	r8, r5
4000c784:	461d      	mov	r5, r3
4000c786:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000c788:	a918      	add	r1, sp, #96	; 0x60
4000c78a:	9811      	ldr	r0, [sp, #68]	; 0x44
4000c78c:	f04f 32ff 	mov.w	r2, #4294967295
4000c790:	eb04 0a03 	add.w	sl, r4, r3
4000c794:	f830 301a 	ldrh.w	r3, [r0, sl, lsl #1]
4000c798:	4640      	mov	r0, r8
4000c79a:	9100      	str	r1, [sp, #0]
4000c79c:	2101      	movs	r1, #1
4000c79e:	9201      	str	r2, [sp, #4]
4000c7a0:	2200      	movs	r2, #0
4000c7a2:	f7f8 f88f 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000c7a6:	4a62      	ldr	r2, [pc, #392]	; (4000c930 <ddr3TipPbs+0x86c>)
4000c7a8:	4601      	mov	r1, r0
4000c7aa:	6010      	str	r0, [r2, #0]
4000c7ac:	2800      	cmp	r0, #0
4000c7ae:	f47f af7a 	bne.w	4000c6a6 <ddr3TipPbs+0x5e2>
4000c7b2:	4b60      	ldr	r3, [pc, #384]	; (4000c934 <ddr3TipPbs+0x870>)
4000c7b4:	781b      	ldrb	r3, [r3, #0]
4000c7b6:	2b02      	cmp	r3, #2
4000c7b8:	d806      	bhi.n	4000c7c8 <ddr3TipPbs+0x704>
4000c7ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c7bc:	4622      	mov	r2, r4
4000c7be:	4866      	ldr	r0, [pc, #408]	; (4000c958 <ddr3TipPbs+0x894>)
4000c7c0:	9300      	str	r3, [sp, #0]
4000c7c2:	4633      	mov	r3, r6
4000c7c4:	f001 fed2 	bl	4000e56c <mvPrintf>
4000c7c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c7ca:	019a      	lsls	r2, r3, #6
4000c7cc:	d411      	bmi.n	4000c7f2 <ddr3TipPbs+0x72e>
4000c7ce:	4b59      	ldr	r3, [pc, #356]	; (4000c934 <ddr3TipPbs+0x870>)
4000c7d0:	781b      	ldrb	r3, [r3, #0]
4000c7d2:	2b02      	cmp	r3, #2
4000c7d4:	d802      	bhi.n	4000c7dc <ddr3TipPbs+0x718>
4000c7d6:	4861      	ldr	r0, [pc, #388]	; (4000c95c <ddr3TipPbs+0x898>)
4000c7d8:	f001 fec8 	bl	4000e56c <mvPrintf>
4000c7dc:	485b      	ldr	r0, [pc, #364]	; (4000c94c <ddr3TipPbs+0x888>)
4000c7de:	2300      	movs	r3, #0
4000c7e0:	4a5f      	ldr	r2, [pc, #380]	; (4000c960 <ddr3TipPbs+0x89c>)
4000c7e2:	2102      	movs	r1, #2
4000c7e4:	703b      	strb	r3, [r7, #0]
4000c7e6:	2408      	movs	r4, #8
4000c7e8:	5433      	strb	r3, [r6, r0]
4000c7ea:	231f      	movs	r3, #31
4000c7ec:	54b1      	strb	r1, [r6, r2]
4000c7ee:	702b      	strb	r3, [r5, #0]
4000c7f0:	e00e      	b.n	4000c810 <ddr3TipPbs+0x74c>
4000c7f2:	9910      	ldr	r1, [sp, #64]	; 0x40
4000c7f4:	783a      	ldrb	r2, [r7, #0]
4000c7f6:	400b      	ands	r3, r1
4000c7f8:	429a      	cmp	r2, r3
4000c7fa:	bf38      	it	cc
4000c7fc:	461a      	movcc	r2, r3
4000c7fe:	703a      	strb	r2, [r7, #0]
4000c800:	782a      	ldrb	r2, [r5, #0]
4000c802:	429a      	cmp	r2, r3
4000c804:	bf28      	it	cs
4000c806:	461a      	movcs	r2, r3
4000c808:	702a      	strb	r2, [r5, #0]
4000c80a:	4a4d      	ldr	r2, [pc, #308]	; (4000c940 <ddr3TipPbs+0x87c>)
4000c80c:	f802 300a 	strb.w	r3, [r2, sl]
4000c810:	3401      	adds	r4, #1
4000c812:	2c07      	cmp	r4, #7
4000c814:	d9b7      	bls.n	4000c786 <ddr3TipPbs+0x6c2>
4000c816:	4645      	mov	r5, r8
4000c818:	3601      	adds	r6, #1
4000c81a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000c81c:	4296      	cmp	r6, r2
4000c81e:	d398      	bcc.n	4000c752 <ddr3TipPbs+0x68e>
4000c820:	4b46      	ldr	r3, [pc, #280]	; (4000c93c <ddr3TipPbs+0x878>)
4000c822:	464c      	mov	r4, r9
4000c824:	2201      	movs	r2, #1
4000c826:	4849      	ldr	r0, [pc, #292]	; (4000c94c <ddr3TipPbs+0x888>)
4000c828:	6819      	ldr	r1, [r3, #0]
4000c82a:	2300      	movs	r3, #0
4000c82c:	e009      	b.n	4000c842 <ddr3TipPbs+0x77e>
4000c82e:	f891 605c 	ldrb.w	r6, [r1, #92]	; 0x5c
4000c832:	fa46 f603 	asr.w	r6, r6, r3
4000c836:	07f6      	lsls	r6, r6, #31
4000c838:	d502      	bpl.n	4000c840 <ddr3TipPbs+0x77c>
4000c83a:	e3e6      	b.n	4000d00a <ddr3TipPbs+0xf46>
4000c83c:	5c1e      	ldrb	r6, [r3, r0]
4000c83e:	4372      	muls	r2, r6
4000c840:	3301      	adds	r3, #1
4000c842:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000c844:	42b3      	cmp	r3, r6
4000c846:	d3f2      	bcc.n	4000c82e <ddr3TipPbs+0x76a>
4000c848:	b142      	cbz	r2, 4000c85c <ddr3TipPbs+0x798>
4000c84a:	f8df a120 	ldr.w	sl, [pc, #288]	; 4000c96c <ddr3TipPbs+0x8a8>
4000c84e:	2600      	movs	r6, #0
4000c850:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4000c93c <ddr3TipPbs+0x878>
4000c854:	46a3      	mov	fp, r4
4000c856:	9511      	str	r5, [sp, #68]	; 0x44
4000c858:	46d0      	mov	r8, sl
4000c85a:	e252      	b.n	4000cd02 <ddr3TipPbs+0xc3e>
4000c85c:	4b35      	ldr	r3, [pc, #212]	; (4000c934 <ddr3TipPbs+0x870>)
4000c85e:	781b      	ldrb	r3, [r3, #0]
4000c860:	2b02      	cmp	r3, #2
4000c862:	d802      	bhi.n	4000c86a <ddr3TipPbs+0x7a6>
4000c864:	483f      	ldr	r0, [pc, #252]	; (4000c964 <ddr3TipPbs+0x8a0>)
4000c866:	f001 fe81 	bl	4000e56c <mvPrintf>
4000c86a:	f114 38ff 	adds.w	r8, r4, #4294967295
4000c86e:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
4000c872:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4000c970 <ddr3TipPbs+0x8ac>
4000c876:	bf18      	it	ne
4000c878:	f04f 0801 	movne.w	r8, #1
4000c87c:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 4000c974 <ddr3TipPbs+0x8b0>
4000c880:	f1b8 0f00 	cmp.w	r8, #0
4000c884:	bf14      	ite	ne
4000c886:	261f      	movne	r6, #31
4000c888:	2600      	moveq	r6, #0
4000c88a:	46c3      	mov	fp, r8
4000c88c:	9615      	str	r6, [sp, #84]	; 0x54
4000c88e:	46a8      	mov	r8, r5
4000c890:	2600      	movs	r6, #0
4000c892:	4625      	mov	r5, r4
4000c894:	e132      	b.n	4000cafc <ddr3TipPbs+0xa38>
4000c896:	4b29      	ldr	r3, [pc, #164]	; (4000c93c <ddr3TipPbs+0x878>)
4000c898:	681b      	ldr	r3, [r3, #0]
4000c89a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c89e:	fa42 f206 	asr.w	r2, r2, r6
4000c8a2:	07d1      	lsls	r1, r2, #31
4000c8a4:	f140 8129 	bpl.w	4000cafa <ddr3TipPbs+0xa36>
4000c8a8:	781b      	ldrb	r3, [r3, #0]
4000c8aa:	07da      	lsls	r2, r3, #31
4000c8ac:	f140 8125 	bpl.w	4000cafa <ddr3TipPbs+0xa36>
4000c8b0:	4b26      	ldr	r3, [pc, #152]	; (4000c94c <ddr3TipPbs+0x888>)
4000c8b2:	5cf2      	ldrb	r2, [r6, r3]
4000c8b4:	2a01      	cmp	r2, #1
4000c8b6:	f000 8120 	beq.w	4000cafa <ddr3TipPbs+0xa36>
4000c8ba:	2200      	movs	r2, #0
4000c8bc:	54f2      	strb	r2, [r6, r3]
4000c8be:	4b2a      	ldr	r3, [pc, #168]	; (4000c968 <ddr3TipPbs+0x8a4>)
4000c8c0:	2d01      	cmp	r5, #1
4000c8c2:	681b      	ldr	r3, [r3, #0]
4000c8c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c8c8:	d101      	bne.n	4000c8ce <ddr3TipPbs+0x80a>
4000c8ca:	3354      	adds	r3, #84	; 0x54
4000c8cc:	e000      	b.n	4000c8d0 <ddr3TipPbs+0x80c>
4000c8ce:	3314      	adds	r3, #20
4000c8d0:	2100      	movs	r1, #0
4000c8d2:	9302      	str	r3, [sp, #8]
4000c8d4:	4640      	mov	r0, r8
4000c8d6:	9600      	str	r6, [sp, #0]
4000c8d8:	460a      	mov	r2, r1
4000c8da:	460b      	mov	r3, r1
4000c8dc:	9101      	str	r1, [sp, #4]
4000c8de:	9103      	str	r1, [sp, #12]
4000c8e0:	f7f8 f982 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c8e4:	4f12      	ldr	r7, [pc, #72]	; (4000c930 <ddr3TipPbs+0x86c>)
4000c8e6:	6038      	str	r0, [r7, #0]
4000c8e8:	2800      	cmp	r0, #0
4000c8ea:	f040 82ee 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000c8ee:	4b1e      	ldr	r3, [pc, #120]	; (4000c968 <ddr3TipPbs+0x8a4>)
4000c8f0:	2d01      	cmp	r5, #1
4000c8f2:	681b      	ldr	r3, [r3, #0]
4000c8f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c8f8:	d101      	bne.n	4000c8fe <ddr3TipPbs+0x83a>
4000c8fa:	3355      	adds	r3, #85	; 0x55
4000c8fc:	e000      	b.n	4000c900 <ddr3TipPbs+0x83c>
4000c8fe:	3315      	adds	r3, #21
4000c900:	2100      	movs	r1, #0
4000c902:	9302      	str	r3, [sp, #8]
4000c904:	4640      	mov	r0, r8
4000c906:	9600      	str	r6, [sp, #0]
4000c908:	460a      	mov	r2, r1
4000c90a:	460b      	mov	r3, r1
4000c90c:	9101      	str	r1, [sp, #4]
4000c90e:	9103      	str	r1, [sp, #12]
4000c910:	f7f8 f96a 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c914:	4f06      	ldr	r7, [pc, #24]	; (4000c930 <ddr3TipPbs+0x86c>)
4000c916:	6038      	str	r0, [r7, #0]
4000c918:	2800      	cmp	r0, #0
4000c91a:	f040 82d6 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000c91e:	4b12      	ldr	r3, [pc, #72]	; (4000c968 <ddr3TipPbs+0x8a4>)
4000c920:	2d01      	cmp	r5, #1
4000c922:	681b      	ldr	r3, [r3, #0]
4000c924:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c928:	d126      	bne.n	4000c978 <ddr3TipPbs+0x8b4>
4000c92a:	335f      	adds	r3, #95	; 0x5f
4000c92c:	e025      	b.n	4000c97a <ddr3TipPbs+0x8b6>
4000c92e:	bf00      	nop
4000c930:	40020868 	andmi	r0, r2, r8, ror #16
4000c934:	40014584 	andmi	r4, r1, r4, lsl #11
4000c938:	400114a6 	andmi	r1, r1, r6, lsr #9
4000c93c:	400205d8 	ldrdmi	r0, [r2], -r8
4000c940:	40020909 	andmi	r0, r2, r9, lsl #18
4000c944:	40014f18 	andmi	r4, r1, r8, lsl pc
4000c948:	4002086c 	andmi	r0, r2, ip, ror #16
4000c94c:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c950:	400208a9 	andmi	r0, r2, r9, lsr #17
4000c954:	4002089a 	mulmi	r2, sl, r8
4000c958:	400114c0 	andmi	r1, r1, r0, asr #9
4000c95c:	400114fd 	strdmi	r1, [r1], -sp
4000c960:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c964:	40011523 	andmi	r1, r1, r3, lsr #10
4000c968:	40020968 	andmi	r0, r2, r8, ror #18
4000c96c:	400208e1 	andmi	r0, r2, r1, ror #17
4000c970:	40020895 	mulmi	r2, r5, r8
4000c974:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c978:	331f      	adds	r3, #31
4000c97a:	2100      	movs	r1, #0
4000c97c:	9302      	str	r3, [sp, #8]
4000c97e:	4640      	mov	r0, r8
4000c980:	9600      	str	r6, [sp, #0]
4000c982:	460b      	mov	r3, r1
4000c984:	460a      	mov	r2, r1
4000c986:	9101      	str	r1, [sp, #4]
4000c988:	9103      	str	r1, [sp, #12]
4000c98a:	f7f8 f92d 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000c98e:	4ba0      	ldr	r3, [pc, #640]	; (4000cc10 <ddr3TipPbs+0xb4c>)
4000c990:	4604      	mov	r4, r0
4000c992:	6018      	str	r0, [r3, #0]
4000c994:	2800      	cmp	r0, #0
4000c996:	d141      	bne.n	4000ca1c <ddr3TipPbs+0x958>
4000c998:	4b9e      	ldr	r3, [pc, #632]	; (4000cc14 <ddr3TipPbs+0xb50>)
4000c99a:	eb06 0c09 	add.w	ip, r6, r9
4000c99e:	f806 000a 	strb.w	r0, [r6, sl]
4000c9a2:	eb06 070a 	add.w	r7, r6, sl
4000c9a6:	4a9c      	ldr	r2, [pc, #624]	; (4000cc18 <ddr3TipPbs+0xb54>)
4000c9a8:	54f0      	strb	r0, [r6, r3]
4000c9aa:	231f      	movs	r3, #31
4000c9ac:	f806 3009 	strb.w	r3, [r6, r9]
4000c9b0:	9000      	str	r0, [sp, #0]
4000c9b2:	9001      	str	r0, [sp, #4]
4000c9b4:	9002      	str	r0, [sp, #8]
4000c9b6:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c9b8:	f8cd b00c 	str.w	fp, [sp, #12]
4000c9bc:	9915      	ldr	r1, [sp, #84]	; 0x54
4000c9be:	9004      	str	r0, [sp, #16]
4000c9c0:	4640      	mov	r0, r8
4000c9c2:	6812      	ldr	r2, [r2, #0]
4000c9c4:	7812      	ldrb	r2, [r2, #0]
4000c9c6:	9307      	str	r3, [sp, #28]
4000c9c8:	4b94      	ldr	r3, [pc, #592]	; (4000cc1c <ddr3TipPbs+0xb58>)
4000c9ca:	9205      	str	r2, [sp, #20]
4000c9cc:	4622      	mov	r2, r4
4000c9ce:	9106      	str	r1, [sp, #24]
4000c9d0:	2101      	movs	r1, #1
4000c9d2:	781b      	ldrb	r3, [r3, #0]
4000c9d4:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000c9d8:	9109      	str	r1, [sp, #36]	; 0x24
4000c9da:	9308      	str	r3, [sp, #32]
4000c9dc:	4b90      	ldr	r3, [pc, #576]	; (4000cc20 <ddr3TipPbs+0xb5c>)
4000c9de:	940a      	str	r4, [sp, #40]	; 0x28
4000c9e0:	940b      	str	r4, [sp, #44]	; 0x2c
4000c9e2:	930c      	str	r3, [sp, #48]	; 0x30
4000c9e4:	460b      	mov	r3, r1
4000c9e6:	f7fb fa27 	bl	40007e38 <ddr3TipIpTraining>
4000c9ea:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000c9ee:	9714      	str	r7, [sp, #80]	; 0x50
4000c9f0:	00f2      	lsls	r2, r6, #3
4000c9f2:	9213      	str	r2, [sp, #76]	; 0x4c
4000c9f4:	4667      	mov	r7, ip
4000c9f6:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000c9f8:	aa18      	add	r2, sp, #96	; 0x60
4000c9fa:	9911      	ldr	r1, [sp, #68]	; 0x44
4000c9fc:	1823      	adds	r3, r4, r0
4000c9fe:	4640      	mov	r0, r8
4000ca00:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000ca04:	2101      	movs	r1, #1
4000ca06:	9200      	str	r2, [sp, #0]
4000ca08:	f04f 32ff 	mov.w	r2, #4294967295
4000ca0c:	9201      	str	r2, [sp, #4]
4000ca0e:	2200      	movs	r2, #0
4000ca10:	f7f7 ff58 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000ca14:	4b7e      	ldr	r3, [pc, #504]	; (4000cc10 <ddr3TipPbs+0xb4c>)
4000ca16:	4601      	mov	r1, r0
4000ca18:	6018      	str	r0, [r3, #0]
4000ca1a:	b120      	cbz	r0, 4000ca26 <ddr3TipPbs+0x962>
4000ca1c:	930e      	str	r3, [sp, #56]	; 0x38
4000ca1e:	f7ff fa55 	bl	4000becc <gtBreakOnFail>
4000ca22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000ca24:	e642      	b.n	4000c6ac <ddr3TipPbs+0x5e8>
4000ca26:	4b7f      	ldr	r3, [pc, #508]	; (4000cc24 <ddr3TipPbs+0xb60>)
4000ca28:	781b      	ldrb	r3, [r3, #0]
4000ca2a:	2b02      	cmp	r3, #2
4000ca2c:	d806      	bhi.n	4000ca3c <ddr3TipPbs+0x978>
4000ca2e:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ca30:	4622      	mov	r2, r4
4000ca32:	487d      	ldr	r0, [pc, #500]	; (4000cc28 <ddr3TipPbs+0xb64>)
4000ca34:	9300      	str	r3, [sp, #0]
4000ca36:	4633      	mov	r3, r6
4000ca38:	f001 fd98 	bl	4000e56c <mvPrintf>
4000ca3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000ca3e:	0193      	lsls	r3, r2, #6
4000ca40:	d40a      	bmi.n	4000ca58 <ddr3TipPbs+0x994>
4000ca42:	4b7a      	ldr	r3, [pc, #488]	; (4000cc2c <ddr3TipPbs+0xb68>)
4000ca44:	2201      	movs	r2, #1
4000ca46:	54f2      	strb	r2, [r6, r3]
4000ca48:	4b76      	ldr	r3, [pc, #472]	; (4000cc24 <ddr3TipPbs+0xb60>)
4000ca4a:	781b      	ldrb	r3, [r3, #0]
4000ca4c:	2b02      	cmp	r3, #2
4000ca4e:	d823      	bhi.n	4000ca98 <ddr3TipPbs+0x9d4>
4000ca50:	4877      	ldr	r0, [pc, #476]	; (4000cc30 <ddr3TipPbs+0xb6c>)
4000ca52:	f001 fd8b 	bl	4000e56c <mvPrintf>
4000ca56:	e01f      	b.n	4000ca98 <ddr3TipPbs+0x9d4>
4000ca58:	4b76      	ldr	r3, [pc, #472]	; (4000cc34 <ddr3TipPbs+0xb70>)
4000ca5a:	5cf1      	ldrb	r1, [r6, r3]
4000ca5c:	3101      	adds	r1, #1
4000ca5e:	2d01      	cmp	r5, #1
4000ca60:	54f1      	strb	r1, [r6, r3]
4000ca62:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000ca64:	ea03 0202 	and.w	r2, r3, r2
4000ca68:	d101      	bne.n	4000ca6e <ddr3TipPbs+0x9aa>
4000ca6a:	3201      	adds	r2, #1
4000ca6c:	e000      	b.n	4000ca70 <ddr3TipPbs+0x9ac>
4000ca6e:	3a01      	subs	r2, #1
4000ca70:	f816 300a 	ldrb.w	r3, [r6, sl]
4000ca74:	f816 1009 	ldrb.w	r1, [r6, r9]
4000ca78:	4293      	cmp	r3, r2
4000ca7a:	9218      	str	r2, [sp, #96]	; 0x60
4000ca7c:	bf38      	it	cc
4000ca7e:	b2d3      	uxtbcc	r3, r2
4000ca80:	428a      	cmp	r2, r1
4000ca82:	bf98      	it	ls
4000ca84:	b2d1      	uxtbls	r1, r2
4000ca86:	9814      	ldr	r0, [sp, #80]	; 0x50
4000ca88:	4a62      	ldr	r2, [pc, #392]	; (4000cc14 <ddr3TipPbs+0xb50>)
4000ca8a:	7039      	strb	r1, [r7, #0]
4000ca8c:	7003      	strb	r3, [r0, #0]
4000ca8e:	2d01      	cmp	r5, #1
4000ca90:	bf18      	it	ne
4000ca92:	460b      	movne	r3, r1
4000ca94:	54b3      	strb	r3, [r6, r2]
4000ca96:	e000      	b.n	4000ca9a <ddr3TipPbs+0x9d6>
4000ca98:	2408      	movs	r4, #8
4000ca9a:	3401      	adds	r4, #1
4000ca9c:	2c07      	cmp	r4, #7
4000ca9e:	d9aa      	bls.n	4000c9f6 <ddr3TipPbs+0x932>
4000caa0:	4b64      	ldr	r3, [pc, #400]	; (4000cc34 <ddr3TipPbs+0xb70>)
4000caa2:	5cf2      	ldrb	r2, [r6, r3]
4000caa4:	f1a2 0708 	sub.w	r7, r2, #8
4000caa8:	427a      	negs	r2, r7
4000caaa:	eb42 0207 	adc.w	r2, r2, r7
4000caae:	54f2      	strb	r2, [r6, r3]
4000cab0:	4b61      	ldr	r3, [pc, #388]	; (4000cc38 <ddr3TipPbs+0xb74>)
4000cab2:	2d01      	cmp	r5, #1
4000cab4:	681b      	ldr	r3, [r3, #0]
4000cab6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000caba:	d101      	bne.n	4000cac0 <ddr3TipPbs+0x9fc>
4000cabc:	3303      	adds	r3, #3
4000cabe:	e000      	b.n	4000cac2 <ddr3TipPbs+0x9fe>
4000cac0:	3301      	adds	r3, #1
4000cac2:	9302      	str	r3, [sp, #8]
4000cac4:	2100      	movs	r1, #0
4000cac6:	4b53      	ldr	r3, [pc, #332]	; (4000cc14 <ddr3TipPbs+0xb50>)
4000cac8:	4640      	mov	r0, r8
4000caca:	9101      	str	r1, [sp, #4]
4000cacc:	460a      	mov	r2, r1
4000cace:	9600      	str	r6, [sp, #0]
4000cad0:	5cf3      	ldrb	r3, [r6, r3]
4000cad2:	4f4f      	ldr	r7, [pc, #316]	; (4000cc10 <ddr3TipPbs+0xb4c>)
4000cad4:	9303      	str	r3, [sp, #12]
4000cad6:	460b      	mov	r3, r1
4000cad8:	f7f8 f886 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000cadc:	4601      	mov	r1, r0
4000cade:	6038      	str	r0, [r7, #0]
4000cae0:	2800      	cmp	r0, #0
4000cae2:	f040 81f2 	bne.w	4000ceca <ddr3TipPbs+0xe06>
4000cae6:	4b4f      	ldr	r3, [pc, #316]	; (4000cc24 <ddr3TipPbs+0xb60>)
4000cae8:	781b      	ldrb	r3, [r3, #0]
4000caea:	2b02      	cmp	r3, #2
4000caec:	d805      	bhi.n	4000cafa <ddr3TipPbs+0xa36>
4000caee:	4b51      	ldr	r3, [pc, #324]	; (4000cc34 <ddr3TipPbs+0xb70>)
4000caf0:	4632      	mov	r2, r6
4000caf2:	4852      	ldr	r0, [pc, #328]	; (4000cc3c <ddr3TipPbs+0xb78>)
4000caf4:	5d9b      	ldrb	r3, [r3, r6]
4000caf6:	f001 fd39 	bl	4000e56c <mvPrintf>
4000cafa:	3601      	adds	r6, #1
4000cafc:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000cafe:	428e      	cmp	r6, r1
4000cb00:	f4ff aec9 	bcc.w	4000c896 <ddr3TipPbs+0x7d2>
4000cb04:	462c      	mov	r4, r5
4000cb06:	4645      	mov	r5, r8
4000cb08:	46d8      	mov	r8, fp
4000cb0a:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
4000cb0e:	4f42      	ldr	r7, [pc, #264]	; (4000cc18 <ddr3TipPbs+0xb54>)
4000cb10:	2600      	movs	r6, #0
4000cb12:	f8cd 800c 	str.w	r8, [sp, #12]
4000cb16:	2101      	movs	r1, #1
4000cb18:	9600      	str	r6, [sp, #0]
4000cb1a:	2c01      	cmp	r4, #1
4000cb1c:	bf14      	ite	ne
4000cb1e:	231f      	movne	r3, #31
4000cb20:	4633      	moveq	r3, r6
4000cb22:	9601      	str	r6, [sp, #4]
4000cb24:	4628      	mov	r0, r5
4000cb26:	9102      	str	r1, [sp, #8]
4000cb28:	46a1      	mov	r9, r4
4000cb2a:	f8cd b010 	str.w	fp, [sp, #16]
4000cb2e:	683a      	ldr	r2, [r7, #0]
4000cb30:	7812      	ldrb	r2, [r2, #0]
4000cb32:	9306      	str	r3, [sp, #24]
4000cb34:	231f      	movs	r3, #31
4000cb36:	9307      	str	r3, [sp, #28]
4000cb38:	4b38      	ldr	r3, [pc, #224]	; (4000cc1c <ddr3TipPbs+0xb58>)
4000cb3a:	9205      	str	r2, [sp, #20]
4000cb3c:	4632      	mov	r2, r6
4000cb3e:	781b      	ldrb	r3, [r3, #0]
4000cb40:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000cb44:	960a      	str	r6, [sp, #40]	; 0x28
4000cb46:	9308      	str	r3, [sp, #32]
4000cb48:	4b35      	ldr	r3, [pc, #212]	; (4000cc20 <ddr3TipPbs+0xb5c>)
4000cb4a:	960b      	str	r6, [sp, #44]	; 0x2c
4000cb4c:	930c      	str	r3, [sp, #48]	; 0x30
4000cb4e:	460b      	mov	r3, r1
4000cb50:	f7fb f972 	bl	40007e38 <ddr3TipIpTraining>
4000cb54:	e083      	b.n	4000cc5e <ddr3TipPbs+0xb9a>
4000cb56:	4a30      	ldr	r2, [pc, #192]	; (4000cc18 <ddr3TipPbs+0xb54>)
4000cb58:	6813      	ldr	r3, [r2, #0]
4000cb5a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000cb5e:	fa42 f206 	asr.w	r2, r2, r6
4000cb62:	07d0      	lsls	r0, r2, #31
4000cb64:	d57a      	bpl.n	4000cc5c <ddr3TipPbs+0xb98>
4000cb66:	781b      	ldrb	r3, [r3, #0]
4000cb68:	07d9      	lsls	r1, r3, #31
4000cb6a:	d577      	bpl.n	4000cc5c <ddr3TipPbs+0xb98>
4000cb6c:	4b2f      	ldr	r3, [pc, #188]	; (4000cc2c <ddr3TipPbs+0xb68>)
4000cb6e:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
4000cb72:	2400      	movs	r4, #0
4000cb74:	eb06 0b03 	add.w	fp, r6, r3
4000cb78:	4b31      	ldr	r3, [pc, #196]	; (4000cc40 <ddr3TipPbs+0xb7c>)
4000cb7a:	eb03 0806 	add.w	r8, r3, r6
4000cb7e:	4647      	mov	r7, r8
4000cb80:	9811      	ldr	r0, [sp, #68]	; 0x44
4000cb82:	eb04 080a 	add.w	r8, r4, sl
4000cb86:	a918      	add	r1, sp, #96	; 0x60
4000cb88:	f04f 32ff 	mov.w	r2, #4294967295
4000cb8c:	f830 3018 	ldrh.w	r3, [r0, r8, lsl #1]
4000cb90:	4628      	mov	r0, r5
4000cb92:	9100      	str	r1, [sp, #0]
4000cb94:	2101      	movs	r1, #1
4000cb96:	9201      	str	r2, [sp, #4]
4000cb98:	2200      	movs	r2, #0
4000cb9a:	f7f7 fe93 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000cb9e:	4a1c      	ldr	r2, [pc, #112]	; (4000cc10 <ddr3TipPbs+0xb4c>)
4000cba0:	4601      	mov	r1, r0
4000cba2:	6010      	str	r0, [r2, #0]
4000cba4:	2800      	cmp	r0, #0
4000cba6:	f47f ad7e 	bne.w	4000c6a6 <ddr3TipPbs+0x5e2>
4000cbaa:	f89b 3000 	ldrb.w	r3, [fp]
4000cbae:	2b02      	cmp	r3, #2
4000cbb0:	d150      	bne.n	4000cc54 <ddr3TipPbs+0xb90>
4000cbb2:	4b1c      	ldr	r3, [pc, #112]	; (4000cc24 <ddr3TipPbs+0xb60>)
4000cbb4:	781b      	ldrb	r3, [r3, #0]
4000cbb6:	2b02      	cmp	r3, #2
4000cbb8:	d806      	bhi.n	4000cbc8 <ddr3TipPbs+0xb04>
4000cbba:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000cbbc:	4622      	mov	r2, r4
4000cbbe:	4821      	ldr	r0, [pc, #132]	; (4000cc44 <ddr3TipPbs+0xb80>)
4000cbc0:	9300      	str	r3, [sp, #0]
4000cbc2:	4633      	mov	r3, r6
4000cbc4:	f001 fcd2 	bl	4000e56c <mvPrintf>
4000cbc8:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000cbca:	019a      	lsls	r2, r3, #6
4000cbcc:	d40c      	bmi.n	4000cbe8 <ddr3TipPbs+0xb24>
4000cbce:	4b15      	ldr	r3, [pc, #84]	; (4000cc24 <ddr3TipPbs+0xb60>)
4000cbd0:	781b      	ldrb	r3, [r3, #0]
4000cbd2:	2b02      	cmp	r3, #2
4000cbd4:	d802      	bhi.n	4000cbdc <ddr3TipPbs+0xb18>
4000cbd6:	481c      	ldr	r0, [pc, #112]	; (4000cc48 <ddr3TipPbs+0xb84>)
4000cbd8:	f001 fcc8 	bl	4000e56c <mvPrintf>
4000cbdc:	4a1b      	ldr	r2, [pc, #108]	; (4000cc4c <ddr3TipPbs+0xb88>)
4000cbde:	231f      	movs	r3, #31
4000cbe0:	703b      	strb	r3, [r7, #0]
4000cbe2:	f802 3008 	strb.w	r3, [r2, r8]
4000cbe6:	e036      	b.n	4000cc56 <ddr3TipPbs+0xb92>
4000cbe8:	9810      	ldr	r0, [sp, #64]	; 0x40
4000cbea:	783a      	ldrb	r2, [r7, #0]
4000cbec:	4003      	ands	r3, r0
4000cbee:	429a      	cmp	r2, r3
4000cbf0:	bf38      	it	cc
4000cbf2:	461a      	movcc	r2, r3
4000cbf4:	703a      	strb	r2, [r7, #0]
4000cbf6:	4a16      	ldr	r2, [pc, #88]	; (4000cc50 <ddr3TipPbs+0xb8c>)
4000cbf8:	5cb1      	ldrb	r1, [r6, r2]
4000cbfa:	4299      	cmp	r1, r3
4000cbfc:	bf28      	it	cs
4000cbfe:	4619      	movcs	r1, r3
4000cc00:	54b1      	strb	r1, [r6, r2]
4000cc02:	4a12      	ldr	r2, [pc, #72]	; (4000cc4c <ddr3TipPbs+0xb88>)
4000cc04:	f802 3008 	strb.w	r3, [r2, r8]
4000cc08:	2201      	movs	r2, #1
4000cc0a:	4b0a      	ldr	r3, [pc, #40]	; (4000cc34 <ddr3TipPbs+0xb70>)
4000cc0c:	54f2      	strb	r2, [r6, r3]
4000cc0e:	e022      	b.n	4000cc56 <ddr3TipPbs+0xb92>
4000cc10:	40020868 	andmi	r0, r2, r8, ror #16
4000cc14:	400208dc 	ldrdmi	r0, [r2], -ip
4000cc18:	400205d8 	ldrdmi	r0, [r2], -r8
4000cc1c:	40014f18 	andmi	r4, r1, r8, lsl pc
4000cc20:	4002086c 	andmi	r0, r2, ip, ror #16
4000cc24:	40014584 	andmi	r4, r1, r4, lsl #11
4000cc28:	4001154c 	andmi	r1, r1, ip, asr #10
4000cc2c:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000cc30:	40011575 	andmi	r1, r1, r5, ror r5
4000cc34:	400208a4 	andmi	r0, r2, r4, lsr #17
4000cc38:	40020968 	andmi	r0, r2, r8, ror #18
4000cc3c:	40011580 	andmi	r1, r1, r0, lsl #11
4000cc40:	4002089a 	mulmi	r2, sl, r8
4000cc44:	4001159f 	mulmi	r1, pc, r5	; <UNPREDICTABLE>
4000cc48:	40011576 	andmi	r1, r1, r6, ror r5
4000cc4c:	40020909 	andmi	r0, r2, r9, lsl #18
4000cc50:	400208a9 	andmi	r0, r2, r9, lsr #17
4000cc54:	2408      	movs	r4, #8
4000cc56:	3401      	adds	r4, #1
4000cc58:	2c07      	cmp	r4, #7
4000cc5a:	d991      	bls.n	4000cb80 <ddr3TipPbs+0xabc>
4000cc5c:	3601      	adds	r6, #1
4000cc5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000cc60:	428e      	cmp	r6, r1
4000cc62:	f4ff af78 	bcc.w	4000cb56 <ddr3TipPbs+0xa92>
4000cc66:	464c      	mov	r4, r9
4000cc68:	e5ef      	b.n	4000c84a <ddr3TipPbs+0x786>
4000cc6a:	f8d9 3000 	ldr.w	r3, [r9]
4000cc6e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cc72:	fa43 f306 	asr.w	r3, r3, r6
4000cc76:	07dc      	lsls	r4, r3, #31
4000cc78:	d540      	bpl.n	4000ccfc <ddr3TipPbs+0xc38>
4000cc7a:	4aa9      	ldr	r2, [pc, #676]	; (4000cf20 <ddr3TipPbs+0xe5c>)
4000cc7c:	2400      	movs	r4, #0
4000cc7e:	4ba9      	ldr	r3, [pc, #676]	; (4000cf24 <ddr3TipPbs+0xe60>)
4000cc80:	18b2      	adds	r2, r6, r2
4000cc82:	9210      	str	r2, [sp, #64]	; 0x40
4000cc84:	18f5      	adds	r5, r6, r3
4000cc86:	e033      	b.n	4000ccf0 <ddr3TipPbs+0xc2c>
4000cc88:	9810      	ldr	r0, [sp, #64]	; 0x40
4000cc8a:	4fa7      	ldr	r7, [pc, #668]	; (4000cf28 <ddr3TipPbs+0xe64>)
4000cc8c:	7803      	ldrb	r3, [r0, #0]
4000cc8e:	2b01      	cmp	r3, #1
4000cc90:	d011      	beq.n	4000ccb6 <ddr3TipPbs+0xbf2>
4000cc92:	4ba6      	ldr	r3, [pc, #664]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000cc94:	781b      	ldrb	r3, [r3, #0]
4000cc96:	2b03      	cmp	r3, #3
4000cc98:	d803      	bhi.n	4000cca2 <ddr3TipPbs+0xbde>
4000cc9a:	48a5      	ldr	r0, [pc, #660]	; (4000cf30 <ddr3TipPbs+0xe6c>)
4000cc9c:	2100      	movs	r1, #0
4000cc9e:	f001 fc65 	bl	4000e56c <mvPrintf>
4000cca2:	783a      	ldrb	r2, [r7, #0]
4000cca4:	2300      	movs	r3, #0
4000cca6:	49a3      	ldr	r1, [pc, #652]	; (4000cf34 <ddr3TipPbs+0xe70>)
4000cca8:	f808 3004 	strb.w	r3, [r8, r4]
4000ccac:	702b      	strb	r3, [r5, #0]
4000ccae:	548b      	strb	r3, [r1, r2]
4000ccb0:	4aa1      	ldr	r2, [pc, #644]	; (4000cf38 <ddr3TipPbs+0xe74>)
4000ccb2:	54b3      	strb	r3, [r6, r2]
4000ccb4:	e00f      	b.n	4000ccd6 <ddr3TipPbs+0xc12>
4000ccb6:	783b      	ldrb	r3, [r7, #0]
4000ccb8:	489e      	ldr	r0, [pc, #632]	; (4000cf34 <ddr3TipPbs+0xe70>)
4000ccba:	49a0      	ldr	r1, [pc, #640]	; (4000cf3c <ddr3TipPbs+0xe78>)
4000ccbc:	5cc2      	ldrb	r2, [r0, r3]
4000ccbe:	3200      	adds	r2, #0
4000ccc0:	bf18      	it	ne
4000ccc2:	2201      	movne	r2, #1
4000ccc4:	54c2      	strb	r2, [r0, r3]
4000ccc6:	ebca 0301 	rsb	r3, sl, r1
4000ccca:	4443      	add	r3, r8
4000cccc:	5d1a      	ldrb	r2, [r3, r4]
4000ccce:	782b      	ldrb	r3, [r5, #0]
4000ccd0:	1ad3      	subs	r3, r2, r3
4000ccd2:	f808 3004 	strb.w	r3, [r8, r4]
4000ccd6:	4b95      	ldr	r3, [pc, #596]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000ccd8:	781b      	ldrb	r3, [r3, #0]
4000ccda:	2b02      	cmp	r3, #2
4000ccdc:	d805      	bhi.n	4000ccea <ddr3TipPbs+0xc26>
4000ccde:	4898      	ldr	r0, [pc, #608]	; (4000cf40 <ddr3TipPbs+0xe7c>)
4000cce0:	2100      	movs	r1, #0
4000cce2:	4632      	mov	r2, r6
4000cce4:	782b      	ldrb	r3, [r5, #0]
4000cce6:	f001 fc41 	bl	4000e56c <mvPrintf>
4000ccea:	3401      	adds	r4, #1
4000ccec:	2c08      	cmp	r4, #8
4000ccee:	d005      	beq.n	4000ccfc <ddr3TipPbs+0xc38>
4000ccf0:	f8d9 3000 	ldr.w	r3, [r9]
4000ccf4:	781b      	ldrb	r3, [r3, #0]
4000ccf6:	07d8      	lsls	r0, r3, #31
4000ccf8:	d5f7      	bpl.n	4000ccea <ddr3TipPbs+0xc26>
4000ccfa:	e7c5      	b.n	4000cc88 <ddr3TipPbs+0xbc4>
4000ccfc:	3601      	adds	r6, #1
4000ccfe:	f108 0808 	add.w	r8, r8, #8
4000cd02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000cd04:	4f8f      	ldr	r7, [pc, #572]	; (4000cf44 <ddr3TipPbs+0xe80>)
4000cd06:	4296      	cmp	r6, r2
4000cd08:	d3af      	bcc.n	4000cc6a <ddr3TipPbs+0xba6>
4000cd0a:	9d11      	ldr	r5, [sp, #68]	; 0x44
4000cd0c:	4659      	mov	r1, fp
4000cd0e:	465c      	mov	r4, fp
4000cd10:	4628      	mov	r0, r5
4000cd12:	f7ff f995 	bl	4000c040 <ddr3TipCleanPbsResult>
4000cd16:	683b      	ldr	r3, [r7, #0]
4000cd18:	781b      	ldrb	r3, [r3, #0]
4000cd1a:	07d9      	lsls	r1, r3, #31
4000cd1c:	f140 80f8 	bpl.w	4000cf10 <ddr3TipPbs+0xe4c>
4000cd20:	2600      	movs	r6, #0
4000cd22:	e0f0      	b.n	4000cf06 <ddr3TipPbs+0xe42>
4000cd24:	4887      	ldr	r0, [pc, #540]	; (4000cf44 <ddr3TipPbs+0xe80>)
4000cd26:	6803      	ldr	r3, [r0, #0]
4000cd28:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cd2c:	fa43 f306 	asr.w	r3, r3, r6
4000cd30:	07da      	lsls	r2, r3, #31
4000cd32:	f140 80e5 	bpl.w	4000cf00 <ddr3TipPbs+0xe3c>
4000cd36:	497d      	ldr	r1, [pc, #500]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000cd38:	780b      	ldrb	r3, [r1, #0]
4000cd3a:	2b02      	cmp	r3, #2
4000cd3c:	d806      	bhi.n	4000cd4c <ddr3TipPbs+0xc88>
4000cd3e:	4b82      	ldr	r3, [pc, #520]	; (4000cf48 <ddr3TipPbs+0xe84>)
4000cd40:	2100      	movs	r1, #0
4000cd42:	4882      	ldr	r0, [pc, #520]	; (4000cf4c <ddr3TipPbs+0xe88>)
4000cd44:	4632      	mov	r2, r6
4000cd46:	5d9b      	ldrb	r3, [r3, r6]
4000cd48:	f001 fc10 	bl	4000e56c <mvPrintf>
4000cd4c:	f8df 8224 	ldr.w	r8, [pc, #548]	; 4000cf74 <ddr3TipPbs+0xeb0>
4000cd50:	ea4f 09c6 	mov.w	r9, r6, lsl #3
4000cd54:	2700      	movs	r7, #0
4000cd56:	4a7e      	ldr	r2, [pc, #504]	; (4000cf50 <ddr3TipPbs+0xe8c>)
4000cd58:	6813      	ldr	r3, [r2, #0]
4000cd5a:	b943      	cbnz	r3, 4000cd6e <ddr3TipPbs+0xcaa>
4000cd5c:	4b73      	ldr	r3, [pc, #460]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000cd5e:	781b      	ldrb	r3, [r3, #0]
4000cd60:	2b03      	cmp	r3, #3
4000cd62:	f200 814e 	bhi.w	4000d002 <ddr3TipPbs+0xf3e>
4000cd66:	487b      	ldr	r0, [pc, #492]	; (4000cf54 <ddr3TipPbs+0xe90>)
4000cd68:	f001 fc00 	bl	4000e56c <mvPrintf>
4000cd6c:	e149      	b.n	4000d002 <ddr3TipPbs+0xf3e>
4000cd6e:	486f      	ldr	r0, [pc, #444]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000cd70:	eb07 0209 	add.w	r2, r7, r9
4000cd74:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
4000cd78:	7803      	ldrb	r3, [r0, #0]
4000cd7a:	2b02      	cmp	r3, #2
4000cd7c:	d804      	bhi.n	4000cd88 <ddr3TipPbs+0xcc4>
4000cd7e:	4876      	ldr	r0, [pc, #472]	; (4000cf58 <ddr3TipPbs+0xe94>)
4000cd80:	f81a 1007 	ldrb.w	r1, [sl, r7]
4000cd84:	f001 fbf2 	bl	4000e56c <mvPrintf>
4000cd88:	2c01      	cmp	r4, #1
4000cd8a:	f8d8 3000 	ldr.w	r3, [r8]
4000cd8e:	d101      	bne.n	4000cd94 <ddr3TipPbs+0xcd0>
4000cd90:	3305      	adds	r3, #5
4000cd92:	e000      	b.n	4000cd96 <ddr3TipPbs+0xcd2>
4000cd94:	3301      	adds	r3, #1
4000cd96:	011b      	lsls	r3, r3, #4
4000cd98:	2100      	movs	r1, #0
4000cd9a:	9600      	str	r6, [sp, #0]
4000cd9c:	445b      	add	r3, fp
4000cd9e:	9101      	str	r1, [sp, #4]
4000cda0:	460a      	mov	r2, r1
4000cda2:	9302      	str	r3, [sp, #8]
4000cda4:	4628      	mov	r0, r5
4000cda6:	f81a 3007 	ldrb.w	r3, [sl, r7]
4000cdaa:	9303      	str	r3, [sp, #12]
4000cdac:	460b      	mov	r3, r1
4000cdae:	f7f7 ff1b 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000cdb2:	4a6a      	ldr	r2, [pc, #424]	; (4000cf5c <ddr3TipPbs+0xe98>)
4000cdb4:	6010      	str	r0, [r2, #0]
4000cdb6:	2800      	cmp	r0, #0
4000cdb8:	f47f ac75 	bne.w	4000c6a6 <ddr3TipPbs+0x5e2>
4000cdbc:	3701      	adds	r7, #1
4000cdbe:	2f08      	cmp	r7, #8
4000cdc0:	d1c9      	bne.n	4000cd56 <ddr3TipPbs+0xc92>
4000cdc2:	4b5d      	ldr	r3, [pc, #372]	; (4000cf38 <ddr3TipPbs+0xe74>)
4000cdc4:	f816 b003 	ldrb.w	fp, [r6, r3]
4000cdc8:	4b56      	ldr	r3, [pc, #344]	; (4000cf24 <ddr3TipPbs+0xe60>)
4000cdca:	5cf7      	ldrb	r7, [r6, r3]
4000cdcc:	45bb      	cmp	fp, r7
4000cdce:	d010      	beq.n	4000cdf2 <ddr3TipPbs+0xd2e>
4000cdd0:	4b63      	ldr	r3, [pc, #396]	; (4000cf60 <ddr3TipPbs+0xe9c>)
4000cdd2:	ebc7 010b 	rsb	r1, r7, fp
4000cdd6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
4000cdda:	5cf2      	ldrb	r2, [r6, r3]
4000cddc:	4b61      	ldr	r3, [pc, #388]	; (4000cf64 <ddr3TipPbs+0xea0>)
4000cdde:	fa5f f089 	uxtb.w	r0, r9
4000cde2:	5cf3      	ldrb	r3, [r6, r3]
4000cde4:	1ad3      	subs	r3, r2, r3
4000cde6:	4358      	muls	r0, r3
4000cde8:	f7f3 ea66 	blx	400002b8 <__aeabi_idiv>
4000cdec:	fa5f f980 	uxtb.w	r9, r0
4000cdf0:	e001      	b.n	4000cdf6 <ddr3TipPbs+0xd32>
4000cdf2:	f04f 090c 	mov.w	r9, #12
4000cdf6:	2205      	movs	r2, #5
4000cdf8:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4000cf74 <ddr3TipPbs+0xeb0>
4000cdfc:	495a      	ldr	r1, [pc, #360]	; (4000cf68 <ddr3TipPbs+0xea4>)
4000cdfe:	fb02 6204 	mla	r2, r2, r4, r6
4000ce02:	f8d8 3000 	ldr.w	r3, [r8]
4000ce06:	eb03 0282 	add.w	r2, r3, r2, lsl #2
4000ce0a:	f801 9002 	strb.w	r9, [r1, r2]
4000ce0e:	2c00      	cmp	r4, #0
4000ce10:	d15f      	bne.n	4000ced2 <ddr3TipPbs+0xe0e>
4000ce12:	ebc7 070b 	rsb	r7, r7, fp
4000ce16:	011b      	lsls	r3, r3, #4
4000ce18:	3314      	adds	r3, #20
4000ce1a:	4628      	mov	r0, r5
4000ce1c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000ce20:	9302      	str	r3, [sp, #8]
4000ce22:	4621      	mov	r1, r4
4000ce24:	4622      	mov	r2, r4
4000ce26:	4623      	mov	r3, r4
4000ce28:	107f      	asrs	r7, r7, #1
4000ce2a:	9600      	str	r6, [sp, #0]
4000ce2c:	9703      	str	r7, [sp, #12]
4000ce2e:	9401      	str	r4, [sp, #4]
4000ce30:	f7f7 feda 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000ce34:	4f49      	ldr	r7, [pc, #292]	; (4000cf5c <ddr3TipPbs+0xe98>)
4000ce36:	6038      	str	r0, [r7, #0]
4000ce38:	2800      	cmp	r0, #0
4000ce3a:	d146      	bne.n	4000ceca <ddr3TipPbs+0xe06>
4000ce3c:	9600      	str	r6, [sp, #0]
4000ce3e:	4628      	mov	r0, r5
4000ce40:	9401      	str	r4, [sp, #4]
4000ce42:	4621      	mov	r1, r4
4000ce44:	f8d8 3000 	ldr.w	r3, [r8]
4000ce48:	011b      	lsls	r3, r3, #4
4000ce4a:	3315      	adds	r3, #21
4000ce4c:	9302      	str	r3, [sp, #8]
4000ce4e:	4b3a      	ldr	r3, [pc, #232]	; (4000cf38 <ddr3TipPbs+0xe74>)
4000ce50:	5cf2      	ldrb	r2, [r6, r3]
4000ce52:	4b34      	ldr	r3, [pc, #208]	; (4000cf24 <ddr3TipPbs+0xe60>)
4000ce54:	5cf3      	ldrb	r3, [r6, r3]
4000ce56:	1ad3      	subs	r3, r2, r3
4000ce58:	4622      	mov	r2, r4
4000ce5a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
4000ce5e:	105b      	asrs	r3, r3, #1
4000ce60:	9303      	str	r3, [sp, #12]
4000ce62:	4623      	mov	r3, r4
4000ce64:	f7f7 fec0 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000ce68:	6038      	str	r0, [r7, #0]
4000ce6a:	2800      	cmp	r0, #0
4000ce6c:	d12d      	bne.n	4000ceca <ddr3TipPbs+0xe06>
4000ce6e:	f8d8 3000 	ldr.w	r3, [r8]
4000ce72:	ea4f 0b86 	mov.w	fp, r6, lsl #2
4000ce76:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 4000cf6c <ddr3TipPbs+0xea8>
4000ce7a:	4628      	mov	r0, r5
4000ce7c:	9600      	str	r6, [sp, #0]
4000ce7e:	4621      	mov	r1, r4
4000ce80:	011a      	lsls	r2, r3, #4
4000ce82:	445b      	add	r3, fp
4000ce84:	9401      	str	r4, [sp, #4]
4000ce86:	3254      	adds	r2, #84	; 0x54
4000ce88:	9202      	str	r2, [sp, #8]
4000ce8a:	4622      	mov	r2, r4
4000ce8c:	f81c 3003 	ldrb.w	r3, [ip, r3]
4000ce90:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000ce94:	9303      	str	r3, [sp, #12]
4000ce96:	4623      	mov	r3, r4
4000ce98:	f7f7 fea6 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000ce9c:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000cea0:	6038      	str	r0, [r7, #0]
4000cea2:	b990      	cbnz	r0, 4000ceca <ddr3TipPbs+0xe06>
4000cea4:	f8d8 3000 	ldr.w	r3, [r8]
4000cea8:	4628      	mov	r0, r5
4000ceaa:	9600      	str	r6, [sp, #0]
4000ceac:	4621      	mov	r1, r4
4000ceae:	449b      	add	fp, r3
4000ceb0:	9401      	str	r4, [sp, #4]
4000ceb2:	011a      	lsls	r2, r3, #4
4000ceb4:	3255      	adds	r2, #85	; 0x55
4000ceb6:	9202      	str	r2, [sp, #8]
4000ceb8:	f81c 300b 	ldrb.w	r3, [ip, fp]
4000cebc:	4622      	mov	r2, r4
4000cebe:	9303      	str	r3, [sp, #12]
4000cec0:	4623      	mov	r3, r4
4000cec2:	f7f7 fe91 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000cec6:	6038      	str	r0, [r7, #0]
4000cec8:	b160      	cbz	r0, 4000cee4 <ddr3TipPbs+0xe20>
4000ceca:	f7fe ffff 	bl	4000becc <gtBreakOnFail>
4000cece:	6838      	ldr	r0, [r7, #0]
4000ced0:	e098      	b.n	4000d004 <ddr3TipPbs+0xf40>
4000ced2:	ebc7 070b 	rsb	r7, r7, fp
4000ced6:	4a25      	ldr	r2, [pc, #148]	; (4000cf6c <ddr3TipPbs+0xea8>)
4000ced8:	eb03 0386 	add.w	r3, r3, r6, lsl #2
4000cedc:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000cee0:	107f      	asrs	r7, r7, #1
4000cee2:	54d7      	strb	r7, [r2, r3]
4000cee4:	4811      	ldr	r0, [pc, #68]	; (4000cf2c <ddr3TipPbs+0xe68>)
4000cee6:	7803      	ldrb	r3, [r0, #0]
4000cee8:	2b02      	cmp	r3, #2
4000ceea:	d809      	bhi.n	4000cf00 <ddr3TipPbs+0xe3c>
4000ceec:	4b12      	ldr	r3, [pc, #72]	; (4000cf38 <ddr3TipPbs+0xe74>)
4000ceee:	4649      	mov	r1, r9
4000cef0:	481f      	ldr	r0, [pc, #124]	; (4000cf70 <ddr3TipPbs+0xeac>)
4000cef2:	5cf2      	ldrb	r2, [r6, r3]
4000cef4:	4b0b      	ldr	r3, [pc, #44]	; (4000cf24 <ddr3TipPbs+0xe60>)
4000cef6:	5cf3      	ldrb	r3, [r6, r3]
4000cef8:	1ad2      	subs	r2, r2, r3
4000cefa:	434a      	muls	r2, r1
4000cefc:	f001 fb36 	bl	4000e56c <mvPrintf>
4000cf00:	3601      	adds	r6, #1
4000cf02:	f10a 0a08 	add.w	sl, sl, #8
4000cf06:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000cf0a:	454e      	cmp	r6, r9
4000cf0c:	f4ff af0a 	bcc.w	4000cd24 <ddr3TipPbs+0xc60>
4000cf10:	4b18      	ldr	r3, [pc, #96]	; (4000cf74 <ddr3TipPbs+0xeb0>)
4000cf12:	2c01      	cmp	r4, #1
4000cf14:	681a      	ldr	r2, [r3, #0]
4000cf16:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000cf1a:	d12d      	bne.n	4000cf78 <ddr3TipPbs+0xeb4>
4000cf1c:	3203      	adds	r2, #3
4000cf1e:	e02c      	b.n	4000cf7a <ddr3TipPbs+0xeb6>
4000cf20:	400208a4 	andmi	r0, r2, r4, lsr #17
4000cf24:	400208a9 	andmi	r0, r2, r9, lsr #17
4000cf28:	4002096d 	andmi	r0, r2, sp, ror #18
4000cf2c:	40014584 	andmi	r4, r1, r4, lsl #11
4000cf30:	400115dd 	ldrdmi	r1, [r1], -sp
4000cf34:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000cf38:	4002089a 	mulmi	r2, sl, r8
4000cf3c:	40020909 	andmi	r0, r2, r9, lsl #18
4000cf40:	400115f4 	strdmi	r1, [r1], -r4
4000cf44:	400205d8 	ldrdmi	r0, [r2], -r8
4000cf48:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000cf4c:	40011611 	andmi	r1, r1, r1, lsl r6
4000cf50:	40020960 	andmi	r0, r2, r0, ror #18
4000cf54:	40011647 	andmi	r1, r1, r7, asr #12
4000cf58:	40011664 	andmi	r1, r1, r4, ror #12
4000cf5c:	40020868 	andmi	r0, r2, r8, ror #16
4000cf60:	400208ae 	andmi	r0, r2, lr, lsr #17
4000cf64:	40020895 	mulmi	r2, r5, r8
4000cf68:	4002086d 	andmi	r0, r2, sp, ror #16
4000cf6c:	400208b3 			; <UNDEFINED> instruction: 0x400208b3
4000cf70:	40011674 	andmi	r1, r1, r4, ror r6
4000cf74:	40020968 	andmi	r0, r2, r8, ror #18
4000cf78:	3201      	adds	r2, #1
4000cf7a:	4628      	mov	r0, r5
4000cf7c:	4925      	ldr	r1, [pc, #148]	; (4000d014 <ddr3TipPbs+0xf50>)
4000cf7e:	f7f5 ff83 	bl	40002e88 <mvHwsDdr3TipWriteAdllValue>
4000cf82:	4b25      	ldr	r3, [pc, #148]	; (4000d018 <ddr3TipPbs+0xf54>)
4000cf84:	681b      	ldr	r3, [r3, #0]
4000cf86:	781b      	ldrb	r3, [r3, #0]
4000cf88:	07db      	lsls	r3, r3, #31
4000cf8a:	d50e      	bpl.n	4000cfaa <ddr3TipPbs+0xee6>
4000cf8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
4000cf8e:	2100      	movs	r1, #0
4000cf90:	4628      	mov	r0, r5
4000cf92:	4c22      	ldr	r4, [pc, #136]	; (4000d01c <ddr3TipPbs+0xf58>)
4000cf94:	460a      	mov	r2, r1
4000cf96:	9300      	str	r3, [sp, #0]
4000cf98:	f04f 33ff 	mov.w	r3, #4294967295
4000cf9c:	9301      	str	r3, [sp, #4]
4000cf9e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000cfa2:	f7f7 f9e5 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000cfa6:	6020      	str	r0, [r4, #0]
4000cfa8:	b980      	cbnz	r0, 4000cfcc <ddr3TipPbs+0xf08>
4000cfaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000cfae:	f04f 34ff 	mov.w	r4, #4294967295
4000cfb2:	4628      	mov	r0, r5
4000cfb4:	e88d 0018 	stmia.w	sp, {r3, r4}
4000cfb8:	2101      	movs	r1, #1
4000cfba:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000cfbe:	2200      	movs	r2, #0
4000cfc0:	4c16      	ldr	r4, [pc, #88]	; (4000d01c <ddr3TipPbs+0xf58>)
4000cfc2:	f7f7 f9d5 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000cfc6:	4603      	mov	r3, r0
4000cfc8:	6020      	str	r0, [r4, #0]
4000cfca:	b118      	cbz	r0, 4000cfd4 <ddr3TipPbs+0xf10>
4000cfcc:	f7fe ff7e 	bl	4000becc <gtBreakOnFail>
4000cfd0:	6820      	ldr	r0, [r4, #0]
4000cfd2:	e017      	b.n	4000d004 <ddr3TipPbs+0xf40>
4000cfd4:	4a10      	ldr	r2, [pc, #64]	; (4000d018 <ddr3TipPbs+0xf54>)
4000cfd6:	6812      	ldr	r2, [r2, #0]
4000cfd8:	7810      	ldrb	r0, [r2, #0]
4000cfda:	f010 0001 	ands.w	r0, r0, #1
4000cfde:	d011      	beq.n	4000d004 <ddr3TipPbs+0xf40>
4000cfe0:	490f      	ldr	r1, [pc, #60]	; (4000d020 <ddr3TipPbs+0xf5c>)
4000cfe2:	e009      	b.n	4000cff8 <ddr3TipPbs+0xf34>
4000cfe4:	f892 005c 	ldrb.w	r0, [r2, #92]	; 0x5c
4000cfe8:	fa40 f003 	asr.w	r0, r0, r3
4000cfec:	07c0      	lsls	r0, r0, #31
4000cfee:	d502      	bpl.n	4000cff6 <ddr3TipPbs+0xf32>
4000cff0:	5c58      	ldrb	r0, [r3, r1]
4000cff2:	2801      	cmp	r0, #1
4000cff4:	d006      	beq.n	4000d004 <ddr3TipPbs+0xf40>
4000cff6:	3301      	adds	r3, #1
4000cff8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000cffa:	42b3      	cmp	r3, r6
4000cffc:	d3f2      	bcc.n	4000cfe4 <ddr3TipPbs+0xf20>
4000cffe:	2000      	movs	r0, #0
4000d000:	e000      	b.n	4000d004 <ddr3TipPbs+0xf40>
4000d002:	2001      	movs	r0, #1
4000d004:	b01b      	add	sp, #108	; 0x6c
4000d006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d00a:	780e      	ldrb	r6, [r1, #0]
4000d00c:	07f6      	lsls	r6, r6, #31
4000d00e:	f57f ac17 	bpl.w	4000c840 <ddr3TipPbs+0x77c>
4000d012:	e413      	b.n	4000c83c <ddr3TipPbs+0x778>
4000d014:	400208c8 	andmi	r0, r2, r8, asr #17
4000d018:	400205d8 	ldrdmi	r0, [r2], -r8
4000d01c:	40020868 	andmi	r0, r2, r8, ror #16
4000d020:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>

Disassembly of section .text.ddr3TipPbsTx:

4000d024 <ddr3TipPbsTx>:
ddr3TipPbsTx():
4000d024:	2100      	movs	r1, #0
4000d026:	f7ff b84d 	b.w	4000c0c4 <ddr3TipPbs>

Disassembly of section .text.ddr3TipPbsRx:

4000d02a <ddr3TipPbsRx>:
ddr3TipPbsRx():
4000d02a:	2101      	movs	r1, #1
4000d02c:	f7ff b84a 	b.w	4000c0c4 <ddr3TipPbs>

Disassembly of section .text.ddr3TipCentralization:

4000d030 <ddr3TipCentralization>:
ddr3TipCentralization():
4000d030:	4b5c      	ldr	r3, [pc, #368]	; (4000d1a4 <ddr3TipCentralization+0x174>)
4000d032:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d036:	4682      	mov	sl, r0
4000d038:	b0ab      	sub	sp, #172	; 0xac
4000d03a:	7818      	ldrb	r0, [r3, #0]
4000d03c:	4689      	mov	r9, r1
4000d03e:	f7f5 fd15 	bl	40002a6c <ddr3TipGetResultPtr>
4000d042:	2102      	movs	r1, #2
4000d044:	f1b9 0f00 	cmp.w	r9, #0
4000d048:	bf0c      	ite	eq
4000d04a:	2740      	moveq	r7, #64	; 0x40
4000d04c:	2700      	movne	r7, #0
4000d04e:	9714      	str	r7, [sp, #80]	; 0x50
4000d050:	9016      	str	r0, [sp, #88]	; 0x58
4000d052:	4650      	mov	r0, sl
4000d054:	f7fe f8a2 	bl	4000b19c <ddr3TipDevAttrGet>
4000d058:	4b53      	ldr	r3, [pc, #332]	; (4000d1a8 <ddr3TipCentralization+0x178>)
4000d05a:	681b      	ldr	r3, [r3, #0]
4000d05c:	781b      	ldrb	r3, [r3, #0]
4000d05e:	07da      	lsls	r2, r3, #31
4000d060:	4604      	mov	r4, r0
4000d062:	d51e      	bpl.n	4000d0a2 <ddr3TipCentralization+0x72>
4000d064:	2100      	movs	r1, #0
4000d066:	ab28      	add	r3, sp, #160	; 0xa0
4000d068:	4650      	mov	r0, sl
4000d06a:	9300      	str	r3, [sp, #0]
4000d06c:	460a      	mov	r2, r1
4000d06e:	f04f 33ff 	mov.w	r3, #4294967295
4000d072:	9301      	str	r3, [sp, #4]
4000d074:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d078:	f7f7 fc24 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000d07c:	4d4b      	ldr	r5, [pc, #300]	; (4000d1ac <ddr3TipCentralization+0x17c>)
4000d07e:	4601      	mov	r1, r0
4000d080:	6028      	str	r0, [r5, #0]
4000d082:	b950      	cbnz	r0, 4000d09a <ddr3TipCentralization+0x6a>
4000d084:	2308      	movs	r3, #8
4000d086:	4650      	mov	r0, sl
4000d088:	9300      	str	r3, [sp, #0]
4000d08a:	460a      	mov	r2, r1
4000d08c:	9301      	str	r3, [sp, #4]
4000d08e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d092:	f7f7 f96d 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000d096:	6028      	str	r0, [r5, #0]
4000d098:	b118      	cbz	r0, 4000d0a2 <ddr3TipCentralization+0x72>
4000d09a:	f7fe ff17 	bl	4000becc <gtBreakOnFail>
4000d09e:	6828      	ldr	r0, [r5, #0]
4000d0a0:	e38f      	b.n	4000d7c2 <ddr3TipCentralization+0x792>
4000d0a2:	4b43      	ldr	r3, [pc, #268]	; (4000d1b0 <ddr3TipCentralization+0x180>)
4000d0a4:	681b      	ldr	r3, [r3, #0]
4000d0a6:	009b      	lsls	r3, r3, #2
4000d0a8:	f1b9 0f00 	cmp.w	r9, #0
4000d0ac:	d108      	bne.n	4000d0c0 <ddr3TipCentralization+0x90>
4000d0ae:	3301      	adds	r3, #1
4000d0b0:	f04f 0840 	mov.w	r8, #64	; 0x40
4000d0b4:	9319      	str	r3, [sp, #100]	; 0x64
4000d0b6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000d0ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
4000d0be:	e007      	b.n	4000d0d0 <ddr3TipCentralization+0xa0>
4000d0c0:	3303      	adds	r3, #3
4000d0c2:	f04f 0c20 	mov.w	ip, #32
4000d0c6:	2701      	movs	r7, #1
4000d0c8:	9319      	str	r3, [sp, #100]	; 0x64
4000d0ca:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000d0ce:	9713      	str	r7, [sp, #76]	; 0x4c
4000d0d0:	4b35      	ldr	r3, [pc, #212]	; (4000d1a8 <ddr3TipCentralization+0x178>)
4000d0d2:	b2e4      	uxtb	r4, r4
4000d0d4:	9417      	str	r4, [sp, #92]	; 0x5c
4000d0d6:	6819      	ldr	r1, [r3, #0]
4000d0d8:	780b      	ldrb	r3, [r1, #0]
4000d0da:	07db      	lsls	r3, r3, #31
4000d0dc:	d51f      	bpl.n	4000d11e <ddr3TipCentralization+0xee>
4000d0de:	2205      	movs	r2, #5
4000d0e0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
4000d0e4:	4d33      	ldr	r5, [pc, #204]	; (4000d1b4 <ddr3TipCentralization+0x184>)
4000d0e6:	2300      	movs	r3, #0
4000d0e8:	fb02 f209 	mul.w	r2, r2, r9
4000d0ec:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d0f0:	4831      	ldr	r0, [pc, #196]	; (4000d1b8 <ddr3TipCentralization+0x188>)
4000d0f2:	f108 34ff 	add.w	r4, r8, #4294967295
4000d0f6:	4e31      	ldr	r6, [pc, #196]	; (4000d1bc <ddr3TipCentralization+0x18c>)
4000d0f8:	4464      	add	r4, ip
4000d0fa:	1955      	adds	r5, r2, r5
4000d0fc:	1812      	adds	r2, r2, r0
4000d0fe:	e00a      	b.n	4000d116 <ddr3TipCentralization+0xe6>
4000d100:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000d104:	fa40 f003 	asr.w	r0, r0, r3
4000d108:	07c7      	lsls	r7, r0, #31
4000d10a:	d503      	bpl.n	4000d114 <ddr3TipCentralization+0xe4>
4000d10c:	2000      	movs	r0, #0
4000d10e:	54ec      	strb	r4, [r5, r3]
4000d110:	5598      	strb	r0, [r3, r6]
4000d112:	54d0      	strb	r0, [r2, r3]
4000d114:	3301      	adds	r3, #1
4000d116:	9f17      	ldr	r7, [sp, #92]	; 0x5c
4000d118:	b2d8      	uxtb	r0, r3
4000d11a:	42b8      	cmp	r0, r7
4000d11c:	d3f0      	bcc.n	4000d100 <ddr3TipCentralization+0xd0>
4000d11e:	4b28      	ldr	r3, [pc, #160]	; (4000d1c0 <ddr3TipCentralization+0x190>)
4000d120:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
4000d124:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
4000d128:	681e      	ldr	r6, [r3, #0]
4000d12a:	e1ff      	b.n	4000d52c <ddr3TipCentralization+0x4fc>
4000d12c:	9f10      	ldr	r7, [sp, #64]	; 0x40
4000d12e:	2200      	movs	r2, #0
4000d130:	4b1d      	ldr	r3, [pc, #116]	; (4000d1a8 <ddr3TipCentralization+0x178>)
4000d132:	2101      	movs	r1, #1
4000d134:	3f01      	subs	r7, #1
4000d136:	970f      	str	r7, [sp, #60]	; 0x3c
4000d138:	9f13      	ldr	r7, [sp, #76]	; 0x4c
4000d13a:	9200      	str	r2, [sp, #0]
4000d13c:	9201      	str	r2, [sp, #4]
4000d13e:	9202      	str	r2, [sp, #8]
4000d140:	9203      	str	r2, [sp, #12]
4000d142:	9704      	str	r7, [sp, #16]
4000d144:	681b      	ldr	r3, [r3, #0]
4000d146:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
4000d148:	9811      	ldr	r0, [sp, #68]	; 0x44
4000d14a:	781b      	ldrb	r3, [r3, #0]
4000d14c:	9206      	str	r2, [sp, #24]
4000d14e:	9707      	str	r7, [sp, #28]
4000d150:	9305      	str	r3, [sp, #20]
4000d152:	b2f3      	uxtb	r3, r6
4000d154:	9309      	str	r3, [sp, #36]	; 0x24
4000d156:	2302      	movs	r3, #2
4000d158:	930a      	str	r3, [sp, #40]	; 0x28
4000d15a:	ab29      	add	r3, sp, #164	; 0xa4
4000d15c:	930d      	str	r3, [sp, #52]	; 0x34
4000d15e:	460b      	mov	r3, r1
4000d160:	9708      	str	r7, [sp, #32]
4000d162:	4637      	mov	r7, r6
4000d164:	920b      	str	r2, [sp, #44]	; 0x2c
4000d166:	920c      	str	r2, [sp, #48]	; 0x30
4000d168:	f7fb f9fa 	bl	40008560 <ddr3TipIpTrainingWrapper>
4000d16c:	4b15      	ldr	r3, [pc, #84]	; (4000d1c4 <ddr3TipCentralization+0x194>)
4000d16e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000d170:	4a12      	ldr	r2, [pc, #72]	; (4000d1bc <ddr3TipCentralization+0x18c>)
4000d172:	681d      	ldr	r5, [r3, #0]
4000d174:	2305      	movs	r3, #5
4000d176:	eb00 0b05 	add.w	fp, r0, r5
4000d17a:	fb03 2905 	mla	r9, r3, r5, r2
4000d17e:	fb03 fb0b 	mul.w	fp, r3, fp
4000d182:	4b0c      	ldr	r3, [pc, #48]	; (4000d1b4 <ddr3TipCentralization+0x184>)
4000d184:	eb0b 0a03 	add.w	sl, fp, r3
4000d188:	4b0b      	ldr	r3, [pc, #44]	; (4000d1b8 <ddr3TipCentralization+0x188>)
4000d18a:	449b      	add	fp, r3
4000d18c:	e1c8      	b.n	4000d520 <ddr3TipCentralization+0x4f0>
4000d18e:	4b06      	ldr	r3, [pc, #24]	; (4000d1a8 <ddr3TipCentralization+0x178>)
4000d190:	681a      	ldr	r2, [r3, #0]
4000d192:	7812      	ldrb	r2, [r2, #0]
4000d194:	fa42 f205 	asr.w	r2, r2, r5
4000d198:	07d6      	lsls	r6, r2, #31
4000d19a:	f140 81ba 	bpl.w	4000d512 <ddr3TipCentralization+0x4e2>
4000d19e:	2400      	movs	r4, #0
4000d1a0:	4e09      	ldr	r6, [pc, #36]	; (4000d1c8 <ddr3TipCentralization+0x198>)
4000d1a2:	e1ad      	b.n	4000d500 <ddr3TipCentralization+0x4d0>
4000d1a4:	4002096d 	andmi	r0, r2, sp, ror #18
4000d1a8:	400205d8 	ldrdmi	r0, [r2], -r8
4000d1ac:	40020868 	andmi	r0, r2, r8, ror #16
4000d1b0:	40020968 	andmi	r0, r2, r8, ror #18
4000d1b4:	4002093b 	andmi	r0, r2, fp, lsr r9
4000d1b8:	40020931 	andmi	r0, r2, r1, lsr r9
4000d1bc:	40020945 	andmi	r0, r2, r5, asr #18
4000d1c0:	40014f20 	andmi	r4, r1, r0, lsr #30
4000d1c4:	400209d8 	ldrdmi	r0, [r2], -r8
4000d1c8:	4001457d 	andmi	r4, r1, sp, ror r5
4000d1cc:	49ac      	ldr	r1, [pc, #688]	; (4000d480 <ddr3TipCentralization+0x450>)
4000d1ce:	680b      	ldr	r3, [r1, #0]
4000d1d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d1d4:	fa43 f304 	asr.w	r3, r3, r4
4000d1d8:	07d8      	lsls	r0, r3, #31
4000d1da:	f140 8190 	bpl.w	4000d4fe <ddr3TipCentralization+0x4ce>
4000d1de:	f04f 0c02 	mov.w	ip, #2
4000d1e2:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
4000d1e6:	f04f 0800 	mov.w	r8, #0
4000d1ea:	46b9      	mov	r9, r7
4000d1ec:	4627      	mov	r7, r4
4000d1ee:	4664      	mov	r4, ip
4000d1f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000d1f2:	ea4f 0c88 	mov.w	ip, r8, lsl #2
4000d1f6:	f10d 0e94 	add.w	lr, sp, #148	; 0x94
4000d1fa:	2280      	movs	r2, #128	; 0x80
4000d1fc:	4629      	mov	r1, r5
4000d1fe:	e88d 0104 	stmia.w	sp, {r2, r8}
4000d202:	9302      	str	r3, [sp, #8]
4000d204:	2200      	movs	r2, #0
4000d206:	eb0e 030c 	add.w	r3, lr, ip
4000d20a:	9811      	ldr	r0, [sp, #68]	; 0x44
4000d20c:	9306      	str	r3, [sp, #24]
4000d20e:	2301      	movs	r3, #1
4000d210:	9307      	str	r3, [sp, #28]
4000d212:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000d214:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d218:	9203      	str	r2, [sp, #12]
4000d21a:	9204      	str	r2, [sp, #16]
4000d21c:	9205      	str	r2, [sp, #20]
4000d21e:	9208      	str	r2, [sp, #32]
4000d220:	9209      	str	r2, [sp, #36]	; 0x24
4000d222:	f7fa fd3d 	bl	40007ca0 <ddr3TipReadTrainingResult>
4000d226:	4997      	ldr	r1, [pc, #604]	; (4000d484 <ddr3TipCentralization+0x454>)
4000d228:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d22c:	6008      	str	r0, [r1, #0]
4000d22e:	2800      	cmp	r0, #0
4000d230:	f040 8255 	bne.w	4000d6de <ddr3TipCentralization+0x6ae>
4000d234:	7833      	ldrb	r3, [r6, #0]
4000d236:	2b02      	cmp	r3, #2
4000d238:	d821      	bhi.n	4000d27e <ddr3TipCentralization+0x24e>
4000d23a:	aa2a      	add	r2, sp, #168	; 0xa8
4000d23c:	4992      	ldr	r1, [pc, #584]	; (4000d488 <ddr3TipCentralization+0x458>)
4000d23e:	eb02 030c 	add.w	r3, r2, ip
4000d242:	f8df c270 	ldr.w	ip, [pc, #624]	; 4000d4b4 <ddr3TipCentralization+0x484>
4000d246:	4891      	ldr	r0, [pc, #580]	; (4000d48c <ddr3TipCentralization+0x45c>)
4000d248:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000d24c:	9700      	str	r7, [sp, #0]
4000d24e:	681a      	ldr	r2, [r3, #0]
4000d250:	9201      	str	r2, [sp, #4]
4000d252:	685a      	ldr	r2, [r3, #4]
4000d254:	9202      	str	r2, [sp, #8]
4000d256:	689a      	ldr	r2, [r3, #8]
4000d258:	9203      	str	r2, [sp, #12]
4000d25a:	68da      	ldr	r2, [r3, #12]
4000d25c:	9204      	str	r2, [sp, #16]
4000d25e:	691a      	ldr	r2, [r3, #16]
4000d260:	9205      	str	r2, [sp, #20]
4000d262:	695a      	ldr	r2, [r3, #20]
4000d264:	9206      	str	r2, [sp, #24]
4000d266:	699a      	ldr	r2, [r3, #24]
4000d268:	9207      	str	r2, [sp, #28]
4000d26a:	464a      	mov	r2, r9
4000d26c:	69db      	ldr	r3, [r3, #28]
4000d26e:	9308      	str	r3, [sp, #32]
4000d270:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000d272:	2b00      	cmp	r3, #0
4000d274:	bf08      	it	eq
4000d276:	4661      	moveq	r1, ip
4000d278:	462b      	mov	r3, r5
4000d27a:	f001 f977 	bl	4000e56c <mvPrintf>
4000d27e:	f108 0801 	add.w	r8, r8, #1
4000d282:	3c01      	subs	r4, #1
4000d284:	fa5f f888 	uxtb.w	r8, r8
4000d288:	d1b2      	bne.n	4000d1f0 <ddr3TipCentralization+0x1c0>
4000d28a:	46a4      	mov	ip, r4
4000d28c:	463c      	mov	r4, r7
4000d28e:	464f      	mov	r7, r9
4000d290:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000d294:	46e0      	mov	r8, ip
4000d296:	9b25      	ldr	r3, [sp, #148]	; 0x94
4000d298:	a921      	add	r1, sp, #132	; 0x84
4000d29a:	a823      	add	r0, sp, #140	; 0x8c
4000d29c:	f813 2028 	ldrb.w	r2, [r3, r8, lsl #2]
4000d2a0:	ab1f      	add	r3, sp, #124	; 0x7c
4000d2a2:	f808 2003 	strb.w	r2, [r8, r3]
4000d2a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
4000d2a8:	f813 3028 	ldrb.w	r3, [r3, r8, lsl #2]
4000d2ac:	f808 3001 	strb.w	r3, [r8, r1]
4000d2b0:	1c59      	adds	r1, r3, #1
4000d2b2:	1a89      	subs	r1, r1, r2
4000d2b4:	b2c9      	uxtb	r1, r1
4000d2b6:	f808 1000 	strb.w	r1, [r8, r0]
4000d2ba:	7830      	ldrb	r0, [r6, #0]
4000d2bc:	2801      	cmp	r0, #1
4000d2be:	d80a      	bhi.n	4000d2d6 <ddr3TipCentralization+0x2a6>
4000d2c0:	9201      	str	r2, [sp, #4]
4000d2c2:	4a73      	ldr	r2, [pc, #460]	; (4000d490 <ddr3TipCentralization+0x460>)
4000d2c4:	9302      	str	r3, [sp, #8]
4000d2c6:	462b      	mov	r3, r5
4000d2c8:	9400      	str	r4, [sp, #0]
4000d2ca:	9103      	str	r1, [sp, #12]
4000d2cc:	4871      	ldr	r0, [pc, #452]	; (4000d494 <ddr3TipCentralization+0x464>)
4000d2ce:	6811      	ldr	r1, [r2, #0]
4000d2d0:	463a      	mov	r2, r7
4000d2d2:	f001 f94b 	bl	4000e56c <mvPrintf>
4000d2d6:	f108 0801 	add.w	r8, r8, #1
4000d2da:	f1b8 0f08 	cmp.w	r8, #8
4000d2de:	d1da      	bne.n	4000d296 <ddr3TipCentralization+0x266>
4000d2e0:	9825      	ldr	r0, [sp, #148]	; 0x94
4000d2e2:	2100      	movs	r1, #0
4000d2e4:	f7fa fa04 	bl	400076f0 <ddr3TipIsPupLock>
4000d2e8:	b170      	cbz	r0, 4000d308 <ddr3TipCentralization+0x2d8>
4000d2ea:	9826      	ldr	r0, [sp, #152]	; 0x98
4000d2ec:	2100      	movs	r1, #0
4000d2ee:	f7fa f9ff 	bl	400076f0 <ddr3TipIsPupLock>
4000d2f2:	b148      	cbz	r0, 4000d308 <ddr3TipCentralization+0x2d8>
4000d2f4:	7833      	ldrb	r3, [r6, #0]
4000d2f6:	2b02      	cmp	r3, #2
4000d2f8:	d848      	bhi.n	4000d38c <ddr3TipCentralization+0x35c>
4000d2fa:	4867      	ldr	r0, [pc, #412]	; (4000d498 <ddr3TipCentralization+0x468>)
4000d2fc:	4639      	mov	r1, r7
4000d2fe:	462a      	mov	r2, r5
4000d300:	4623      	mov	r3, r4
4000d302:	f001 f933 	bl	4000e56c <mvPrintf>
4000d306:	e041      	b.n	4000d38c <ddr3TipCentralization+0x35c>
4000d308:	7833      	ldrb	r3, [r6, #0]
4000d30a:	2b02      	cmp	r3, #2
4000d30c:	d805      	bhi.n	4000d31a <ddr3TipCentralization+0x2ea>
4000d30e:	4863      	ldr	r0, [pc, #396]	; (4000d49c <ddr3TipCentralization+0x46c>)
4000d310:	4639      	mov	r1, r7
4000d312:	462a      	mov	r2, r5
4000d314:	4623      	mov	r3, r4
4000d316:	f001 f929 	bl	4000e56c <mvPrintf>
4000d31a:	f819 3004 	ldrb.w	r3, [r9, r4]
4000d31e:	2b01      	cmp	r3, #1
4000d320:	d109      	bne.n	4000d336 <ddr3TipCentralization+0x306>
4000d322:	7833      	ldrb	r3, [r6, #0]
4000d324:	2b01      	cmp	r3, #1
4000d326:	f200 80ea 	bhi.w	4000d4fe <ddr3TipCentralization+0x4ce>
4000d32a:	485d      	ldr	r0, [pc, #372]	; (4000d4a0 <ddr3TipCentralization+0x470>)
4000d32c:	4629      	mov	r1, r5
4000d32e:	4622      	mov	r2, r4
4000d330:	f001 f91c 	bl	4000e56c <mvPrintf>
4000d334:	e0e3      	b.n	4000d4fe <ddr3TipCentralization+0x4ce>
4000d336:	f04f 0800 	mov.w	r8, #0
4000d33a:	ab1f      	add	r3, sp, #124	; 0x7c
4000d33c:	f818 3003 	ldrb.w	r3, [r8, r3]
4000d340:	b173      	cbz	r3, 4000d360 <ddr3TipCentralization+0x330>
4000d342:	ab21      	add	r3, sp, #132	; 0x84
4000d344:	f818 2003 	ldrb.w	r2, [r8, r3]
4000d348:	b952      	cbnz	r2, 4000d360 <ddr3TipCentralization+0x330>
4000d34a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d34e:	f10c 32ff 	add.w	r2, ip, #4294967295
4000d352:	f808 2003 	strb.w	r2, [r8, r3]
4000d356:	7833      	ldrb	r3, [r6, #0]
4000d358:	2b01      	cmp	r3, #1
4000d35a:	d80d      	bhi.n	4000d378 <ddr3TipCentralization+0x348>
4000d35c:	4851      	ldr	r0, [pc, #324]	; (4000d4a4 <ddr3TipCentralization+0x474>)
4000d35e:	e006      	b.n	4000d36e <ddr3TipCentralization+0x33e>
4000d360:	7833      	ldrb	r3, [r6, #0]
4000d362:	2001      	movs	r0, #1
4000d364:	f809 0004 	strb.w	r0, [r9, r4]
4000d368:	2b01      	cmp	r3, #1
4000d36a:	d805      	bhi.n	4000d378 <ddr3TipCentralization+0x348>
4000d36c:	484e      	ldr	r0, [pc, #312]	; (4000d4a8 <ddr3TipCentralization+0x478>)
4000d36e:	4629      	mov	r1, r5
4000d370:	4622      	mov	r2, r4
4000d372:	4643      	mov	r3, r8
4000d374:	f001 f8fa 	bl	4000e56c <mvPrintf>
4000d378:	f108 0801 	add.w	r8, r8, #1
4000d37c:	f1b8 0f08 	cmp.w	r8, #8
4000d380:	d1db      	bne.n	4000d33a <ddr3TipCentralization+0x30a>
4000d382:	f819 3004 	ldrb.w	r3, [r9, r4]
4000d386:	2b01      	cmp	r3, #1
4000d388:	f000 80b9 	beq.w	4000d4fe <ddr3TipCentralization+0x4ce>
4000d38c:	a823      	add	r0, sp, #140	; 0x8c
4000d38e:	f7fa f9c0 	bl	40007712 <ddr3TipGetBufMin>
4000d392:	4680      	mov	r8, r0
4000d394:	a821      	add	r0, sp, #132	; 0x84
4000d396:	f7fa f9bc 	bl	40007712 <ddr3TipGetBufMin>
4000d39a:	9015      	str	r0, [sp, #84]	; 0x54
4000d39c:	a81f      	add	r0, sp, #124	; 0x7c
4000d39e:	f7fa f9c3 	bl	40007728 <ddr3TipGetBufMax>
4000d3a2:	9018      	str	r0, [sp, #96]	; 0x60
4000d3a4:	a81f      	add	r0, sp, #124	; 0x7c
4000d3a6:	f7fa f9bf 	bl	40007728 <ddr3TipGetBufMax>
4000d3aa:	901a      	str	r0, [sp, #104]	; 0x68
4000d3ac:	a81f      	add	r0, sp, #124	; 0x7c
4000d3ae:	f7fa f9b0 	bl	40007712 <ddr3TipGetBufMin>
4000d3b2:	901b      	str	r0, [sp, #108]	; 0x6c
4000d3b4:	a821      	add	r0, sp, #132	; 0x84
4000d3b6:	f7fa f9b7 	bl	40007728 <ddr3TipGetBufMax>
4000d3ba:	901c      	str	r0, [sp, #112]	; 0x70
4000d3bc:	a821      	add	r0, sp, #132	; 0x84
4000d3be:	f7fa f9a8 	bl	40007712 <ddr3TipGetBufMin>
4000d3c2:	901d      	str	r0, [sp, #116]	; 0x74
4000d3c4:	a821      	add	r0, sp, #132	; 0x84
4000d3c6:	f7fa f9a4 	bl	40007712 <ddr3TipGetBufMin>
4000d3ca:	4684      	mov	ip, r0
4000d3cc:	a81f      	add	r0, sp, #124	; 0x7c
4000d3ce:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d3d2:	f7fa f9a9 	bl	40007728 <ddr3TipGetBufMax>
4000d3d6:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d3da:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000d3de:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000d3e2:	7831      	ldrb	r1, [r6, #0]
4000d3e4:	459c      	cmp	ip, r3
4000d3e6:	bf38      	it	cc
4000d3e8:	4663      	movcc	r3, ip
4000d3ea:	b2db      	uxtb	r3, r3
4000d3ec:	f80a 3004 	strb.w	r3, [sl, r4]
4000d3f0:	4290      	cmp	r0, r2
4000d3f2:	bf28      	it	cs
4000d3f4:	4602      	movcs	r2, r0
4000d3f6:	2902      	cmp	r1, #2
4000d3f8:	b2d2      	uxtb	r2, r2
4000d3fa:	f80b 2004 	strb.w	r2, [fp, r4]
4000d3fe:	d82a      	bhi.n	4000d456 <ddr3TipCentralization+0x426>
4000d400:	f8dd e054 	ldr.w	lr, [sp, #84]	; 0x54
4000d404:	f8cd 8000 	str.w	r8, [sp]
4000d408:	f10e 0101 	add.w	r1, lr, #1
4000d40c:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
4000d410:	9005      	str	r0, [sp, #20]
4000d412:	ebce 0101 	rsb	r1, lr, r1
4000d416:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
4000d41a:	9207      	str	r2, [sp, #28]
4000d41c:	462a      	mov	r2, r5
4000d41e:	b2c9      	uxtb	r1, r1
4000d420:	9101      	str	r1, [sp, #4]
4000d422:	ebc1 0108 	rsb	r1, r1, r8
4000d426:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
4000d42a:	9308      	str	r3, [sp, #32]
4000d42c:	4623      	mov	r3, r4
4000d42e:	b2c9      	uxtb	r1, r1
4000d430:	9102      	str	r1, [sp, #8]
4000d432:	ebce 0108 	rsb	r1, lr, r8
4000d436:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
4000d43a:	f8dd e074 	ldr.w	lr, [sp, #116]	; 0x74
4000d43e:	b2c9      	uxtb	r1, r1
4000d440:	9103      	str	r1, [sp, #12]
4000d442:	ebce 0108 	rsb	r1, lr, r8
4000d446:	4819      	ldr	r0, [pc, #100]	; (4000d4ac <ddr3TipCentralization+0x47c>)
4000d448:	f8cd c018 	str.w	ip, [sp, #24]
4000d44c:	b2c9      	uxtb	r1, r1
4000d44e:	9104      	str	r1, [sp, #16]
4000d450:	4639      	mov	r1, r7
4000d452:	f001 f88b 	bl	4000e56c <mvPrintf>
4000d456:	4b16      	ldr	r3, [pc, #88]	; (4000d4b0 <ddr3TipCentralization+0x480>)
4000d458:	681b      	ldr	r3, [r3, #0]
4000d45a:	2b00      	cmp	r3, #0
4000d45c:	d14f      	bne.n	4000d4fe <ddr3TipCentralization+0x4ce>
4000d45e:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000d462:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000d466:	1d51      	adds	r1, r2, #5
4000d468:	428b      	cmp	r3, r1
4000d46a:	f340 81ad 	ble.w	4000d7c8 <ddr3TipCentralization+0x798>
4000d46e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
4000d472:	1c58      	adds	r0, r3, #1
4000d474:	eb02 0108 	add.w	r1, r2, r8
4000d478:	4288      	cmp	r0, r1
4000d47a:	db25      	blt.n	4000d4c8 <ddr3TipCentralization+0x498>
4000d47c:	e1a4      	b.n	4000d7c8 <ddr3TipCentralization+0x798>
4000d47e:	bf00      	nop
4000d480:	400205d8 	ldrdmi	r0, [r2], -r8
4000d484:	40020868 	andmi	r0, r2, r8, ror #16
4000d488:	4000f8d0 	ldrdmi	pc, [r0], -r0
4000d48c:	400116a0 	andmi	r1, r1, r0, lsr #13
4000d490:	40020968 	andmi	r0, r2, r8, ror #18
4000d494:	400116e6 	andmi	r1, r1, r6, ror #13
4000d498:	40011738 	andmi	r1, r1, r8, lsr r7
4000d49c:	4001175a 	andmi	r1, r1, sl, asr r7
4000d4a0:	4001177b 	andmi	r1, r1, fp, ror r7
4000d4a4:	40011791 	mulmi	r1, r1, r7
4000d4a8:	400117b4 			; <UNDEFINED> instruction: 0x400117b4
4000d4ac:	400117d7 	ldrdmi	r1, [r1], -r7
4000d4b0:	40020990 	mulmi	r2, r0, r9
4000d4b4:	4000f8cd 	andmi	pc, r0, sp, asr #17
4000d4b8:	b933      	cbnz	r3, 4000d4c8 <ddr3TipCentralization+0x498>
4000d4ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d4bc:	4282      	cmp	r2, r0
4000d4be:	f000 8187 	beq.w	4000d7d0 <ddr3TipCentralization+0x7a0>
4000d4c2:	4283      	cmp	r3, r0
4000d4c4:	f040 8184 	bne.w	4000d7d0 <ddr3TipCentralization+0x7a0>
4000d4c8:	7833      	ldrb	r3, [r6, #0]
4000d4ca:	2b02      	cmp	r3, #2
4000d4cc:	d817      	bhi.n	4000d4fe <ddr3TipCentralization+0x4ce>
4000d4ce:	48a8      	ldr	r0, [pc, #672]	; (4000d770 <ddr3TipCentralization+0x740>)
4000d4d0:	4639      	mov	r1, r7
4000d4d2:	462a      	mov	r2, r5
4000d4d4:	4623      	mov	r3, r4
4000d4d6:	f001 f849 	bl	4000e56c <mvPrintf>
4000d4da:	e010      	b.n	4000d4fe <ddr3TipCentralization+0x4ce>
4000d4dc:	e88d 000c 	stmia.w	sp, {r2, r3}
4000d4e0:	4639      	mov	r1, r7
4000d4e2:	48a4      	ldr	r0, [pc, #656]	; (4000d774 <ddr3TipCentralization+0x744>)
4000d4e4:	462a      	mov	r2, r5
4000d4e6:	4623      	mov	r3, r4
4000d4e8:	f001 f840 	bl	4000e56c <mvPrintf>
4000d4ec:	4ba2      	ldr	r3, [pc, #648]	; (4000d778 <ddr3TipCentralization+0x748>)
4000d4ee:	2001      	movs	r0, #1
4000d4f0:	f809 0004 	strb.w	r0, [r9, r4]
4000d4f4:	681b      	ldr	r3, [r3, #0]
4000d4f6:	b913      	cbnz	r3, 4000d4fe <ddr3TipCentralization+0x4ce>
4000d4f8:	9f16      	ldr	r7, [sp, #88]	; 0x58
4000d4fa:	557b      	strb	r3, [r7, r5]
4000d4fc:	e161      	b.n	4000d7c2 <ddr3TipCentralization+0x792>
4000d4fe:	3401      	adds	r4, #1
4000d500:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000d504:	fa5f f884 	uxtb.w	r8, r4
4000d508:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
4000d50c:	45e0      	cmp	r8, ip
4000d50e:	f4ff ae5d 	bcc.w	4000d1cc <ddr3TipCentralization+0x19c>
4000d512:	3501      	adds	r5, #1
4000d514:	f109 0905 	add.w	r9, r9, #5
4000d518:	f10a 0a05 	add.w	sl, sl, #5
4000d51c:	f10b 0b05 	add.w	fp, fp, #5
4000d520:	4b96      	ldr	r3, [pc, #600]	; (4000d77c <ddr3TipCentralization+0x74c>)
4000d522:	681b      	ldr	r3, [r3, #0]
4000d524:	429d      	cmp	r5, r3
4000d526:	f67f ae32 	bls.w	4000d18e <ddr3TipCentralization+0x15e>
4000d52a:	1c7e      	adds	r6, r7, #1
4000d52c:	4b94      	ldr	r3, [pc, #592]	; (4000d780 <ddr3TipCentralization+0x750>)
4000d52e:	681b      	ldr	r3, [r3, #0]
4000d530:	429e      	cmp	r6, r3
4000d532:	f67f adfb 	bls.w	4000d12c <ddr3TipCentralization+0xfc>
4000d536:	4b93      	ldr	r3, [pc, #588]	; (4000d784 <ddr3TipCentralization+0x754>)
4000d538:	2000      	movs	r0, #0
4000d53a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
4000d53e:	4f92      	ldr	r7, [pc, #584]	; (4000d788 <ddr3TipCentralization+0x758>)
4000d540:	681d      	ldr	r5, [r3, #0]
4000d542:	2305      	movs	r3, #5
4000d544:	4e91      	ldr	r6, [pc, #580]	; (4000d78c <ddr3TipCentralization+0x75c>)
4000d546:	eb09 0805 	add.w	r8, r9, r5
4000d54a:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
4000d54e:	fb03 7705 	mla	r7, r3, r5, r7
4000d552:	900f      	str	r0, [sp, #60]	; 0x3c
4000d554:	fb03 f808 	mul.w	r8, r3, r8
4000d558:	4b8d      	ldr	r3, [pc, #564]	; (4000d790 <ddr3TipCentralization+0x760>)
4000d55a:	f8df b260 	ldr.w	fp, [pc, #608]	; 4000d7bc <ddr3TipCentralization+0x78c>
4000d55e:	4446      	add	r6, r8
4000d560:	4498      	add	r8, r3
4000d562:	e0e7      	b.n	4000d734 <ddr3TipCentralization+0x704>
4000d564:	498b      	ldr	r1, [pc, #556]	; (4000d794 <ddr3TipCentralization+0x764>)
4000d566:	680b      	ldr	r3, [r1, #0]
4000d568:	781b      	ldrb	r3, [r3, #0]
4000d56a:	fa43 f305 	asr.w	r3, r3, r5
4000d56e:	07d9      	lsls	r1, r3, #31
4000d570:	f140 80db 	bpl.w	4000d72a <ddr3TipCentralization+0x6fa>
4000d574:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000d578:	2000      	movs	r0, #0
4000d57a:	2301      	movs	r3, #1
4000d57c:	900f      	str	r0, [sp, #60]	; 0x3c
4000d57e:	4604      	mov	r4, r0
4000d580:	f80c 3005 	strb.w	r3, [ip, r5]
4000d584:	e0c4      	b.n	4000d710 <ddr3TipCentralization+0x6e0>
4000d586:	4983      	ldr	r1, [pc, #524]	; (4000d794 <ddr3TipCentralization+0x764>)
4000d588:	680b      	ldr	r3, [r1, #0]
4000d58a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d58e:	fa43 f304 	asr.w	r3, r3, r4
4000d592:	07da      	lsls	r2, r3, #31
4000d594:	f140 80bb 	bpl.w	4000d70e <ddr3TipCentralization+0x6de>
4000d598:	5d3b      	ldrb	r3, [r7, r4]
4000d59a:	2b01      	cmp	r3, #1
4000d59c:	d02d      	beq.n	4000d5fa <ddr3TipCentralization+0x5ca>
4000d59e:	4a7e      	ldr	r2, [pc, #504]	; (4000d798 <ddr3TipCentralization+0x768>)
4000d5a0:	6813      	ldr	r3, [r2, #0]
4000d5a2:	b9c3      	cbnz	r3, 4000d5d6 <ddr3TipCentralization+0x5a6>
4000d5a4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d5a8:	5d33      	ldrb	r3, [r6, r4]
4000d5aa:	f10c 32ff 	add.w	r2, ip, #4294967295
4000d5ae:	4293      	cmp	r3, r2
4000d5b0:	d108      	bne.n	4000d5c4 <ddr3TipCentralization+0x594>
4000d5b2:	f818 2004 	ldrb.w	r2, [r8, r4]
4000d5b6:	1a9a      	subs	r2, r3, r2
4000d5b8:	2a05      	cmp	r2, #5
4000d5ba:	dc03      	bgt.n	4000d5c4 <ddr3TipCentralization+0x594>
4000d5bc:	2a02      	cmp	r2, #2
4000d5be:	dd01      	ble.n	4000d5c4 <ddr3TipCentralization+0x594>
4000d5c0:	2202      	movs	r2, #2
4000d5c2:	553a      	strb	r2, [r7, r4]
4000d5c4:	f818 2004 	ldrb.w	r2, [r8, r4]
4000d5c8:	b92a      	cbnz	r2, 4000d5d6 <ddr3TipCentralization+0x5a6>
4000d5ca:	2b05      	cmp	r3, #5
4000d5cc:	dc03      	bgt.n	4000d5d6 <ddr3TipCentralization+0x5a6>
4000d5ce:	2b02      	cmp	r3, #2
4000d5d0:	dd01      	ble.n	4000d5d6 <ddr3TipCentralization+0x5a6>
4000d5d2:	2303      	movs	r3, #3
4000d5d4:	553b      	strb	r3, [r7, r4]
4000d5d6:	5d33      	ldrb	r3, [r6, r4]
4000d5d8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d5dc:	459c      	cmp	ip, r3
4000d5de:	dc0c      	bgt.n	4000d5fa <ddr3TipCentralization+0x5ca>
4000d5e0:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000d5e2:	b950      	cbnz	r0, 4000d5fa <ddr3TipCentralization+0x5ca>
4000d5e4:	f89b 3000 	ldrb.w	r3, [fp]
4000d5e8:	2b02      	cmp	r3, #2
4000d5ea:	d802      	bhi.n	4000d5f2 <ddr3TipCentralization+0x5c2>
4000d5ec:	486b      	ldr	r0, [pc, #428]	; (4000d79c <ddr3TipCentralization+0x76c>)
4000d5ee:	f000 ffbd 	bl	4000e56c <mvPrintf>
4000d5f2:	f04f 0c40 	mov.w	ip, #64	; 0x40
4000d5f6:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
4000d5fa:	5d3b      	ldrb	r3, [r7, r4]
4000d5fc:	2b03      	cmp	r3, #3
4000d5fe:	d105      	bne.n	4000d60c <ddr3TipCentralization+0x5dc>
4000d600:	f89b 3000 	ldrb.w	r3, [fp]
4000d604:	2b02      	cmp	r3, #2
4000d606:	d819      	bhi.n	4000d63c <ddr3TipCentralization+0x60c>
4000d608:	4865      	ldr	r0, [pc, #404]	; (4000d7a0 <ddr3TipCentralization+0x770>)
4000d60a:	e006      	b.n	4000d61a <ddr3TipCentralization+0x5ea>
4000d60c:	2b02      	cmp	r3, #2
4000d60e:	d109      	bne.n	4000d624 <ddr3TipCentralization+0x5f4>
4000d610:	f89b 3000 	ldrb.w	r3, [fp]
4000d614:	2b02      	cmp	r3, #2
4000d616:	d811      	bhi.n	4000d63c <ddr3TipCentralization+0x60c>
4000d618:	4862      	ldr	r0, [pc, #392]	; (4000d7a4 <ddr3TipCentralization+0x774>)
4000d61a:	4629      	mov	r1, r5
4000d61c:	4622      	mov	r2, r4
4000d61e:	f000 ffa5 	bl	4000e56c <mvPrintf>
4000d622:	e00b      	b.n	4000d63c <ddr3TipCentralization+0x60c>
4000d624:	b153      	cbz	r3, 4000d63c <ddr3TipCentralization+0x60c>
4000d626:	f89b 3000 	ldrb.w	r3, [fp]
4000d62a:	2b03      	cmp	r3, #3
4000d62c:	f200 80d5 	bhi.w	4000d7da <ddr3TipCentralization+0x7aa>
4000d630:	485d      	ldr	r0, [pc, #372]	; (4000d7a8 <ddr3TipCentralization+0x778>)
4000d632:	4629      	mov	r1, r5
4000d634:	4622      	mov	r2, r4
4000d636:	f000 ff99 	bl	4000e56c <mvPrintf>
4000d63a:	e0ce      	b.n	4000d7da <ddr3TipCentralization+0x7aa>
4000d63c:	5d32      	ldrb	r2, [r6, r4]
4000d63e:	f818 3004 	ldrb.w	r3, [r8, r4]
4000d642:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
4000d646:	18d3      	adds	r3, r2, r3
4000d648:	ebcc 0353 	rsb	r3, ip, r3, lsr #1
4000d64c:	b2db      	uxtb	r3, r3
4000d64e:	9311      	str	r3, [sp, #68]	; 0x44
4000d650:	f89b 3000 	ldrb.w	r3, [fp]
4000d654:	2b01      	cmp	r3, #1
4000d656:	d804      	bhi.n	4000d662 <ddr3TipCentralization+0x632>
4000d658:	4854      	ldr	r0, [pc, #336]	; (4000d7ac <ddr3TipCentralization+0x77c>)
4000d65a:	4621      	mov	r1, r4
4000d65c:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000d65e:	f000 ff85 	bl	4000e56c <mvPrintf>
4000d662:	5d32      	ldrb	r2, [r6, r4]
4000d664:	f04f 0c00 	mov.w	ip, #0
4000d668:	f818 3004 	ldrb.w	r3, [r8, r4]
4000d66c:	a927      	add	r1, sp, #156	; 0x9c
4000d66e:	4850      	ldr	r0, [pc, #320]	; (4000d7b0 <ddr3TipCentralization+0x780>)
4000d670:	1ad3      	subs	r3, r2, r3
4000d672:	f8cd c000 	str.w	ip, [sp]
4000d676:	3301      	adds	r3, #1
4000d678:	9312      	str	r3, [sp, #72]	; 0x48
4000d67a:	6803      	ldr	r3, [r0, #0]
4000d67c:	4662      	mov	r2, ip
4000d67e:	9102      	str	r1, [sp, #8]
4000d680:	4650      	mov	r0, sl
4000d682:	33c0      	adds	r3, #192	; 0xc0
4000d684:	4629      	mov	r1, r5
4000d686:	9301      	str	r3, [sp, #4]
4000d688:	4623      	mov	r3, r4
4000d68a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d68e:	f7f7 fa25 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000d692:	4b48      	ldr	r3, [pc, #288]	; (4000d7b4 <ddr3TipCentralization+0x784>)
4000d694:	f1b9 0f00 	cmp.w	r9, #0
4000d698:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000d69a:	f8dd e048 	ldr.w	lr, [sp, #72]	; 0x48
4000d69e:	bf08      	it	eq
4000d6a0:	f06f 031f 	mvneq.w	r3, #31
4000d6a4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d6a8:	ea03 0302 	and.w	r3, r3, r2
4000d6ac:	4840      	ldr	r0, [pc, #256]	; (4000d7b0 <ddr3TipCentralization+0x780>)
4000d6ae:	bf0c      	ite	eq
4000d6b0:	464a      	moveq	r2, r9
4000d6b2:	2205      	movne	r2, #5
4000d6b4:	fa0e f202 	lsl.w	r2, lr, r2
4000d6b8:	9400      	str	r4, [sp, #0]
4000d6ba:	4313      	orrs	r3, r2
4000d6bc:	f8cd c004 	str.w	ip, [sp, #4]
4000d6c0:	6802      	ldr	r2, [r0, #0]
4000d6c2:	4661      	mov	r1, ip
4000d6c4:	9327      	str	r3, [sp, #156]	; 0x9c
4000d6c6:	4650      	mov	r0, sl
4000d6c8:	32c0      	adds	r2, #192	; 0xc0
4000d6ca:	9303      	str	r3, [sp, #12]
4000d6cc:	9202      	str	r2, [sp, #8]
4000d6ce:	4663      	mov	r3, ip
4000d6d0:	462a      	mov	r2, r5
4000d6d2:	f7f7 fa89 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000d6d6:	4a38      	ldr	r2, [pc, #224]	; (4000d7b8 <ddr3TipCentralization+0x788>)
4000d6d8:	4601      	mov	r1, r0
4000d6da:	6010      	str	r0, [r2, #0]
4000d6dc:	b120      	cbz	r0, 4000d6e8 <ddr3TipCentralization+0x6b8>
4000d6de:	f7fe fbf5 	bl	4000becc <gtBreakOnFail>
4000d6e2:	4b35      	ldr	r3, [pc, #212]	; (4000d7b8 <ddr3TipCentralization+0x788>)
4000d6e4:	6818      	ldr	r0, [r3, #0]
4000d6e6:	e06c      	b.n	4000d7c2 <ddr3TipCentralization+0x792>
4000d6e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000d6ea:	460b      	mov	r3, r1
4000d6ec:	9001      	str	r0, [sp, #4]
4000d6ee:	9819      	ldr	r0, [sp, #100]	; 0x64
4000d6f0:	9203      	str	r2, [sp, #12]
4000d6f2:	462a      	mov	r2, r5
4000d6f4:	9400      	str	r4, [sp, #0]
4000d6f6:	9002      	str	r0, [sp, #8]
4000d6f8:	4650      	mov	r0, sl
4000d6fa:	f7f7 fa75 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000d6fe:	4b2e      	ldr	r3, [pc, #184]	; (4000d7b8 <ddr3TipCentralization+0x788>)
4000d700:	6018      	str	r0, [r3, #0]
4000d702:	b120      	cbz	r0, 4000d70e <ddr3TipCentralization+0x6de>
4000d704:	4f2c      	ldr	r7, [pc, #176]	; (4000d7b8 <ddr3TipCentralization+0x788>)
4000d706:	f7fe fbe1 	bl	4000becc <gtBreakOnFail>
4000d70a:	6838      	ldr	r0, [r7, #0]
4000d70c:	e059      	b.n	4000d7c2 <ddr3TipCentralization+0x792>
4000d70e:	3401      	adds	r4, #1
4000d710:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000d714:	b2e3      	uxtb	r3, r4
4000d716:	4563      	cmp	r3, ip
4000d718:	f4ff af35 	bcc.w	4000d586 <ddr3TipCentralization+0x556>
4000d71c:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d71e:	b120      	cbz	r0, 4000d72a <ddr3TipCentralization+0x6fa>
4000d720:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000d724:	2300      	movs	r3, #0
4000d726:	f80c 3005 	strb.w	r3, [ip, r5]
4000d72a:	3501      	adds	r5, #1
4000d72c:	3705      	adds	r7, #5
4000d72e:	3605      	adds	r6, #5
4000d730:	f108 0805 	add.w	r8, r8, #5
4000d734:	4811      	ldr	r0, [pc, #68]	; (4000d77c <ddr3TipCentralization+0x74c>)
4000d736:	6803      	ldr	r3, [r0, #0]
4000d738:	429d      	cmp	r5, r3
4000d73a:	f67f af13 	bls.w	4000d564 <ddr3TipCentralization+0x534>
4000d73e:	4b15      	ldr	r3, [pc, #84]	; (4000d794 <ddr3TipCentralization+0x764>)
4000d740:	681b      	ldr	r3, [r3, #0]
4000d742:	781b      	ldrb	r3, [r3, #0]
4000d744:	07db      	lsls	r3, r3, #31
4000d746:	d53b      	bpl.n	4000d7c0 <ddr3TipCentralization+0x790>
4000d748:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000d74a:	2100      	movs	r1, #0
4000d74c:	4650      	mov	r0, sl
4000d74e:	4c1a      	ldr	r4, [pc, #104]	; (4000d7b8 <ddr3TipCentralization+0x788>)
4000d750:	460a      	mov	r2, r1
4000d752:	9300      	str	r3, [sp, #0]
4000d754:	f04f 33ff 	mov.w	r3, #4294967295
4000d758:	9301      	str	r3, [sp, #4]
4000d75a:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d75e:	f7f6 fe07 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000d762:	6020      	str	r0, [r4, #0]
4000d764:	b360      	cbz	r0, 4000d7c0 <ddr3TipCentralization+0x790>
4000d766:	f7fe fbb1 	bl	4000becc <gtBreakOnFail>
4000d76a:	6820      	ldr	r0, [r4, #0]
4000d76c:	e029      	b.n	4000d7c2 <ddr3TipCentralization+0x792>
4000d76e:	bf00      	nop
4000d770:	40011862 	andmi	r1, r1, r2, ror #16
4000d774:	40011883 	andmi	r1, r1, r3, lsl #17
4000d778:	40020984 	andmi	r0, r2, r4, lsl #19
4000d77c:	400209d4 	ldrdmi	r0, [r2], -r4
4000d780:	40014f1c 	andmi	r4, r1, ip, lsl pc
4000d784:	400209d8 	ldrdmi	r0, [r2], -r8
4000d788:	40020945 	andmi	r0, r2, r5, asr #18
4000d78c:	4002093b 	andmi	r0, r2, fp, lsr r9
4000d790:	40020931 	andmi	r0, r2, r1, lsr r9
4000d794:	400205d8 	ldrdmi	r0, [r2], -r8
4000d798:	40020990 	mulmi	r2, r0, r9
4000d79c:	400118bb 			; <UNDEFINED> instruction: 0x400118bb
4000d7a0:	400118d0 	ldrdmi	r1, [r1], -r0
4000d7a4:	400118e8 	andmi	r1, r1, r8, ror #17
4000d7a8:	40011900 	andmi	r1, r1, r0, lsl #18
4000d7ac:	40011914 	andmi	r1, r1, r4, lsl r9
4000d7b0:	40020968 	andmi	r0, r2, r8, ror #18
4000d7b4:	fffffc00 			; <UNDEFINED> instruction: 0xfffffc00
4000d7b8:	40020868 	andmi	r0, r2, r8, ror #16
4000d7bc:	4001457d 	andmi	r4, r1, sp, ror r5
4000d7c0:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d7c2:	b02b      	add	sp, #172	; 0xac
4000d7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d7c8:	2a00      	cmp	r2, #0
4000d7ca:	f43f ae75 	beq.w	4000d4b8 <ddr3TipCentralization+0x488>
4000d7ce:	e674      	b.n	4000d4ba <ddr3TipCentralization+0x48a>
4000d7d0:	7831      	ldrb	r1, [r6, #0]
4000d7d2:	2902      	cmp	r1, #2
4000d7d4:	f63f ae8a 	bhi.w	4000d4ec <ddr3TipCentralization+0x4bc>
4000d7d8:	e680      	b.n	4000d4dc <ddr3TipCentralization+0x4ac>
4000d7da:	2101      	movs	r1, #1
4000d7dc:	910f      	str	r1, [sp, #60]	; 0x3c
4000d7de:	e796      	b.n	4000d70e <ddr3TipCentralization+0x6de>

Disassembly of section .text.ddr3TipCentralizationTx:

4000d7e0 <ddr3TipCentralizationTx>:
ddr3TipCentralizationTx():
4000d7e0:	b510      	push	{r4, lr}
4000d7e2:	2100      	movs	r1, #0
4000d7e4:	f7ff fc24 	bl	4000d030 <ddr3TipCentralization>
4000d7e8:	4c03      	ldr	r4, [pc, #12]	; (4000d7f8 <ddr3TipCentralizationTx+0x18>)
4000d7ea:	6020      	str	r0, [r4, #0]
4000d7ec:	b110      	cbz	r0, 4000d7f4 <ddr3TipCentralizationTx+0x14>
4000d7ee:	f7fe fb6d 	bl	4000becc <gtBreakOnFail>
4000d7f2:	6820      	ldr	r0, [r4, #0]
4000d7f4:	bd10      	pop	{r4, pc}
4000d7f6:	bf00      	nop
4000d7f8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipSpecialRx:

4000d7fc <ddr3TipSpecialRx>:
ddr3TipSpecialRx():
4000d7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d800:	b09f      	sub	sp, #124	; 0x7c
4000d802:	2102      	movs	r1, #2
4000d804:	2400      	movs	r4, #0
4000d806:	4606      	mov	r6, r0
4000d808:	941c      	str	r4, [sp, #112]	; 0x70
4000d80a:	f7fd fcc7 	bl	4000b19c <ddr3TipDevAttrGet>
4000d80e:	4b96      	ldr	r3, [pc, #600]	; (4000da68 <ddr3TipSpecialRx+0x26c>)
4000d810:	4a96      	ldr	r2, [pc, #600]	; (4000da6c <ddr3TipSpecialRx+0x270>)
4000d812:	681b      	ldr	r3, [r3, #0]
4000d814:	7811      	ldrb	r1, [r2, #0]
4000d816:	b2c0      	uxtb	r0, r0
4000d818:	9011      	str	r0, [sp, #68]	; 0x44
4000d81a:	2001      	movs	r0, #1
4000d81c:	fa00 f303 	lsl.w	r3, r0, r3
4000d820:	ea03 0001 	and.w	r0, r3, r1
4000d824:	4298      	cmp	r0, r3
4000d826:	f000 81b9 	beq.w	4000db9c <ddr3TipSpecialRx+0x3a0>
4000d82a:	430b      	orrs	r3, r1
4000d82c:	7013      	strb	r3, [r2, #0]
4000d82e:	4b90      	ldr	r3, [pc, #576]	; (4000da70 <ddr3TipSpecialRx+0x274>)
4000d830:	681b      	ldr	r3, [r3, #0]
4000d832:	781b      	ldrb	r3, [r3, #0]
4000d834:	07db      	lsls	r3, r3, #31
4000d836:	d51e      	bpl.n	4000d876 <ddr3TipSpecialRx+0x7a>
4000d838:	4621      	mov	r1, r4
4000d83a:	ab1b      	add	r3, sp, #108	; 0x6c
4000d83c:	4622      	mov	r2, r4
4000d83e:	9300      	str	r3, [sp, #0]
4000d840:	4630      	mov	r0, r6
4000d842:	f04f 33ff 	mov.w	r3, #4294967295
4000d846:	9301      	str	r3, [sp, #4]
4000d848:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d84c:	f7f7 f83a 	bl	400048c4 <mvHwsDdr3TipIFRead>
4000d850:	4c88      	ldr	r4, [pc, #544]	; (4000da74 <ddr3TipSpecialRx+0x278>)
4000d852:	4601      	mov	r1, r0
4000d854:	6020      	str	r0, [r4, #0]
4000d856:	b950      	cbnz	r0, 4000d86e <ddr3TipSpecialRx+0x72>
4000d858:	2308      	movs	r3, #8
4000d85a:	4630      	mov	r0, r6
4000d85c:	9300      	str	r3, [sp, #0]
4000d85e:	460a      	mov	r2, r1
4000d860:	9301      	str	r3, [sp, #4]
4000d862:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d866:	f7f6 fd83 	bl	40004370 <mvHwsDdr3TipIFWrite>
4000d86a:	6020      	str	r0, [r4, #0]
4000d86c:	b118      	cbz	r0, 4000d876 <ddr3TipSpecialRx+0x7a>
4000d86e:	f7fe fb2d 	bl	4000becc <gtBreakOnFail>
4000d872:	6820      	ldr	r0, [r4, #0]
4000d874:	e195      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000d876:	4c7e      	ldr	r4, [pc, #504]	; (4000da70 <ddr3TipSpecialRx+0x274>)
4000d878:	2200      	movs	r2, #0
4000d87a:	2101      	movs	r1, #1
4000d87c:	9200      	str	r2, [sp, #0]
4000d87e:	9201      	str	r2, [sp, #4]
4000d880:	4630      	mov	r0, r6
4000d882:	9202      	str	r2, [sp, #8]
4000d884:	f04f 0a05 	mov.w	sl, #5
4000d888:	9203      	str	r2, [sp, #12]
4000d88a:	46a3      	mov	fp, r4
4000d88c:	9104      	str	r1, [sp, #16]
4000d88e:	6823      	ldr	r3, [r4, #0]
4000d890:	781b      	ldrb	r3, [r3, #0]
4000d892:	9206      	str	r2, [sp, #24]
4000d894:	920b      	str	r2, [sp, #44]	; 0x2c
4000d896:	9305      	str	r3, [sp, #20]
4000d898:	231f      	movs	r3, #31
4000d89a:	9307      	str	r3, [sp, #28]
4000d89c:	9308      	str	r3, [sp, #32]
4000d89e:	2311      	movs	r3, #17
4000d8a0:	9309      	str	r3, [sp, #36]	; 0x24
4000d8a2:	2302      	movs	r3, #2
4000d8a4:	930a      	str	r3, [sp, #40]	; 0x28
4000d8a6:	ab1d      	add	r3, sp, #116	; 0x74
4000d8a8:	930d      	str	r3, [sp, #52]	; 0x34
4000d8aa:	460b      	mov	r3, r1
4000d8ac:	920c      	str	r2, [sp, #48]	; 0x30
4000d8ae:	f7fa fe57 	bl	40008560 <ddr3TipIpTrainingWrapper>
4000d8b2:	4b71      	ldr	r3, [pc, #452]	; (4000da78 <ddr3TipSpecialRx+0x27c>)
4000d8b4:	681d      	ldr	r5, [r3, #0]
4000d8b6:	fb0a fa05 	mul.w	sl, sl, r5
4000d8ba:	e168      	b.n	4000db8e <ddr3TipSpecialRx+0x392>
4000d8bc:	f8db 3000 	ldr.w	r3, [fp]
4000d8c0:	781b      	ldrb	r3, [r3, #0]
4000d8c2:	fa43 f305 	asr.w	r3, r3, r5
4000d8c6:	07d8      	lsls	r0, r3, #31
4000d8c8:	f140 815e 	bpl.w	4000db88 <ddr3TipSpecialRx+0x38c>
4000d8cc:	4b6b      	ldr	r3, [pc, #428]	; (4000da7c <ddr3TipSpecialRx+0x280>)
4000d8ce:	2400      	movs	r4, #0
4000d8d0:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 4000da74 <ddr3TipSpecialRx+0x278>
4000d8d4:	4453      	add	r3, sl
4000d8d6:	9313      	str	r3, [sp, #76]	; 0x4c
4000d8d8:	e152      	b.n	4000db80 <ddr3TipSpecialRx+0x384>
4000d8da:	f8db 3000 	ldr.w	r3, [fp]
4000d8de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d8e2:	fa43 f304 	asr.w	r3, r3, r4
4000d8e6:	07d9      	lsls	r1, r3, #31
4000d8e8:	f140 8149 	bpl.w	4000db7e <ddr3TipSpecialRx+0x382>
4000d8ec:	2700      	movs	r7, #0
4000d8ee:	f04f 0902 	mov.w	r9, #2
4000d8f2:	ea4f 0c87 	mov.w	ip, r7, lsl #2
4000d8f6:	a819      	add	r0, sp, #100	; 0x64
4000d8f8:	2200      	movs	r2, #0
4000d8fa:	eb00 010c 	add.w	r1, r0, ip
4000d8fe:	2380      	movs	r3, #128	; 0x80
4000d900:	9106      	str	r1, [sp, #24]
4000d902:	e88d 0088 	stmia.w	sp, {r3, r7}
4000d906:	4630      	mov	r0, r6
4000d908:	2301      	movs	r3, #1
4000d90a:	4629      	mov	r1, r5
4000d90c:	9302      	str	r3, [sp, #8]
4000d90e:	9307      	str	r3, [sp, #28]
4000d910:	4623      	mov	r3, r4
4000d912:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d916:	9203      	str	r2, [sp, #12]
4000d918:	9204      	str	r2, [sp, #16]
4000d91a:	9205      	str	r2, [sp, #20]
4000d91c:	9208      	str	r2, [sp, #32]
4000d91e:	9209      	str	r2, [sp, #36]	; 0x24
4000d920:	f7fa f9be 	bl	40007ca0 <ddr3TipReadTrainingResult>
4000d924:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d928:	f8c8 0000 	str.w	r0, [r8]
4000d92c:	2800      	cmp	r0, #0
4000d92e:	d17a      	bne.n	4000da26 <ddr3TipSpecialRx+0x22a>
4000d930:	4953      	ldr	r1, [pc, #332]	; (4000da80 <ddr3TipSpecialRx+0x284>)
4000d932:	780b      	ldrb	r3, [r1, #0]
4000d934:	2b02      	cmp	r3, #2
4000d936:	d81a      	bhi.n	4000d96e <ddr3TipSpecialRx+0x172>
4000d938:	aa1e      	add	r2, sp, #120	; 0x78
4000d93a:	4852      	ldr	r0, [pc, #328]	; (4000da84 <ddr3TipSpecialRx+0x288>)
4000d93c:	eb02 030c 	add.w	r3, r2, ip
4000d940:	2111      	movs	r1, #17
4000d942:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000d946:	681a      	ldr	r2, [r3, #0]
4000d948:	9200      	str	r2, [sp, #0]
4000d94a:	685a      	ldr	r2, [r3, #4]
4000d94c:	9201      	str	r2, [sp, #4]
4000d94e:	689a      	ldr	r2, [r3, #8]
4000d950:	9202      	str	r2, [sp, #8]
4000d952:	68da      	ldr	r2, [r3, #12]
4000d954:	9203      	str	r2, [sp, #12]
4000d956:	691a      	ldr	r2, [r3, #16]
4000d958:	9204      	str	r2, [sp, #16]
4000d95a:	695a      	ldr	r2, [r3, #20]
4000d95c:	9205      	str	r2, [sp, #20]
4000d95e:	699a      	ldr	r2, [r3, #24]
4000d960:	9206      	str	r2, [sp, #24]
4000d962:	462a      	mov	r2, r5
4000d964:	69db      	ldr	r3, [r3, #28]
4000d966:	9307      	str	r3, [sp, #28]
4000d968:	4623      	mov	r3, r4
4000d96a:	f000 fdff 	bl	4000e56c <mvPrintf>
4000d96e:	3701      	adds	r7, #1
4000d970:	f1b9 0901 	subs.w	r9, r9, #1
4000d974:	b2ff      	uxtb	r7, r7
4000d976:	d1bc      	bne.n	4000d8f2 <ddr3TipSpecialRx+0xf6>
4000d978:	9819      	ldr	r0, [sp, #100]	; 0x64
4000d97a:	464a      	mov	r2, r9
4000d97c:	991a      	ldr	r1, [sp, #104]	; 0x68
4000d97e:	464b      	mov	r3, r9
4000d980:	f850 e002 	ldr.w	lr, [r0, r2]
4000d984:	af15      	add	r7, sp, #84	; 0x54
4000d986:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
4000d98a:	f803 e007 	strb.w	lr, [r3, r7]
4000d98e:	f851 e002 	ldr.w	lr, [r1, r2]
4000d992:	3204      	adds	r2, #4
4000d994:	f803 e009 	strb.w	lr, [r3, r9]
4000d998:	3301      	adds	r3, #1
4000d99a:	2b08      	cmp	r3, #8
4000d99c:	d1f0      	bne.n	4000d980 <ddr3TipSpecialRx+0x184>
4000d99e:	2100      	movs	r1, #0
4000d9a0:	f7f9 fea6 	bl	400076f0 <ddr3TipIsPupLock>
4000d9a4:	b120      	cbz	r0, 4000d9b0 <ddr3TipSpecialRx+0x1b4>
4000d9a6:	981a      	ldr	r0, [sp, #104]	; 0x68
4000d9a8:	2100      	movs	r1, #0
4000d9aa:	f7f9 fea1 	bl	400076f0 <ddr3TipIsPupLock>
4000d9ae:	b958      	cbnz	r0, 4000d9c8 <ddr3TipSpecialRx+0x1cc>
4000d9b0:	4b33      	ldr	r3, [pc, #204]	; (4000da80 <ddr3TipSpecialRx+0x284>)
4000d9b2:	781b      	ldrb	r3, [r3, #0]
4000d9b4:	2b03      	cmp	r3, #3
4000d9b6:	f200 80f3 	bhi.w	4000dba0 <ddr3TipSpecialRx+0x3a4>
4000d9ba:	4833      	ldr	r0, [pc, #204]	; (4000da88 <ddr3TipSpecialRx+0x28c>)
4000d9bc:	2111      	movs	r1, #17
4000d9be:	462a      	mov	r2, r5
4000d9c0:	4623      	mov	r3, r4
4000d9c2:	f000 fdd3 	bl	4000e56c <mvPrintf>
4000d9c6:	e0eb      	b.n	4000dba0 <ddr3TipSpecialRx+0x3a4>
4000d9c8:	4648      	mov	r0, r9
4000d9ca:	f7f9 fea2 	bl	40007712 <ddr3TipGetBufMin>
4000d9ce:	900f      	str	r0, [sp, #60]	; 0x3c
4000d9d0:	4638      	mov	r0, r7
4000d9d2:	f7f9 fea9 	bl	40007728 <ddr3TipGetBufMax>
4000d9d6:	2801      	cmp	r0, #1
4000d9d8:	9010      	str	r0, [sp, #64]	; 0x40
4000d9da:	d865      	bhi.n	4000daa8 <ddr3TipSpecialRx+0x2ac>
4000d9dc:	f8df 9088 	ldr.w	r9, [pc, #136]	; 4000da68 <ddr3TipSpecialRx+0x26c>
4000d9e0:	eb04 030a 	add.w	r3, r4, sl
4000d9e4:	2700      	movs	r7, #0
4000d9e6:	015b      	lsls	r3, r3, #5
4000d9e8:	9312      	str	r3, [sp, #72]	; 0x48
4000d9ea:	4b28      	ldr	r3, [pc, #160]	; (4000da8c <ddr3TipSpecialRx+0x290>)
4000d9ec:	2100      	movs	r1, #0
4000d9ee:	9812      	ldr	r0, [sp, #72]	; 0x48
4000d9f0:	681a      	ldr	r2, [r3, #0]
4000d9f2:	19c3      	adds	r3, r0, r7
4000d9f4:	4630      	mov	r0, r6
4000d9f6:	f852 c003 	ldr.w	ip, [r2, r3]
4000d9fa:	aa1c      	add	r2, sp, #112	; 0x70
4000d9fc:	9100      	str	r1, [sp, #0]
4000d9fe:	4629      	mov	r1, r5
4000da00:	f8d9 3000 	ldr.w	r3, [r9]
4000da04:	9202      	str	r2, [sp, #8]
4000da06:	2200      	movs	r2, #0
4000da08:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000da0c:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
4000da10:	3350      	adds	r3, #80	; 0x50
4000da12:	9301      	str	r3, [sp, #4]
4000da14:	4623      	mov	r3, r4
4000da16:	f7f7 f861 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000da1a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000da1e:	4601      	mov	r1, r0
4000da20:	f8c8 0000 	str.w	r0, [r8]
4000da24:	b120      	cbz	r0, 4000da30 <ddr3TipSpecialRx+0x234>
4000da26:	f7fe fa51 	bl	4000becc <gtBreakOnFail>
4000da2a:	4b12      	ldr	r3, [pc, #72]	; (4000da74 <ddr3TipSpecialRx+0x278>)
4000da2c:	6818      	ldr	r0, [r3, #0]
4000da2e:	e0b8      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000da30:	9001      	str	r0, [sp, #4]
4000da32:	4630      	mov	r0, r6
4000da34:	9400      	str	r4, [sp, #0]
4000da36:	f8d9 2000 	ldr.w	r2, [r9]
4000da3a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000da3c:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
4000da40:	330a      	adds	r3, #10
4000da42:	2b1f      	cmp	r3, #31
4000da44:	bf28      	it	cs
4000da46:	231f      	movcs	r3, #31
4000da48:	3250      	adds	r2, #80	; 0x50
4000da4a:	931c      	str	r3, [sp, #112]	; 0x70
4000da4c:	9202      	str	r2, [sp, #8]
4000da4e:	462a      	mov	r2, r5
4000da50:	9303      	str	r3, [sp, #12]
4000da52:	460b      	mov	r3, r1
4000da54:	f7f7 f8c8 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000da58:	f8c8 0000 	str.w	r0, [r8]
4000da5c:	b1c0      	cbz	r0, 4000da90 <ddr3TipSpecialRx+0x294>
4000da5e:	f7fe fa35 	bl	4000becc <gtBreakOnFail>
4000da62:	4904      	ldr	r1, [pc, #16]	; (4000da74 <ddr3TipSpecialRx+0x278>)
4000da64:	6808      	ldr	r0, [r1, #0]
4000da66:	e09c      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000da68:	40020968 	andmi	r0, r2, r8, ror #18
4000da6c:	400209d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000da70:	400205d8 	ldrdmi	r0, [r2], -r8
4000da74:	40020868 	andmi	r0, r2, r8, ror #16
4000da78:	400209d8 	ldrdmi	r0, [r2], -r8
4000da7c:	4002082f 	andmi	r0, r2, pc, lsr #16
4000da80:	4001457d 	andmi	r4, r1, sp, ror r5
4000da84:	40011927 	andmi	r1, r1, r7, lsr #18
4000da88:	40011973 	andmi	r1, r1, r3, ror r9
4000da8c:	40020960 	andmi	r0, r2, r0, ror #18
4000da90:	3704      	adds	r7, #4
4000da92:	2f20      	cmp	r7, #32
4000da94:	d1a9      	bne.n	4000d9ea <ddr3TipSpecialRx+0x1ee>
4000da96:	4b44      	ldr	r3, [pc, #272]	; (4000dba8 <ddr3TipSpecialRx+0x3ac>)
4000da98:	781b      	ldrb	r3, [r3, #0]
4000da9a:	2b02      	cmp	r3, #2
4000da9c:	d804      	bhi.n	4000daa8 <ddr3TipSpecialRx+0x2ac>
4000da9e:	4843      	ldr	r0, [pc, #268]	; (4000dbac <ddr3TipSpecialRx+0x3b0>)
4000daa0:	4629      	mov	r1, r5
4000daa2:	4622      	mov	r2, r4
4000daa4:	f000 fd62 	bl	4000e56c <mvPrintf>
4000daa8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000daaa:	2a1e      	cmp	r2, #30
4000daac:	d957      	bls.n	4000db5e <ddr3TipSpecialRx+0x362>
4000daae:	4f40      	ldr	r7, [pc, #256]	; (4000dbb0 <ddr3TipSpecialRx+0x3b4>)
4000dab0:	2200      	movs	r2, #0
4000dab2:	9200      	str	r2, [sp, #0]
4000dab4:	4629      	mov	r1, r5
4000dab6:	4630      	mov	r0, r6
4000dab8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4000dbc0 <ddr3TipSpecialRx+0x3c4>
4000dabc:	683b      	ldr	r3, [r7, #0]
4000dabe:	011b      	lsls	r3, r3, #4
4000dac0:	3354      	adds	r3, #84	; 0x54
4000dac2:	9301      	str	r3, [sp, #4]
4000dac4:	ab1c      	add	r3, sp, #112	; 0x70
4000dac6:	9302      	str	r3, [sp, #8]
4000dac8:	4623      	mov	r3, r4
4000daca:	f7f7 f807 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000dace:	4601      	mov	r1, r0
4000dad0:	f8c8 0000 	str.w	r0, [r8]
4000dad4:	2800      	cmp	r0, #0
4000dad6:	d134      	bne.n	4000db42 <ddr3TipSpecialRx+0x346>
4000dad8:	9001      	str	r0, [sp, #4]
4000dada:	4630      	mov	r0, r6
4000dadc:	9400      	str	r4, [sp, #0]
4000dade:	683a      	ldr	r2, [r7, #0]
4000dae0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000dae2:	0112      	lsls	r2, r2, #4
4000dae4:	330a      	adds	r3, #10
4000dae6:	3254      	adds	r2, #84	; 0x54
4000dae8:	931c      	str	r3, [sp, #112]	; 0x70
4000daea:	9202      	str	r2, [sp, #8]
4000daec:	462a      	mov	r2, r5
4000daee:	9303      	str	r3, [sp, #12]
4000daf0:	460b      	mov	r3, r1
4000daf2:	f7f7 f879 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000daf6:	4602      	mov	r2, r0
4000daf8:	f8c8 0000 	str.w	r0, [r8]
4000dafc:	bb08      	cbnz	r0, 4000db42 <ddr3TipSpecialRx+0x346>
4000dafe:	9000      	str	r0, [sp, #0]
4000db00:	4629      	mov	r1, r5
4000db02:	683b      	ldr	r3, [r7, #0]
4000db04:	a81c      	add	r0, sp, #112	; 0x70
4000db06:	9002      	str	r0, [sp, #8]
4000db08:	4630      	mov	r0, r6
4000db0a:	011b      	lsls	r3, r3, #4
4000db0c:	3355      	adds	r3, #85	; 0x55
4000db0e:	9301      	str	r3, [sp, #4]
4000db10:	4623      	mov	r3, r4
4000db12:	f7f6 ffe3 	bl	40004adc <mvHwsDdr3TipBUSRead>
4000db16:	4601      	mov	r1, r0
4000db18:	f8c8 0000 	str.w	r0, [r8]
4000db1c:	b988      	cbnz	r0, 4000db42 <ddr3TipSpecialRx+0x346>
4000db1e:	9001      	str	r0, [sp, #4]
4000db20:	4630      	mov	r0, r6
4000db22:	9400      	str	r4, [sp, #0]
4000db24:	683a      	ldr	r2, [r7, #0]
4000db26:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000db28:	0112      	lsls	r2, r2, #4
4000db2a:	330a      	adds	r3, #10
4000db2c:	3255      	adds	r2, #85	; 0x55
4000db2e:	931c      	str	r3, [sp, #112]	; 0x70
4000db30:	9202      	str	r2, [sp, #8]
4000db32:	462a      	mov	r2, r5
4000db34:	9303      	str	r3, [sp, #12]
4000db36:	460b      	mov	r3, r1
4000db38:	f7f7 f856 	bl	40004be8 <mvHwsDdr3TipBUSWrite>
4000db3c:	f8c8 0000 	str.w	r0, [r8]
4000db40:	b120      	cbz	r0, 4000db4c <ddr3TipSpecialRx+0x350>
4000db42:	f7fe f9c3 	bl	4000becc <gtBreakOnFail>
4000db46:	f8d9 0000 	ldr.w	r0, [r9]
4000db4a:	e02a      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000db4c:	4b16      	ldr	r3, [pc, #88]	; (4000dba8 <ddr3TipSpecialRx+0x3ac>)
4000db4e:	781b      	ldrb	r3, [r3, #0]
4000db50:	2b02      	cmp	r3, #2
4000db52:	d804      	bhi.n	4000db5e <ddr3TipSpecialRx+0x362>
4000db54:	4817      	ldr	r0, [pc, #92]	; (4000dbb4 <ddr3TipSpecialRx+0x3b8>)
4000db56:	4629      	mov	r1, r5
4000db58:	4622      	mov	r2, r4
4000db5a:	f000 fd07 	bl	4000e56c <mvPrintf>
4000db5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000db60:	9a10      	ldr	r2, [sp, #64]	; 0x40
4000db62:	1c4b      	adds	r3, r1, #1
4000db64:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000db66:	1a9b      	subs	r3, r3, r2
4000db68:	4a0f      	ldr	r2, [pc, #60]	; (4000dba8 <ddr3TipSpecialRx+0x3ac>)
4000db6a:	b2db      	uxtb	r3, r3
4000db6c:	5503      	strb	r3, [r0, r4]
4000db6e:	7812      	ldrb	r2, [r2, #0]
4000db70:	2a02      	cmp	r2, #2
4000db72:	d804      	bhi.n	4000db7e <ddr3TipSpecialRx+0x382>
4000db74:	4810      	ldr	r0, [pc, #64]	; (4000dbb8 <ddr3TipSpecialRx+0x3bc>)
4000db76:	4629      	mov	r1, r5
4000db78:	4622      	mov	r2, r4
4000db7a:	f000 fcf7 	bl	4000e56c <mvPrintf>
4000db7e:	3401      	adds	r4, #1
4000db80:	9911      	ldr	r1, [sp, #68]	; 0x44
4000db82:	428c      	cmp	r4, r1
4000db84:	f67f aea9 	bls.w	4000d8da <ddr3TipSpecialRx+0xde>
4000db88:	3501      	adds	r5, #1
4000db8a:	f10a 0a05 	add.w	sl, sl, #5
4000db8e:	4a0b      	ldr	r2, [pc, #44]	; (4000dbbc <ddr3TipSpecialRx+0x3c0>)
4000db90:	6813      	ldr	r3, [r2, #0]
4000db92:	429d      	cmp	r5, r3
4000db94:	f67f ae92 	bls.w	4000d8bc <ddr3TipSpecialRx+0xc0>
4000db98:	2000      	movs	r0, #0
4000db9a:	e002      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000db9c:	4620      	mov	r0, r4
4000db9e:	e000      	b.n	4000dba2 <ddr3TipSpecialRx+0x3a6>
4000dba0:	2001      	movs	r0, #1
4000dba2:	b01f      	add	sp, #124	; 0x7c
4000dba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000dba8:	4001457d 	andmi	r4, r1, sp, ror r5
4000dbac:	400119a1 	andmi	r1, r1, r1, lsr #19
4000dbb0:	40020968 	andmi	r0, r2, r8, ror #18
4000dbb4:	400119da 	ldrdmi	r1, [r1], -sl
4000dbb8:	40011a14 	andmi	r1, r1, r4, lsl sl
4000dbbc:	400209d4 	ldrdmi	r0, [r2], -r4
4000dbc0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipCentralizationRx:

4000dbc4 <ddr3TipCentralizationRx>:
ddr3TipCentralizationRx():
4000dbc4:	b538      	push	{r3, r4, r5, lr}
4000dbc6:	4605      	mov	r5, r0
4000dbc8:	f7ff fe18 	bl	4000d7fc <ddr3TipSpecialRx>
4000dbcc:	4c08      	ldr	r4, [pc, #32]	; (4000dbf0 <ddr3TipCentralizationRx+0x2c>)
4000dbce:	6020      	str	r0, [r4, #0]
4000dbd0:	b118      	cbz	r0, 4000dbda <ddr3TipCentralizationRx+0x16>
4000dbd2:	f7fe f97b 	bl	4000becc <gtBreakOnFail>
4000dbd6:	6820      	ldr	r0, [r4, #0]
4000dbd8:	bd38      	pop	{r3, r4, r5, pc}
4000dbda:	4628      	mov	r0, r5
4000dbdc:	2101      	movs	r1, #1
4000dbde:	f7ff fa27 	bl	4000d030 <ddr3TipCentralization>
4000dbe2:	6020      	str	r0, [r4, #0]
4000dbe4:	b110      	cbz	r0, 4000dbec <ddr3TipCentralizationRx+0x28>
4000dbe6:	f7fe f971 	bl	4000becc <gtBreakOnFail>
4000dbea:	6820      	ldr	r0, [r4, #0]
4000dbec:	bd38      	pop	{r3, r4, r5, pc}
4000dbee:	bf00      	nop
4000dbf0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.suspendWakeup:

4000dbf4 <suspendWakeup>:
suspendWakeup():
4000dbf4:	b510      	push	{r4, lr}
4000dbf6:	f000 fe4d 	bl	4000e894 <mvSysEnvSuspendWakeupCheck>
4000dbfa:	b1e0      	cbz	r0, 4000dc36 <suspendWakeup+0x42>
4000dbfc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
4000dc00:	2100      	movs	r1, #0
4000dc02:	681a      	ldr	r2, [r3, #0]
4000dc04:	6019      	str	r1, [r3, #0]
4000dc06:	4b0d      	ldr	r3, [pc, #52]	; (4000dc3c <suspendWakeup+0x48>)
4000dc08:	429a      	cmp	r2, r3
4000dc0a:	d003      	beq.n	4000dc14 <suspendWakeup+0x20>
4000dc0c:	480c      	ldr	r0, [pc, #48]	; (4000dc40 <suspendWakeup+0x4c>)
4000dc0e:	f7f2 ffb5 	bl	40000b7c <putstring>
4000dc12:	e010      	b.n	4000dc36 <suspendWakeup+0x42>
4000dc14:	480b      	ldr	r0, [pc, #44]	; (4000dc44 <suspendWakeup+0x50>)
4000dc16:	f7f2 ffb1 	bl	40000b7c <putstring>
4000dc1a:	f243 0304 	movw	r3, #12292	; 0x3004
4000dc1e:	681c      	ldr	r4, [r3, #0]
4000dc20:	e001      	b.n	4000dc26 <suspendWakeup+0x32>
4000dc22:	6819      	ldr	r1, [r3, #0]
4000dc24:	6011      	str	r1, [r2, #0]
4000dc26:	685a      	ldr	r2, [r3, #4]
4000dc28:	3308      	adds	r3, #8
4000dc2a:	1c51      	adds	r1, r2, #1
4000dc2c:	d1f9      	bne.n	4000dc22 <suspendWakeup+0x2e>
4000dc2e:	4806      	ldr	r0, [pc, #24]	; (4000dc48 <suspendWakeup+0x54>)
4000dc30:	f7f2 ffa4 	bl	40000b7c <putstring>
4000dc34:	47a0      	blx	r4
4000dc36:	2000      	movs	r0, #0
4000dc38:	bd10      	pop	{r4, pc}
4000dc3a:	bf00      	nop
4000dc3c:	deadb002 	cdple	0, 10, cr11, cr13, cr2, {0}
4000dc40:	40011a99 	mulmi	r1, r9, sl
4000dc44:	40011ac1 	andmi	r1, r1, r1, asr #21
4000dc48:	40011ae5 	andmi	r1, r1, r5, ror #21

Disassembly of section .text.twsiMainIntGet:

4000dc4c <twsiMainIntGet>:
twsiMainIntGet():
4000dc4c:	4b05      	ldr	r3, [pc, #20]	; (4000dc64 <twsiMainIntGet+0x18>)
4000dc4e:	2201      	movs	r2, #1
4000dc50:	3002      	adds	r0, #2
4000dc52:	fa02 f000 	lsl.w	r0, r2, r0
4000dc56:	681b      	ldr	r3, [r3, #0]
4000dc58:	4218      	tst	r0, r3
4000dc5a:	bf0c      	ite	eq
4000dc5c:	2000      	moveq	r0, #0
4000dc5e:	2001      	movne	r0, #1
4000dc60:	4770      	bx	lr
4000dc62:	bf00      	nop
4000dc64:	d0021884 	andle	r1, r2, r4, lsl #17

Disassembly of section .text.twsiStsGet:

4000dc68 <twsiStsGet>:
twsiStsGet():
4000dc68:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000dc6c:	021b      	lsls	r3, r3, #8
4000dc6e:	330c      	adds	r3, #12
4000dc70:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000dc74:	6818      	ldr	r0, [r3, #0]
4000dc76:	4770      	bx	lr

Disassembly of section .text.mvTwsiDelay:

4000dc78 <mvTwsiDelay>:
mvTwsiDelay():
4000dc78:	b510      	push	{r4, lr}
4000dc7a:	4604      	mov	r4, r0
4000dc7c:	f000 fd68 	bl	4000e750 <mvBoardTclkGet>
4000dc80:	4b0d      	ldr	r3, [pc, #52]	; (4000dcb8 <mvTwsiDelay+0x40>)
4000dc82:	4298      	cmp	r0, r3
4000dc84:	d005      	beq.n	4000dc92 <mvTwsiDelay+0x1a>
4000dc86:	4b0d      	ldr	r3, [pc, #52]	; (4000dcbc <mvTwsiDelay+0x44>)
4000dc88:	4298      	cmp	r0, r3
4000dc8a:	bf14      	ite	ne
4000dc8c:	20fa      	movne	r0, #250	; 0xfa
4000dc8e:	20a0      	moveq	r0, #160	; 0xa0
4000dc90:	e000      	b.n	4000dc94 <mvTwsiDelay+0x1c>
4000dc92:	20c8      	movs	r0, #200	; 0xc8
4000dc94:	4b0a      	ldr	r3, [pc, #40]	; (4000dcc0 <mvTwsiDelay+0x48>)
4000dc96:	2200      	movs	r2, #0
4000dc98:	601a      	str	r2, [r3, #0]
4000dc9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000dc9e:	4354      	muls	r4, r2
4000dca0:	4a08      	ldr	r2, [pc, #32]	; (4000dcc4 <mvTwsiDelay+0x4c>)
4000dca2:	4360      	muls	r0, r4
4000dca4:	6010      	str	r0, [r2, #0]
4000dca6:	6819      	ldr	r1, [r3, #0]
4000dca8:	f041 0101 	orr.w	r1, r1, #1
4000dcac:	6019      	str	r1, [r3, #0]
4000dcae:	6813      	ldr	r3, [r2, #0]
4000dcb0:	2b00      	cmp	r3, #0
4000dcb2:	d1fc      	bne.n	4000dcae <mvTwsiDelay+0x36>
4000dcb4:	bd10      	pop	{r4, pc}
4000dcb6:	bf00      	nop
4000dcb8:	0bebc200 	bleq	3fafe4c0 <MV_CPU_LE+0x3fafe4bf>
4000dcbc:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
4000dcc0:	d0020300 	andle	r0, r2, r0, lsl #6
4000dcc4:	d0020314 	andle	r0, r2, r4, lsl r3

Disassembly of section .text.twsiIntFlgClr:

4000dcc8 <twsiIntFlgClr>:
twsiIntFlgClr():
4000dcc8:	b510      	push	{r4, lr}
4000dcca:	4604      	mov	r4, r0
4000dccc:	2001      	movs	r0, #1
4000dcce:	f504 7488 	add.w	r4, r4, #272	; 0x110
4000dcd2:	f7ff ffd1 	bl	4000dc78 <mvTwsiDelay>
4000dcd6:	2001      	movs	r0, #1
4000dcd8:	0224      	lsls	r4, r4, #8
4000dcda:	3408      	adds	r4, #8
4000dcdc:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000dce0:	6823      	ldr	r3, [r4, #0]
4000dce2:	f023 0308 	bic.w	r3, r3, #8
4000dce6:	6023      	str	r3, [r4, #0]
4000dce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000dcec:	f7ff bfc4 	b.w	4000dc78 <mvTwsiDelay>

Disassembly of section .text.twsiDataTransmit:

4000dcf0 <twsiDataTransmit>:
twsiDataTransmit():
4000dcf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000dcf4:	1e0f      	subs	r7, r1, #0
4000dcf6:	4604      	mov	r4, r0
4000dcf8:	4615      	mov	r5, r2
4000dcfa:	d040      	beq.n	4000dd7e <twsiDataTransmit+0x8e>
4000dcfc:	2600      	movs	r6, #0
4000dcfe:	f240 5801 	movw	r8, #1281	; 0x501
4000dd02:	4620      	mov	r0, r4
4000dd04:	f7ff ffa2 	bl	4000dc4c <twsiMainIntGet>
4000dd08:	b120      	cbz	r0, 4000dd14 <twsiDataTransmit+0x24>
4000dd0a:	f240 48ff 	movw	r8, #1279	; 0x4ff
4000dd0e:	4546      	cmp	r6, r8
4000dd10:	d904      	bls.n	4000dd1c <twsiDataTransmit+0x2c>
4000dd12:	e037      	b.n	4000dd84 <twsiDataTransmit+0x94>
4000dd14:	3601      	adds	r6, #1
4000dd16:	4546      	cmp	r6, r8
4000dd18:	d1f3      	bne.n	4000dd02 <twsiDataTransmit+0x12>
4000dd1a:	e027      	b.n	4000dd6c <twsiDataTransmit+0x7c>
4000dd1c:	f504 7a88 	add.w	sl, r4, #272	; 0x110
4000dd20:	f240 5901 	movw	r9, #1281	; 0x501
4000dd24:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
4000dd28:	f10a 0a04 	add.w	sl, sl, #4
4000dd2c:	f04a 4a50 	orr.w	sl, sl, #3489660928	; 0xd0000000
4000dd30:	e017      	b.n	4000dd62 <twsiDataTransmit+0x72>
4000dd32:	f817 3b01 	ldrb.w	r3, [r7], #1
4000dd36:	4620      	mov	r0, r4
4000dd38:	3d01      	subs	r5, #1
4000dd3a:	2600      	movs	r6, #0
4000dd3c:	f8ca 3000 	str.w	r3, [sl]
4000dd40:	f7ff ffc2 	bl	4000dcc8 <twsiIntFlgClr>
4000dd44:	4620      	mov	r0, r4
4000dd46:	f7ff ff81 	bl	4000dc4c <twsiMainIntGet>
4000dd4a:	b110      	cbz	r0, 4000dd52 <twsiDataTransmit+0x62>
4000dd4c:	4546      	cmp	r6, r8
4000dd4e:	d91c      	bls.n	4000dd8a <twsiDataTransmit+0x9a>
4000dd50:	e00c      	b.n	4000dd6c <twsiDataTransmit+0x7c>
4000dd52:	3601      	adds	r6, #1
4000dd54:	454e      	cmp	r6, r9
4000dd56:	d1f5      	bne.n	4000dd44 <twsiDataTransmit+0x54>
4000dd58:	e008      	b.n	4000dd6c <twsiDataTransmit+0x7c>
4000dd5a:	2878      	cmp	r0, #120	; 0x78
4000dd5c:	d00c      	beq.n	4000dd78 <twsiDataTransmit+0x88>
4000dd5e:	2828      	cmp	r0, #40	; 0x28
4000dd60:	d107      	bne.n	4000dd72 <twsiDataTransmit+0x82>
4000dd62:	2d00      	cmp	r5, #0
4000dd64:	d1e5      	bne.n	4000dd32 <twsiDataTransmit+0x42>
4000dd66:	4628      	mov	r0, r5
4000dd68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd6c:	200e      	movs	r0, #14
4000dd6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd72:	2001      	movs	r0, #1
4000dd74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd78:	2026      	movs	r0, #38	; 0x26
4000dd7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd7e:	2004      	movs	r0, #4
4000dd80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd84:	200e      	movs	r0, #14
4000dd86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dd8a:	4620      	mov	r0, r4
4000dd8c:	f7ff ff6c 	bl	4000dc68 <twsiStsGet>
4000dd90:	2838      	cmp	r0, #56	; 0x38
4000dd92:	d1e2      	bne.n	4000dd5a <twsiDataTransmit+0x6a>
4000dd94:	e7f0      	b.n	4000dd78 <twsiDataTransmit+0x88>

Disassembly of section .text.mvTwsiStartBitSet:

4000dd96 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
4000dd96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000dd98:	4604      	mov	r4, r0
4000dd9a:	f7ff ff57 	bl	4000dc4c <twsiMainIntGet>
4000dd9e:	f504 7688 	add.w	r6, r4, #272	; 0x110
4000dda2:	0236      	lsls	r6, r6, #8
4000dda4:	3608      	adds	r6, #8
4000dda6:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000ddaa:	6833      	ldr	r3, [r6, #0]
4000ddac:	f043 0320 	orr.w	r3, r3, #32
4000ddb0:	6033      	str	r3, [r6, #0]
4000ddb2:	b110      	cbz	r0, 4000ddba <mvTwsiStartBitSet+0x24>
4000ddb4:	4620      	mov	r0, r4
4000ddb6:	f7ff ff87 	bl	4000dcc8 <twsiIntFlgClr>
4000ddba:	2500      	movs	r5, #0
4000ddbc:	f240 5701 	movw	r7, #1281	; 0x501
4000ddc0:	4620      	mov	r0, r4
4000ddc2:	f7ff ff43 	bl	4000dc4c <twsiMainIntGet>
4000ddc6:	b118      	cbz	r0, 4000ddd0 <mvTwsiStartBitSet+0x3a>
4000ddc8:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
4000ddcc:	d31a      	bcc.n	4000de04 <mvTwsiStartBitSet+0x6e>
4000ddce:	e017      	b.n	4000de00 <mvTwsiStartBitSet+0x6a>
4000ddd0:	3501      	adds	r5, #1
4000ddd2:	42bd      	cmp	r5, r7
4000ddd4:	d1f4      	bne.n	4000ddc0 <mvTwsiStartBitSet+0x2a>
4000ddd6:	200e      	movs	r0, #14
4000ddd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000ddda:	4620      	mov	r0, r4
4000dddc:	f7ff ff44 	bl	4000dc68 <twsiStsGet>
4000dde0:	2838      	cmp	r0, #56	; 0x38
4000dde2:	d007      	beq.n	4000ddf4 <mvTwsiStartBitSet+0x5e>
4000dde4:	2878      	cmp	r0, #120	; 0x78
4000dde6:	d005      	beq.n	4000ddf4 <mvTwsiStartBitSet+0x5e>
4000dde8:	2808      	cmp	r0, #8
4000ddea:	d005      	beq.n	4000ddf8 <mvTwsiStartBitSet+0x62>
4000ddec:	3810      	subs	r0, #16
4000ddee:	bf18      	it	ne
4000ddf0:	2001      	movne	r0, #1
4000ddf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000ddf4:	2026      	movs	r0, #38	; 0x26
4000ddf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000ddf8:	4628      	mov	r0, r5
4000ddfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000ddfc:	2001      	movs	r0, #1
4000ddfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000de00:	200e      	movs	r0, #14
4000de02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000de04:	6835      	ldr	r5, [r6, #0]
4000de06:	f015 0520 	ands.w	r5, r5, #32
4000de0a:	d1f7      	bne.n	4000ddfc <mvTwsiStartBitSet+0x66>
4000de0c:	e7e5      	b.n	4000ddda <mvTwsiStartBitSet+0x44>

Disassembly of section .text.mvTwsiStopBitSet:

4000de0e <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
4000de0e:	b538      	push	{r3, r4, r5, lr}
4000de10:	f500 7488 	add.w	r4, r0, #272	; 0x110
4000de14:	4605      	mov	r5, r0
4000de16:	0224      	lsls	r4, r4, #8
4000de18:	3408      	adds	r4, #8
4000de1a:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000de1e:	6823      	ldr	r3, [r4, #0]
4000de20:	f043 0310 	orr.w	r3, r3, #16
4000de24:	6023      	str	r3, [r4, #0]
4000de26:	f7ff ff4f 	bl	4000dcc8 <twsiIntFlgClr>
4000de2a:	2300      	movs	r3, #0
4000de2c:	f240 5201 	movw	r2, #1281	; 0x501
4000de30:	6821      	ldr	r1, [r4, #0]
4000de32:	06c9      	lsls	r1, r1, #27
4000de34:	d403      	bmi.n	4000de3e <mvTwsiStopBitSet+0x30>
4000de36:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
4000de3a:	d316      	bcc.n	4000de6a <mvTwsiStopBitSet+0x5c>
4000de3c:	e013      	b.n	4000de66 <mvTwsiStopBitSet+0x58>
4000de3e:	3301      	adds	r3, #1
4000de40:	4293      	cmp	r3, r2
4000de42:	d1f5      	bne.n	4000de30 <mvTwsiStopBitSet+0x22>
4000de44:	200e      	movs	r0, #14
4000de46:	bd38      	pop	{r3, r4, r5, pc}
4000de48:	4628      	mov	r0, r5
4000de4a:	f7ff ff0d 	bl	4000dc68 <twsiStsGet>
4000de4e:	2838      	cmp	r0, #56	; 0x38
4000de50:	d005      	beq.n	4000de5e <mvTwsiStopBitSet+0x50>
4000de52:	2878      	cmp	r0, #120	; 0x78
4000de54:	d003      	beq.n	4000de5e <mvTwsiStopBitSet+0x50>
4000de56:	38f8      	subs	r0, #248	; 0xf8
4000de58:	bf18      	it	ne
4000de5a:	2001      	movne	r0, #1
4000de5c:	bd38      	pop	{r3, r4, r5, pc}
4000de5e:	2026      	movs	r0, #38	; 0x26
4000de60:	bd38      	pop	{r3, r4, r5, pc}
4000de62:	2001      	movs	r0, #1
4000de64:	bd38      	pop	{r3, r4, r5, pc}
4000de66:	200e      	movs	r0, #14
4000de68:	bd38      	pop	{r3, r4, r5, pc}
4000de6a:	6823      	ldr	r3, [r4, #0]
4000de6c:	06db      	lsls	r3, r3, #27
4000de6e:	d4f8      	bmi.n	4000de62 <mvTwsiStopBitSet+0x54>
4000de70:	e7ea      	b.n	4000de48 <mvTwsiStopBitSet+0x3a>

Disassembly of section .text.mvTwsiInit:

4000de72 <mvTwsiInit>:
mvTwsiInit():
4000de72:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000de76:	2400      	movs	r4, #0
4000de78:	b087      	sub	sp, #28
4000de7a:	461d      	mov	r5, r3
4000de7c:	46a0      	mov	r8, r4
4000de7e:	f04f 39ff 	mov.w	r9, #4294967295
4000de82:	9205      	str	r2, [sp, #20]
4000de84:	468a      	mov	sl, r1
4000de86:	9004      	str	r0, [sp, #16]
4000de88:	2202      	movs	r2, #2
4000de8a:	9403      	str	r4, [sp, #12]
4000de8c:	9402      	str	r4, [sp, #8]
4000de8e:	e01d      	b.n	4000decc <mvTwsiInit+0x5a>
4000de90:	461e      	mov	r6, r3
4000de92:	9805      	ldr	r0, [sp, #20]
4000de94:	4639      	mov	r1, r7
4000de96:	1c73      	adds	r3, r6, #1
4000de98:	e88d 000c 	stmia.w	sp, {r2, r3}
4000de9c:	f7f2 e906 	blx	400000ac <__aeabi_uidiv>
4000dea0:	e89d 000c 	ldmia.w	sp, {r2, r3}
4000dea4:	4550      	cmp	r0, sl
4000dea6:	d80a      	bhi.n	4000debe <mvTwsiInit+0x4c>
4000dea8:	ebc0 010a 	rsb	r1, r0, sl
4000deac:	2900      	cmp	r1, #0
4000deae:	bfb8      	it	lt
4000deb0:	4249      	neglt	r1, r1
4000deb2:	4549      	cmp	r1, r9
4000deb4:	d203      	bcs.n	4000debe <mvTwsiInit+0x4c>
4000deb6:	46b0      	mov	r8, r6
4000deb8:	4689      	mov	r9, r1
4000deba:	9403      	str	r4, [sp, #12]
4000debc:	9002      	str	r0, [sp, #8]
4000debe:	2b10      	cmp	r3, #16
4000dec0:	442f      	add	r7, r5
4000dec2:	d1e5      	bne.n	4000de90 <mvTwsiInit+0x1e>
4000dec4:	3401      	adds	r4, #1
4000dec6:	465d      	mov	r5, fp
4000dec8:	2c08      	cmp	r4, #8
4000deca:	d008      	beq.n	4000dede <mvTwsiInit+0x6c>
4000decc:	fa02 f304 	lsl.w	r3, r2, r4
4000ded0:	210a      	movs	r1, #10
4000ded2:	46ab      	mov	fp, r5
4000ded4:	434b      	muls	r3, r1
4000ded6:	2600      	movs	r6, #0
4000ded8:	461f      	mov	r7, r3
4000deda:	461d      	mov	r5, r3
4000dedc:	e7d9      	b.n	4000de92 <mvTwsiInit+0x20>
4000dede:	9a04      	ldr	r2, [sp, #16]
4000dee0:	2600      	movs	r6, #0
4000dee2:	2002      	movs	r0, #2
4000dee4:	f502 7488 	add.w	r4, r2, #272	; 0x110
4000dee8:	0224      	lsls	r4, r4, #8
4000deea:	f104 031c 	add.w	r3, r4, #28
4000deee:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000def2:	601e      	str	r6, [r3, #0]
4000def4:	f7ff fec0 	bl	4000dc78 <mvTwsiDelay>
4000def8:	9b03      	ldr	r3, [sp, #12]
4000defa:	ea43 02c8 	orr.w	r2, r3, r8, lsl #3
4000defe:	f104 030c 	add.w	r3, r4, #12
4000df02:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000df06:	601a      	str	r2, [r3, #0]
4000df08:	f104 0308 	add.w	r3, r4, #8
4000df0c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000df10:	2244      	movs	r2, #68	; 0x44
4000df12:	601a      	str	r2, [r3, #0]
4000df14:	792a      	ldrb	r2, [r5, #4]
4000df16:	2a01      	cmp	r2, #1
4000df18:	d10f      	bne.n	4000df3a <mvTwsiInit+0xc8>
4000df1a:	6829      	ldr	r1, [r5, #0]
4000df1c:	9810      	ldr	r0, [sp, #64]	; 0x40
4000df1e:	f401 7140 	and.w	r1, r1, #768	; 0x300
4000df22:	09c9      	lsrs	r1, r1, #7
4000df24:	f041 02f0 	orr.w	r2, r1, #240	; 0xf0
4000df28:	b108      	cbz	r0, 4000df2e <mvTwsiInit+0xbc>
4000df2a:	f041 02f1 	orr.w	r2, r1, #241	; 0xf1
4000df2e:	f044 4150 	orr.w	r1, r4, #3489660928	; 0xd0000000
4000df32:	3410      	adds	r4, #16
4000df34:	600a      	str	r2, [r1, #0]
4000df36:	782a      	ldrb	r2, [r5, #0]
4000df38:	e008      	b.n	4000df4c <mvTwsiInit+0xda>
4000df3a:	f104 0210 	add.w	r2, r4, #16
4000df3e:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000df42:	6016      	str	r6, [r2, #0]
4000df44:	682a      	ldr	r2, [r5, #0]
4000df46:	0052      	lsls	r2, r2, #1
4000df48:	f402 72ff 	and.w	r2, r2, #510	; 0x1fe
4000df4c:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000df50:	9904      	ldr	r1, [sp, #16]
4000df52:	2001      	movs	r0, #1
4000df54:	6022      	str	r2, [r4, #0]
4000df56:	681a      	ldr	r2, [r3, #0]
4000df58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
4000df5c:	601a      	str	r2, [r3, #0]
4000df5e:	f501 4302 	add.w	r3, r1, #33280	; 0x8200
4000df62:	33df      	adds	r3, #223	; 0xdf
4000df64:	009b      	lsls	r3, r3, #2
4000df66:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000df6a:	681a      	ldr	r2, [r3, #0]
4000df6c:	f042 0201 	orr.w	r2, r2, #1
4000df70:	601a      	str	r2, [r3, #0]
4000df72:	f7ff fe81 	bl	4000dc78 <mvTwsiDelay>
4000df76:	9802      	ldr	r0, [sp, #8]
4000df78:	b007      	add	sp, #28
4000df7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvTwsiAddrSet:

4000df7e <mvTwsiAddrSet>:
mvTwsiAddrSet():
4000df7e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
4000df82:	4604      	mov	r4, r0
4000df84:	790b      	ldrb	r3, [r1, #4]
4000df86:	4615      	mov	r5, r2
4000df88:	680f      	ldr	r7, [r1, #0]
4000df8a:	2b01      	cmp	r3, #1
4000df8c:	d14e      	bne.n	4000e02c <mvTwsiAddrSet+0xae>
4000df8e:	f500 7888 	add.w	r8, r0, #272	; 0x110
4000df92:	f407 7240 	and.w	r2, r7, #768	; 0x300
4000df96:	4618      	mov	r0, r3
4000df98:	2600      	movs	r6, #0
4000df9a:	ea4f 2808 	mov.w	r8, r8, lsl #8
4000df9e:	ea45 12d2 	orr.w	r2, r5, r2, lsr #7
4000dfa2:	f108 0804 	add.w	r8, r8, #4
4000dfa6:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
4000dfaa:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4000dfae:	f240 5901 	movw	r9, #1281	; 0x501
4000dfb2:	f8c8 2000 	str.w	r2, [r8]
4000dfb6:	f7ff fe5f 	bl	4000dc78 <mvTwsiDelay>
4000dfba:	4620      	mov	r0, r4
4000dfbc:	f7ff fe84 	bl	4000dcc8 <twsiIntFlgClr>
4000dfc0:	4620      	mov	r0, r4
4000dfc2:	f7ff fe43 	bl	4000dc4c <twsiMainIntGet>
4000dfc6:	b118      	cbz	r0, 4000dfd0 <mvTwsiAddrSet+0x52>
4000dfc8:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000dfcc:	d35f      	bcc.n	4000e08e <mvTwsiAddrSet+0x110>
4000dfce:	e056      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000dfd0:	3601      	adds	r6, #1
4000dfd2:	454e      	cmp	r6, r9
4000dfd4:	d1f4      	bne.n	4000dfc0 <mvTwsiAddrSet+0x42>
4000dfd6:	e052      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000dfd8:	2878      	cmp	r0, #120	; 0x78
4000dfda:	d054      	beq.n	4000e086 <mvTwsiAddrSet+0x108>
4000dfdc:	2840      	cmp	r0, #64	; 0x40
4000dfde:	d003      	beq.n	4000dfe8 <mvTwsiAddrSet+0x6a>
4000dfe0:	2d01      	cmp	r5, #1
4000dfe2:	d051      	beq.n	4000e088 <mvTwsiAddrSet+0x10a>
4000dfe4:	2818      	cmp	r0, #24
4000dfe6:	d000      	beq.n	4000dfea <mvTwsiAddrSet+0x6c>
4000dfe8:	b1f5      	cbz	r5, 4000e028 <mvTwsiAddrSet+0xaa>
4000dfea:	007f      	lsls	r7, r7, #1
4000dfec:	4620      	mov	r0, r4
4000dfee:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
4000dff2:	f8c8 7000 	str.w	r7, [r8]
4000dff6:	f7ff fe67 	bl	4000dcc8 <twsiIntFlgClr>
4000dffa:	2600      	movs	r6, #0
4000dffc:	f240 5701 	movw	r7, #1281	; 0x501
4000e000:	4620      	mov	r0, r4
4000e002:	f7ff fe23 	bl	4000dc4c <twsiMainIntGet>
4000e006:	b118      	cbz	r0, 4000e010 <mvTwsiAddrSet+0x92>
4000e008:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000e00c:	d345      	bcc.n	4000e09a <mvTwsiAddrSet+0x11c>
4000e00e:	e036      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000e010:	3601      	adds	r6, #1
4000e012:	42be      	cmp	r6, r7
4000e014:	d1f4      	bne.n	4000e000 <mvTwsiAddrSet+0x82>
4000e016:	e032      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000e018:	2878      	cmp	r0, #120	; 0x78
4000e01a:	d034      	beq.n	4000e086 <mvTwsiAddrSet+0x108>
4000e01c:	28e0      	cmp	r0, #224	; 0xe0
4000e01e:	d029      	beq.n	4000e074 <mvTwsiAddrSet+0xf6>
4000e020:	2d01      	cmp	r5, #1
4000e022:	d031      	beq.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e024:	28d0      	cmp	r0, #208	; 0xd0
4000e026:	e024      	b.n	4000e072 <mvTwsiAddrSet+0xf4>
4000e028:	2501      	movs	r5, #1
4000e02a:	e02d      	b.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e02c:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000e030:	007f      	lsls	r7, r7, #1
4000e032:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
4000e036:	2600      	movs	r6, #0
4000e038:	021b      	lsls	r3, r3, #8
4000e03a:	4317      	orrs	r7, r2
4000e03c:	3304      	adds	r3, #4
4000e03e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e042:	601f      	str	r7, [r3, #0]
4000e044:	f240 5701 	movw	r7, #1281	; 0x501
4000e048:	f7ff fe3e 	bl	4000dcc8 <twsiIntFlgClr>
4000e04c:	4620      	mov	r0, r4
4000e04e:	f7ff fdfd 	bl	4000dc4c <twsiMainIntGet>
4000e052:	b118      	cbz	r0, 4000e05c <mvTwsiAddrSet+0xde>
4000e054:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000e058:	d325      	bcc.n	4000e0a6 <mvTwsiAddrSet+0x128>
4000e05a:	e010      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000e05c:	3601      	adds	r6, #1
4000e05e:	42be      	cmp	r6, r7
4000e060:	d1f4      	bne.n	4000e04c <mvTwsiAddrSet+0xce>
4000e062:	e00c      	b.n	4000e07e <mvTwsiAddrSet+0x100>
4000e064:	2878      	cmp	r0, #120	; 0x78
4000e066:	d00e      	beq.n	4000e086 <mvTwsiAddrSet+0x108>
4000e068:	2840      	cmp	r0, #64	; 0x40
4000e06a:	d003      	beq.n	4000e074 <mvTwsiAddrSet+0xf6>
4000e06c:	2d01      	cmp	r5, #1
4000e06e:	d00b      	beq.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e070:	2818      	cmp	r0, #24
4000e072:	d006      	beq.n	4000e082 <mvTwsiAddrSet+0x104>
4000e074:	f1d5 0501 	rsbs	r5, r5, #1
4000e078:	bf38      	it	cc
4000e07a:	2500      	movcc	r5, #0
4000e07c:	e004      	b.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e07e:	250e      	movs	r5, #14
4000e080:	e002      	b.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e082:	2500      	movs	r5, #0
4000e084:	e000      	b.n	4000e088 <mvTwsiAddrSet+0x10a>
4000e086:	2526      	movs	r5, #38	; 0x26
4000e088:	4628      	mov	r0, r5
4000e08a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000e08e:	4620      	mov	r0, r4
4000e090:	f7ff fdea 	bl	4000dc68 <twsiStsGet>
4000e094:	2838      	cmp	r0, #56	; 0x38
4000e096:	d19f      	bne.n	4000dfd8 <mvTwsiAddrSet+0x5a>
4000e098:	e7f5      	b.n	4000e086 <mvTwsiAddrSet+0x108>
4000e09a:	4620      	mov	r0, r4
4000e09c:	f7ff fde4 	bl	4000dc68 <twsiStsGet>
4000e0a0:	2838      	cmp	r0, #56	; 0x38
4000e0a2:	d1b9      	bne.n	4000e018 <mvTwsiAddrSet+0x9a>
4000e0a4:	e7ef      	b.n	4000e086 <mvTwsiAddrSet+0x108>
4000e0a6:	4620      	mov	r0, r4
4000e0a8:	f7ff fdde 	bl	4000dc68 <twsiStsGet>
4000e0ac:	2838      	cmp	r0, #56	; 0x38
4000e0ae:	d1d9      	bne.n	4000e064 <mvTwsiAddrSet+0xe6>
4000e0b0:	e7e9      	b.n	4000e086 <mvTwsiAddrSet+0x108>

Disassembly of section .text.mvTwsiRead:

4000e0b2 <mvTwsiRead>:
mvTwsiRead():
4000e0b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e0b6:	2a00      	cmp	r2, #0
4000e0b8:	b087      	sub	sp, #28
4000e0ba:	4604      	mov	r4, r0
4000e0bc:	460d      	mov	r5, r1
4000e0be:	469b      	mov	fp, r3
4000e0c0:	9203      	str	r2, [sp, #12]
4000e0c2:	f000 80a6 	beq.w	4000e212 <mvTwsiRead+0x160>
4000e0c6:	2900      	cmp	r1, #0
4000e0c8:	f000 80a3 	beq.w	4000e212 <mvTwsiRead+0x160>
4000e0cc:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000e0d0:	f04f 0800 	mov.w	r8, #0
4000e0d4:	f240 5901 	movw	r9, #1281	; 0x501
4000e0d8:	f240 4aff 	movw	sl, #1279	; 0x4ff
4000e0dc:	021b      	lsls	r3, r3, #8
4000e0de:	f103 0608 	add.w	r6, r3, #8
4000e0e2:	3304      	adds	r3, #4
4000e0e4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000e0e8:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000e0ec:	9302      	str	r3, [sp, #8]
4000e0ee:	e002      	b.n	4000e0f6 <mvTwsiRead+0x44>
4000e0f0:	2001      	movs	r0, #1
4000e0f2:	f7ff fdc1 	bl	4000dc78 <mvTwsiDelay>
4000e0f6:	4620      	mov	r0, r4
4000e0f8:	f7ff fe4d 	bl	4000dd96 <mvTwsiStartBitSet>
4000e0fc:	2826      	cmp	r0, #38	; 0x26
4000e0fe:	4602      	mov	r2, r0
4000e100:	d078      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e102:	2800      	cmp	r0, #0
4000e104:	f040 8091 	bne.w	4000e22a <mvTwsiRead+0x178>
4000e108:	68af      	ldr	r7, [r5, #8]
4000e10a:	2f01      	cmp	r7, #1
4000e10c:	d128      	bne.n	4000e160 <mvTwsiRead+0xae>
4000e10e:	4620      	mov	r0, r4
4000e110:	4629      	mov	r1, r5
4000e112:	f7ff ff34 	bl	4000df7e <mvTwsiAddrSet>
4000e116:	2826      	cmp	r0, #38	; 0x26
4000e118:	d072      	beq.n	4000e200 <mvTwsiRead+0x14e>
4000e11a:	b120      	cbz	r0, 4000e126 <mvTwsiRead+0x74>
4000e11c:	4620      	mov	r0, r4
4000e11e:	f7ff fe76 	bl	4000de0e <mvTwsiStopBitSet>
4000e122:	4638      	mov	r0, r7
4000e124:	e078      	b.n	4000e218 <mvTwsiRead+0x166>
4000e126:	692a      	ldr	r2, [r5, #16]
4000e128:	68eb      	ldr	r3, [r5, #12]
4000e12a:	2a01      	cmp	r2, #1
4000e12c:	d106      	bne.n	4000e13c <mvTwsiRead+0x8a>
4000e12e:	0a1a      	lsrs	r2, r3, #8
4000e130:	f88d 3015 	strb.w	r3, [sp, #21]
4000e134:	f88d 2014 	strb.w	r2, [sp, #20]
4000e138:	2202      	movs	r2, #2
4000e13a:	e002      	b.n	4000e142 <mvTwsiRead+0x90>
4000e13c:	463a      	mov	r2, r7
4000e13e:	f88d 3014 	strb.w	r3, [sp, #20]
4000e142:	4620      	mov	r0, r4
4000e144:	a905      	add	r1, sp, #20
4000e146:	f7ff fdd3 	bl	4000dcf0 <twsiDataTransmit>
4000e14a:	2826      	cmp	r0, #38	; 0x26
4000e14c:	d052      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e14e:	2800      	cmp	r0, #0
4000e150:	d16b      	bne.n	4000e22a <mvTwsiRead+0x178>
4000e152:	4620      	mov	r0, r4
4000e154:	f7ff fe1f 	bl	4000dd96 <mvTwsiStartBitSet>
4000e158:	2826      	cmp	r0, #38	; 0x26
4000e15a:	d04b      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e15c:	2800      	cmp	r0, #0
4000e15e:	d164      	bne.n	4000e22a <mvTwsiRead+0x178>
4000e160:	2201      	movs	r2, #1
4000e162:	4620      	mov	r0, r4
4000e164:	4629      	mov	r1, r5
4000e166:	f7ff ff0a 	bl	4000df7e <mvTwsiAddrSet>
4000e16a:	2826      	cmp	r0, #38	; 0x26
4000e16c:	d042      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e16e:	2800      	cmp	r0, #0
4000e170:	d15b      	bne.n	4000e22a <mvTwsiRead+0x178>
4000e172:	4607      	mov	r7, r0
4000e174:	4620      	mov	r0, r4
4000e176:	f7ff fd69 	bl	4000dc4c <twsiMainIntGet>
4000e17a:	b128      	cbz	r0, 4000e188 <mvTwsiRead+0xd6>
4000e17c:	4557      	cmp	r7, sl
4000e17e:	d854      	bhi.n	4000e22a <mvTwsiRead+0x178>
4000e180:	9b03      	ldr	r3, [sp, #12]
4000e182:	465f      	mov	r7, fp
4000e184:	9301      	str	r3, [sp, #4]
4000e186:	e02c      	b.n	4000e1e2 <mvTwsiRead+0x130>
4000e188:	3701      	adds	r7, #1
4000e18a:	454f      	cmp	r7, r9
4000e18c:	d1f2      	bne.n	4000e174 <mvTwsiRead+0xc2>
4000e18e:	e04c      	b.n	4000e22a <mvTwsiRead+0x178>
4000e190:	2f01      	cmp	r7, #1
4000e192:	d103      	bne.n	4000e19c <mvTwsiRead+0xea>
4000e194:	6833      	ldr	r3, [r6, #0]
4000e196:	f023 0304 	bic.w	r3, r3, #4
4000e19a:	6033      	str	r3, [r6, #0]
4000e19c:	4620      	mov	r0, r4
4000e19e:	f7ff fd93 	bl	4000dcc8 <twsiIntFlgClr>
4000e1a2:	2300      	movs	r3, #0
4000e1a4:	4620      	mov	r0, r4
4000e1a6:	9300      	str	r3, [sp, #0]
4000e1a8:	f7ff fd50 	bl	4000dc4c <twsiMainIntGet>
4000e1ac:	9b00      	ldr	r3, [sp, #0]
4000e1ae:	b110      	cbz	r0, 4000e1b6 <mvTwsiRead+0x104>
4000e1b0:	4553      	cmp	r3, sl
4000e1b2:	d934      	bls.n	4000e21e <mvTwsiRead+0x16c>
4000e1b4:	e039      	b.n	4000e22a <mvTwsiRead+0x178>
4000e1b6:	3301      	adds	r3, #1
4000e1b8:	454b      	cmp	r3, r9
4000e1ba:	d1f3      	bne.n	4000e1a4 <mvTwsiRead+0xf2>
4000e1bc:	e035      	b.n	4000e22a <mvTwsiRead+0x178>
4000e1be:	2878      	cmp	r0, #120	; 0x78
4000e1c0:	d018      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e1c2:	2850      	cmp	r0, #80	; 0x50
4000e1c4:	d004      	beq.n	4000e1d0 <mvTwsiRead+0x11e>
4000e1c6:	2f01      	cmp	r7, #1
4000e1c8:	d12f      	bne.n	4000e22a <mvTwsiRead+0x178>
4000e1ca:	2858      	cmp	r0, #88	; 0x58
4000e1cc:	d12d      	bne.n	4000e22a <mvTwsiRead+0x178>
4000e1ce:	e001      	b.n	4000e1d4 <mvTwsiRead+0x122>
4000e1d0:	2f01      	cmp	r7, #1
4000e1d2:	d02a      	beq.n	4000e22a <mvTwsiRead+0x178>
4000e1d4:	9a02      	ldr	r2, [sp, #8]
4000e1d6:	3f01      	subs	r7, #1
4000e1d8:	6813      	ldr	r3, [r2, #0]
4000e1da:	9a01      	ldr	r2, [sp, #4]
4000e1dc:	f802 3b01 	strb.w	r3, [r2], #1
4000e1e0:	9201      	str	r2, [sp, #4]
4000e1e2:	2f00      	cmp	r7, #0
4000e1e4:	d1d4      	bne.n	4000e190 <mvTwsiRead+0xde>
4000e1e6:	4620      	mov	r0, r4
4000e1e8:	f7ff fe11 	bl	4000de0e <mvTwsiStopBitSet>
4000e1ec:	2826      	cmp	r0, #38	; 0x26
4000e1ee:	d001      	beq.n	4000e1f4 <mvTwsiRead+0x142>
4000e1f0:	b130      	cbz	r0, 4000e200 <mvTwsiRead+0x14e>
4000e1f2:	e010      	b.n	4000e216 <mvTwsiRead+0x164>
4000e1f4:	f108 0801 	add.w	r8, r8, #1
4000e1f8:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
4000e1fc:	f47f af78 	bne.w	4000e0f0 <mvTwsiRead+0x3e>
4000e200:	6833      	ldr	r3, [r6, #0]
4000e202:	2001      	movs	r0, #1
4000e204:	f043 0304 	orr.w	r3, r3, #4
4000e208:	6033      	str	r3, [r6, #0]
4000e20a:	f7ff fd35 	bl	4000dc78 <mvTwsiDelay>
4000e20e:	2000      	movs	r0, #0
4000e210:	e002      	b.n	4000e218 <mvTwsiRead+0x166>
4000e212:	2004      	movs	r0, #4
4000e214:	e000      	b.n	4000e218 <mvTwsiRead+0x166>
4000e216:	2001      	movs	r0, #1
4000e218:	b007      	add	sp, #28
4000e21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e21e:	4620      	mov	r0, r4
4000e220:	f7ff fd22 	bl	4000dc68 <twsiStsGet>
4000e224:	2838      	cmp	r0, #56	; 0x38
4000e226:	d1ca      	bne.n	4000e1be <mvTwsiRead+0x10c>
4000e228:	e7e4      	b.n	4000e1f4 <mvTwsiRead+0x142>
4000e22a:	4620      	mov	r0, r4
4000e22c:	f7ff fdef 	bl	4000de0e <mvTwsiStopBitSet>
4000e230:	e7f1      	b.n	4000e216 <mvTwsiRead+0x164>

Disassembly of section .text.__udelay:

4000e234 <__udelay>:
__udelay():
4000e234:	b570      	push	{r4, r5, r6, lr}
4000e236:	2319      	movs	r3, #25
4000e238:	4343      	muls	r3, r0
4000e23a:	4a0c      	ldr	r2, [pc, #48]	; (4000e26c <__udelay+0x38>)
4000e23c:	4e0c      	ldr	r6, [pc, #48]	; (4000e270 <__udelay+0x3c>)
4000e23e:	4d0d      	ldr	r5, [pc, #52]	; (4000e274 <__udelay+0x40>)
4000e240:	6013      	str	r3, [r2, #0]
4000e242:	6033      	str	r3, [r6, #0]
4000e244:	682c      	ldr	r4, [r5, #0]
4000e246:	f024 0402 	bic.w	r4, r4, #2
4000e24a:	f044 0401 	orr.w	r4, r4, #1
4000e24e:	f000 fc5b 	bl	4000eb08 <mvSysEnvTimerIsRefClk25Mhz>
4000e252:	b108      	cbz	r0, 4000e258 <__udelay+0x24>
4000e254:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
4000e258:	602c      	str	r4, [r5, #0]
4000e25a:	6833      	ldr	r3, [r6, #0]
4000e25c:	2b00      	cmp	r3, #0
4000e25e:	d1fc      	bne.n	4000e25a <__udelay+0x26>
4000e260:	4b04      	ldr	r3, [pc, #16]	; (4000e274 <__udelay+0x40>)
4000e262:	f024 0401 	bic.w	r4, r4, #1
4000e266:	601c      	str	r4, [r3, #0]
4000e268:	bd70      	pop	{r4, r5, r6, pc}
4000e26a:	bf00      	nop
4000e26c:	d0020310 	andle	r0, r2, r0, lsl r3
4000e270:	d0020314 	andle	r0, r2, r4, lsl r3
4000e274:	d0020300 	andle	r0, r2, r0, lsl #6

Disassembly of section .text.memset:

4000e278 <memset>:
memset():
4000e278:	4603      	mov	r3, r0
4000e27a:	e001      	b.n	4000e280 <memset+0x8>
4000e27c:	f803 1b01 	strb.w	r1, [r3], #1
4000e280:	f112 32ff 	adds.w	r2, r2, #4294967295
4000e284:	d2fa      	bcs.n	4000e27c <memset+0x4>
4000e286:	4770      	bx	lr

Disassembly of section .text.memcpy:

4000e288 <memcpy>:
memcpy():
4000e288:	b510      	push	{r4, lr}
4000e28a:	2300      	movs	r3, #0
4000e28c:	e002      	b.n	4000e294 <memcpy+0xc>
4000e28e:	5ccc      	ldrb	r4, [r1, r3]
4000e290:	54c4      	strb	r4, [r0, r3]
4000e292:	3301      	adds	r3, #1
4000e294:	4293      	cmp	r3, r2
4000e296:	d1fa      	bne.n	4000e28e <memcpy+0x6>
4000e298:	bd10      	pop	{r4, pc}

Disassembly of section .text.uli2a:

4000e29a <uli2a>:
uli2a():
4000e29a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e29e:	4604      	mov	r4, r0
4000e2a0:	460d      	mov	r5, r1
4000e2a2:	4616      	mov	r6, r2
4000e2a4:	4698      	mov	r8, r3
4000e2a6:	2701      	movs	r7, #1
4000e2a8:	e000      	b.n	4000e2ac <uli2a+0x12>
4000e2aa:	436f      	muls	r7, r5
4000e2ac:	4620      	mov	r0, r4
4000e2ae:	4639      	mov	r1, r7
4000e2b0:	f7f1 eefc 	blx	400000ac <__aeabi_uidiv>
4000e2b4:	42a8      	cmp	r0, r5
4000e2b6:	d2f8      	bcs.n	4000e2aa <uli2a+0x10>
4000e2b8:	f04f 0900 	mov.w	r9, #0
4000e2bc:	e029      	b.n	4000e312 <uli2a+0x78>
4000e2be:	4639      	mov	r1, r7
4000e2c0:	4620      	mov	r0, r4
4000e2c2:	f7f1 eef4 	blx	400000ac <__aeabi_uidiv>
4000e2c6:	4639      	mov	r1, r7
4000e2c8:	4682      	mov	sl, r0
4000e2ca:	4620      	mov	r0, r4
4000e2cc:	f7f1 efe4 	blx	40000298 <__aeabi_uidivmod>
4000e2d0:	4638      	mov	r0, r7
4000e2d2:	460c      	mov	r4, r1
4000e2d4:	4629      	mov	r1, r5
4000e2d6:	f7f1 eeea 	blx	400000ac <__aeabi_uidiv>
4000e2da:	4607      	mov	r7, r0
4000e2dc:	f1b9 0f00 	cmp.w	r9, #0
4000e2e0:	d104      	bne.n	4000e2ec <uli2a+0x52>
4000e2e2:	f1ba 0f00 	cmp.w	sl, #0
4000e2e6:	dc01      	bgt.n	4000e2ec <uli2a+0x52>
4000e2e8:	2800      	cmp	r0, #0
4000e2ea:	d1e8      	bne.n	4000e2be <uli2a+0x24>
4000e2ec:	f1ba 0f09 	cmp.w	sl, #9
4000e2f0:	f108 0201 	add.w	r2, r8, #1
4000e2f4:	fa5f f18a 	uxtb.w	r1, sl
4000e2f8:	dd04      	ble.n	4000e304 <uli2a+0x6a>
4000e2fa:	2e00      	cmp	r6, #0
4000e2fc:	bf0c      	ite	eq
4000e2fe:	2357      	moveq	r3, #87	; 0x57
4000e300:	2337      	movne	r3, #55	; 0x37
4000e302:	e000      	b.n	4000e306 <uli2a+0x6c>
4000e304:	2330      	movs	r3, #48	; 0x30
4000e306:	f109 0901 	add.w	r9, r9, #1
4000e30a:	185b      	adds	r3, r3, r1
4000e30c:	f888 3000 	strb.w	r3, [r8]
4000e310:	4690      	mov	r8, r2
4000e312:	2f00      	cmp	r7, #0
4000e314:	d1d3      	bne.n	4000e2be <uli2a+0x24>
4000e316:	f888 7000 	strb.w	r7, [r8]
4000e31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.ui2a:

4000e31e <ui2a>:
ui2a():
4000e31e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e322:	4604      	mov	r4, r0
4000e324:	460d      	mov	r5, r1
4000e326:	4616      	mov	r6, r2
4000e328:	4698      	mov	r8, r3
4000e32a:	2701      	movs	r7, #1
4000e32c:	e000      	b.n	4000e330 <ui2a+0x12>
4000e32e:	436f      	muls	r7, r5
4000e330:	4620      	mov	r0, r4
4000e332:	4639      	mov	r1, r7
4000e334:	f7f1 eeba 	blx	400000ac <__aeabi_uidiv>
4000e338:	42a8      	cmp	r0, r5
4000e33a:	d2f8      	bcs.n	4000e32e <ui2a+0x10>
4000e33c:	f04f 0900 	mov.w	r9, #0
4000e340:	e029      	b.n	4000e396 <ui2a+0x78>
4000e342:	4639      	mov	r1, r7
4000e344:	4620      	mov	r0, r4
4000e346:	f7f1 eeb2 	blx	400000ac <__aeabi_uidiv>
4000e34a:	4639      	mov	r1, r7
4000e34c:	4682      	mov	sl, r0
4000e34e:	4620      	mov	r0, r4
4000e350:	f7f1 efa2 	blx	40000298 <__aeabi_uidivmod>
4000e354:	4638      	mov	r0, r7
4000e356:	460c      	mov	r4, r1
4000e358:	4629      	mov	r1, r5
4000e35a:	f7f1 eea8 	blx	400000ac <__aeabi_uidiv>
4000e35e:	4607      	mov	r7, r0
4000e360:	f1b9 0f00 	cmp.w	r9, #0
4000e364:	d104      	bne.n	4000e370 <ui2a+0x52>
4000e366:	f1ba 0f00 	cmp.w	sl, #0
4000e36a:	dc01      	bgt.n	4000e370 <ui2a+0x52>
4000e36c:	2800      	cmp	r0, #0
4000e36e:	d1e8      	bne.n	4000e342 <ui2a+0x24>
4000e370:	f1ba 0f09 	cmp.w	sl, #9
4000e374:	f108 0201 	add.w	r2, r8, #1
4000e378:	fa5f f18a 	uxtb.w	r1, sl
4000e37c:	dd04      	ble.n	4000e388 <ui2a+0x6a>
4000e37e:	2e00      	cmp	r6, #0
4000e380:	bf0c      	ite	eq
4000e382:	2357      	moveq	r3, #87	; 0x57
4000e384:	2337      	movne	r3, #55	; 0x37
4000e386:	e000      	b.n	4000e38a <ui2a+0x6c>
4000e388:	2330      	movs	r3, #48	; 0x30
4000e38a:	f109 0901 	add.w	r9, r9, #1
4000e38e:	185b      	adds	r3, r3, r1
4000e390:	f888 3000 	strb.w	r3, [r8]
4000e394:	4690      	mov	r8, r2
4000e396:	2f00      	cmp	r7, #0
4000e398:	d1d3      	bne.n	4000e342 <ui2a+0x24>
4000e39a:	f888 7000 	strb.w	r7, [r8]
4000e39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.putchw:

4000e3a2 <putchw>:
putchw():
4000e3a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000e3a6:	2b00      	cmp	r3, #0
4000e3a8:	bf0c      	ite	eq
4000e3aa:	f04f 0820 	moveq.w	r8, #32
4000e3ae:	f04f 0830 	movne.w	r8, #48	; 0x30
4000e3b2:	9e06      	ldr	r6, [sp, #24]
4000e3b4:	4604      	mov	r4, r0
4000e3b6:	460d      	mov	r5, r1
4000e3b8:	4633      	mov	r3, r6
4000e3ba:	e000      	b.n	4000e3be <putchw+0x1c>
4000e3bc:	3a01      	subs	r2, #1
4000e3be:	f813 1b01 	ldrb.w	r1, [r3], #1
4000e3c2:	b909      	cbnz	r1, 4000e3c8 <putchw+0x26>
4000e3c4:	4617      	mov	r7, r2
4000e3c6:	e006      	b.n	4000e3d6 <putchw+0x34>
4000e3c8:	2a00      	cmp	r2, #0
4000e3ca:	dcf7      	bgt.n	4000e3bc <putchw+0x1a>
4000e3cc:	e7fa      	b.n	4000e3c4 <putchw+0x22>
4000e3ce:	4620      	mov	r0, r4
4000e3d0:	4641      	mov	r1, r8
4000e3d2:	47a8      	blx	r5
4000e3d4:	3f01      	subs	r7, #1
4000e3d6:	2f00      	cmp	r7, #0
4000e3d8:	dcf9      	bgt.n	4000e3ce <putchw+0x2c>
4000e3da:	e001      	b.n	4000e3e0 <putchw+0x3e>
4000e3dc:	4620      	mov	r0, r4
4000e3de:	47a8      	blx	r5
4000e3e0:	f816 1b01 	ldrb.w	r1, [r6], #1
4000e3e4:	2900      	cmp	r1, #0
4000e3e6:	d1f9      	bne.n	4000e3dc <putchw+0x3a>
4000e3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.putcn:

4000e3ec <putcn>:
putcn():
4000e3ec:	b510      	push	{r4, lr}
4000e3ee:	4608      	mov	r0, r1
4000e3f0:	460c      	mov	r4, r1
4000e3f2:	f7f2 fbc2 	bl	40000b7a <mvUartPutc>
4000e3f6:	2c0a      	cmp	r4, #10
4000e3f8:	d104      	bne.n	4000e404 <putcn+0x18>
4000e3fa:	200d      	movs	r0, #13
4000e3fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000e400:	f7f2 bbbb 	b.w	40000b7a <mvUartPutc>
4000e404:	bd10      	pop	{r4, pc}

Disassembly of section .text.tfp_format:

4000e406 <tfp_format>:
tfp_format():
4000e406:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e40a:	b087      	sub	sp, #28
4000e40c:	4681      	mov	r9, r0
4000e40e:	468a      	mov	sl, r1
4000e410:	4615      	mov	r5, r2
4000e412:	461c      	mov	r4, r3
4000e414:	ae03      	add	r6, sp, #12
4000e416:	e0a2      	b.n	4000e55e <tfp_format+0x158>
4000e418:	2925      	cmp	r1, #37	; 0x25
4000e41a:	d002      	beq.n	4000e422 <tfp_format+0x1c>
4000e41c:	3501      	adds	r5, #1
4000e41e:	4648      	mov	r0, r9
4000e420:	e09c      	b.n	4000e55c <tfp_format+0x156>
4000e422:	786b      	ldrb	r3, [r5, #1]
4000e424:	2b30      	cmp	r3, #48	; 0x30
4000e426:	d003      	beq.n	4000e430 <tfp_format+0x2a>
4000e428:	3502      	adds	r5, #2
4000e42a:	f04f 0b00 	mov.w	fp, #0
4000e42e:	e003      	b.n	4000e438 <tfp_format+0x32>
4000e430:	78ab      	ldrb	r3, [r5, #2]
4000e432:	3503      	adds	r5, #3
4000e434:	f04f 0b01 	mov.w	fp, #1
4000e438:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
4000e43c:	2a09      	cmp	r2, #9
4000e43e:	d81e      	bhi.n	4000e47e <tfp_format+0x78>
4000e440:	462a      	mov	r2, r5
4000e442:	f04f 0800 	mov.w	r8, #0
4000e446:	200a      	movs	r0, #10
4000e448:	e003      	b.n	4000e452 <tfp_format+0x4c>
4000e44a:	fb00 1808 	mla	r8, r0, r8, r1
4000e44e:	f812 3b01 	ldrb.w	r3, [r2], #1
4000e452:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
4000e456:	4615      	mov	r5, r2
4000e458:	b2cf      	uxtb	r7, r1
4000e45a:	2f09      	cmp	r7, #9
4000e45c:	d9f5      	bls.n	4000e44a <tfp_format+0x44>
4000e45e:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
4000e462:	2905      	cmp	r1, #5
4000e464:	d802      	bhi.n	4000e46c <tfp_format+0x66>
4000e466:	f1a3 0157 	sub.w	r1, r3, #87	; 0x57
4000e46a:	e005      	b.n	4000e478 <tfp_format+0x72>
4000e46c:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
4000e470:	2905      	cmp	r1, #5
4000e472:	d806      	bhi.n	4000e482 <tfp_format+0x7c>
4000e474:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
4000e478:	290a      	cmp	r1, #10
4000e47a:	dc02      	bgt.n	4000e482 <tfp_format+0x7c>
4000e47c:	e7e5      	b.n	4000e44a <tfp_format+0x44>
4000e47e:	f04f 0800 	mov.w	r8, #0
4000e482:	2b6c      	cmp	r3, #108	; 0x6c
4000e484:	d103      	bne.n	4000e48e <tfp_format+0x88>
4000e486:	782b      	ldrb	r3, [r5, #0]
4000e488:	2201      	movs	r2, #1
4000e48a:	3501      	adds	r5, #1
4000e48c:	e000      	b.n	4000e490 <tfp_format+0x8a>
4000e48e:	2200      	movs	r2, #0
4000e490:	2b64      	cmp	r3, #100	; 0x64
4000e492:	d018      	beq.n	4000e4c6 <tfp_format+0xc0>
4000e494:	d80a      	bhi.n	4000e4ac <tfp_format+0xa6>
4000e496:	2b58      	cmp	r3, #88	; 0x58
4000e498:	d030      	beq.n	4000e4fc <tfp_format+0xf6>
4000e49a:	d804      	bhi.n	4000e4a6 <tfp_format+0xa0>
4000e49c:	2b00      	cmp	r3, #0
4000e49e:	d062      	beq.n	4000e566 <tfp_format+0x160>
4000e4a0:	2b25      	cmp	r3, #37	; 0x25
4000e4a2:	d15c      	bne.n	4000e55e <tfp_format+0x158>
4000e4a4:	e058      	b.n	4000e558 <tfp_format+0x152>
4000e4a6:	2b63      	cmp	r3, #99	; 0x63
4000e4a8:	d159      	bne.n	4000e55e <tfp_format+0x158>
4000e4aa:	e045      	b.n	4000e538 <tfp_format+0x132>
4000e4ac:	2b75      	cmp	r3, #117	; 0x75
4000e4ae:	d004      	beq.n	4000e4ba <tfp_format+0xb4>
4000e4b0:	2b78      	cmp	r3, #120	; 0x78
4000e4b2:	d023      	beq.n	4000e4fc <tfp_format+0xf6>
4000e4b4:	2b73      	cmp	r3, #115	; 0x73
4000e4b6:	d152      	bne.n	4000e55e <tfp_format+0x158>
4000e4b8:	e043      	b.n	4000e542 <tfp_format+0x13c>
4000e4ba:	1d27      	adds	r7, r4, #4
4000e4bc:	6820      	ldr	r0, [r4, #0]
4000e4be:	210a      	movs	r1, #10
4000e4c0:	b372      	cbz	r2, 4000e520 <tfp_format+0x11a>
4000e4c2:	2200      	movs	r2, #0
4000e4c4:	e023      	b.n	4000e50e <tfp_format+0x108>
4000e4c6:	1d27      	adds	r7, r4, #4
4000e4c8:	6820      	ldr	r0, [r4, #0]
4000e4ca:	b15a      	cbz	r2, 4000e4e4 <tfp_format+0xde>
4000e4cc:	2800      	cmp	r0, #0
4000e4ce:	da05      	bge.n	4000e4dc <tfp_format+0xd6>
4000e4d0:	232d      	movs	r3, #45	; 0x2d
4000e4d2:	4240      	negs	r0, r0
4000e4d4:	f88d 300c 	strb.w	r3, [sp, #12]
4000e4d8:	1c73      	adds	r3, r6, #1
4000e4da:	e000      	b.n	4000e4de <tfp_format+0xd8>
4000e4dc:	4633      	mov	r3, r6
4000e4de:	210a      	movs	r1, #10
4000e4e0:	2200      	movs	r2, #0
4000e4e2:	e015      	b.n	4000e510 <tfp_format+0x10a>
4000e4e4:	2800      	cmp	r0, #0
4000e4e6:	da05      	bge.n	4000e4f4 <tfp_format+0xee>
4000e4e8:	232d      	movs	r3, #45	; 0x2d
4000e4ea:	4240      	negs	r0, r0
4000e4ec:	f88d 300c 	strb.w	r3, [sp, #12]
4000e4f0:	1c73      	adds	r3, r6, #1
4000e4f2:	e000      	b.n	4000e4f6 <tfp_format+0xf0>
4000e4f4:	4633      	mov	r3, r6
4000e4f6:	210a      	movs	r1, #10
4000e4f8:	2200      	movs	r2, #0
4000e4fa:	e012      	b.n	4000e522 <tfp_format+0x11c>
4000e4fc:	1d27      	adds	r7, r4, #4
4000e4fe:	6820      	ldr	r0, [r4, #0]
4000e500:	2110      	movs	r1, #16
4000e502:	b142      	cbz	r2, 4000e516 <tfp_format+0x110>
4000e504:	f1a3 0458 	sub.w	r4, r3, #88	; 0x58
4000e508:	4262      	negs	r2, r4
4000e50a:	eb42 0204 	adc.w	r2, r2, r4
4000e50e:	4633      	mov	r3, r6
4000e510:	f7ff fec3 	bl	4000e29a <uli2a>
4000e514:	e007      	b.n	4000e526 <tfp_format+0x120>
4000e516:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
4000e51a:	425a      	negs	r2, r3
4000e51c:	eb42 0203 	adc.w	r2, r2, r3
4000e520:	4633      	mov	r3, r6
4000e522:	f7ff fefc 	bl	4000e31e <ui2a>
4000e526:	4648      	mov	r0, r9
4000e528:	4651      	mov	r1, sl
4000e52a:	4642      	mov	r2, r8
4000e52c:	465b      	mov	r3, fp
4000e52e:	463c      	mov	r4, r7
4000e530:	9600      	str	r6, [sp, #0]
4000e532:	f7ff ff36 	bl	4000e3a2 <putchw>
4000e536:	e012      	b.n	4000e55e <tfp_format+0x158>
4000e538:	4648      	mov	r0, r9
4000e53a:	7821      	ldrb	r1, [r4, #0]
4000e53c:	1d27      	adds	r7, r4, #4
4000e53e:	47d0      	blx	sl
4000e540:	e008      	b.n	4000e554 <tfp_format+0x14e>
4000e542:	6823      	ldr	r3, [r4, #0]
4000e544:	4648      	mov	r0, r9
4000e546:	4651      	mov	r1, sl
4000e548:	4642      	mov	r2, r8
4000e54a:	1d27      	adds	r7, r4, #4
4000e54c:	9300      	str	r3, [sp, #0]
4000e54e:	2300      	movs	r3, #0
4000e550:	f7ff ff27 	bl	4000e3a2 <putchw>
4000e554:	463c      	mov	r4, r7
4000e556:	e002      	b.n	4000e55e <tfp_format+0x158>
4000e558:	4648      	mov	r0, r9
4000e55a:	4619      	mov	r1, r3
4000e55c:	47d0      	blx	sl
4000e55e:	7829      	ldrb	r1, [r5, #0]
4000e560:	2900      	cmp	r1, #0
4000e562:	f47f af59 	bne.w	4000e418 <tfp_format+0x12>
4000e566:	b007      	add	sp, #28
4000e568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvPrintf:

4000e56c <mvPrintf>:
mvPrintf():
4000e56c:	b40f      	push	{r0, r1, r2, r3}
4000e56e:	b507      	push	{r0, r1, r2, lr}
4000e570:	ab04      	add	r3, sp, #16
4000e572:	2000      	movs	r0, #0
4000e574:	4904      	ldr	r1, [pc, #16]	; (4000e588 <mvPrintf+0x1c>)
4000e576:	f853 2b04 	ldr.w	r2, [r3], #4
4000e57a:	9301      	str	r3, [sp, #4]
4000e57c:	f7ff ff43 	bl	4000e406 <tfp_format>
4000e580:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
4000e584:	b004      	add	sp, #16
4000e586:	4770      	bx	lr
4000e588:	4000e3ed 	andmi	lr, r0, sp, ror #7

Disassembly of section .text.writeOpExecute:

4000e58c <writeOpExecute>:
writeOpExecute():
4000e58c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000e58e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
4000e592:	4606      	mov	r6, r0
4000e594:	688c      	ldr	r4, [r1, #8]
4000e596:	68d5      	ldr	r5, [r2, #12]
4000e598:	1c6a      	adds	r2, r5, #1
4000e59a:	d015      	beq.n	4000e5c8 <writeOpExecute+0x3c>
4000e59c:	aa03      	add	r2, sp, #12
4000e59e:	ab02      	add	r3, sp, #8
4000e5a0:	9200      	str	r2, [sp, #0]
4000e5a2:	c906      	ldmia	r1, {r1, r2}
4000e5a4:	f7f3 fe80 	bl	400022a8 <mvHwsGetExtBaseAddr>
4000e5a8:	2800      	cmp	r0, #0
4000e5aa:	d10e      	bne.n	4000e5ca <writeOpExecute+0x3e>
4000e5ac:	9b02      	ldr	r3, [sp, #8]
4000e5ae:	4025      	ands	r5, r4
4000e5b0:	9a03      	ldr	r2, [sp, #12]
4000e5b2:	fb02 3606 	mla	r6, r2, r6, r3
4000e5b6:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000e5ba:	6833      	ldr	r3, [r6, #0]
4000e5bc:	ea23 0304 	bic.w	r3, r3, r4
4000e5c0:	ea43 0405 	orr.w	r4, r3, r5
4000e5c4:	6034      	str	r4, [r6, #0]
4000e5c6:	e000      	b.n	4000e5ca <writeOpExecute+0x3e>
4000e5c8:	2000      	movs	r0, #0
4000e5ca:	b004      	add	sp, #16
4000e5cc:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.delayOpExecute:

4000e5ce <delayOpExecute>:
delayOpExecute():
4000e5ce:	b508      	push	{r3, lr}
4000e5d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000e5d4:	f891 3020 	ldrb.w	r3, [r1, #32]
4000e5d8:	4358      	muls	r0, r3
4000e5da:	f7ff fe2b 	bl	4000e234 <__udelay>
4000e5de:	2000      	movs	r0, #0
4000e5e0:	bd08      	pop	{r3, pc}

Disassembly of section .text.pollOpExecute:

4000e5e4 <pollOpExecute>:
pollOpExecute():
4000e5e4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
4000e5e8:	460b      	mov	r3, r1
4000e5ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e5ee:	4680      	mov	r8, r0
4000e5f0:	68d4      	ldr	r4, [r2, #12]
4000e5f2:	b085      	sub	sp, #20
4000e5f4:	688d      	ldr	r5, [r1, #8]
4000e5f6:	8c4e      	ldrh	r6, [r1, #34]	; 0x22
4000e5f8:	f891 7020 	ldrb.w	r7, [r1, #32]
4000e5fc:	1c61      	adds	r1, r4, #1
4000e5fe:	d01e      	beq.n	4000e63e <pollOpExecute+0x5a>
4000e600:	aa03      	add	r2, sp, #12
4000e602:	9200      	str	r2, [sp, #0]
4000e604:	e893 0006 	ldmia.w	r3, {r1, r2}
4000e608:	ab02      	add	r3, sp, #8
4000e60a:	f7f3 fe4d 	bl	400022a8 <mvHwsGetExtBaseAddr>
4000e60e:	f1b0 0900 	subs.w	r9, r0, #0
4000e612:	d116      	bne.n	4000e642 <pollOpExecute+0x5e>
4000e614:	9b02      	ldr	r3, [sp, #8]
4000e616:	46ca      	mov	sl, r9
4000e618:	9a03      	ldr	r2, [sp, #12]
4000e61a:	fb02 3808 	mla	r8, r2, r8, r3
4000e61e:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4000e622:	f8d8 3000 	ldr.w	r3, [r8]
4000e626:	4638      	mov	r0, r7
4000e628:	f10a 0a01 	add.w	sl, sl, #1
4000e62c:	ea03 0b05 	and.w	fp, r3, r5
4000e630:	f7ff fe00 	bl	4000e234 <__udelay>
4000e634:	45a3      	cmp	fp, r4
4000e636:	d004      	beq.n	4000e642 <pollOpExecute+0x5e>
4000e638:	45b2      	cmp	sl, r6
4000e63a:	d3f2      	bcc.n	4000e622 <pollOpExecute+0x3e>
4000e63c:	e005      	b.n	4000e64a <pollOpExecute+0x66>
4000e63e:	f04f 0900 	mov.w	r9, #0
4000e642:	4648      	mov	r0, r9
4000e644:	b005      	add	sp, #20
4000e646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e64a:	4803      	ldr	r0, [pc, #12]	; (4000e658 <pollOpExecute+0x74>)
4000e64c:	f04f 090e 	mov.w	r9, #14
4000e650:	f7f2 fa94 	bl	40000b7c <putstring>
4000e654:	e7f5      	b.n	4000e642 <pollOpExecute+0x5e>
4000e656:	bf00      	nop
4000e658:	40011af6 	strdmi	r1, [r1], -r6

Disassembly of section .text.getCfgSeqOp:

4000e65c <getCfgSeqOp>:
getCfgSeqOp():
4000e65c:	f890 3020 	ldrb.w	r3, [r0, #32]
4000e660:	b12b      	cbz	r3, 4000e66e <getCfgSeqOp+0x12>
4000e662:	8c40      	ldrh	r0, [r0, #34]	; 0x22
4000e664:	2800      	cmp	r0, #0
4000e666:	bf14      	ite	ne
4000e668:	2002      	movne	r0, #2
4000e66a:	2001      	moveq	r0, #1
4000e66c:	4770      	bx	lr
4000e66e:	4618      	mov	r0, r3
4000e670:	4770      	bx	lr

Disassembly of section .text.mvSeqExec:

4000e674 <mvSeqExec>:
mvSeqExec():
4000e674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
4000e678:	4606      	mov	r6, r0
4000e67a:	b2c0      	uxtb	r0, r0
4000e67c:	460c      	mov	r4, r1
4000e67e:	f7f3 fdef 	bl	40002260 <mvHwsIsSerdesActive>
4000e682:	2801      	cmp	r0, #1
4000e684:	d006      	beq.n	4000e694 <mvSeqExec+0x20>
4000e686:	4811      	ldr	r0, [pc, #68]	; (4000e6cc <mvSeqExec+0x58>)
4000e688:	4631      	mov	r1, r6
4000e68a:	f7ff ff6f 	bl	4000e56c <mvPrintf>
4000e68e:	2004      	movs	r0, #4
4000e690:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000e694:	4b0e      	ldr	r3, [pc, #56]	; (4000e6d0 <mvSeqExec+0x5c>)
4000e696:	2500      	movs	r5, #0
4000e698:	f8df 9038 	ldr.w	r9, [pc, #56]	; 4000e6d4 <mvSeqExec+0x60>
4000e69c:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
4000e6a0:	f853 4034 	ldr.w	r4, [r3, r4, lsl #3]
4000e6a4:	f892 8004 	ldrb.w	r8, [r2, #4]
4000e6a8:	7957      	ldrb	r7, [r2, #5]
4000e6aa:	e00a      	b.n	4000e6c2 <mvSeqExec+0x4e>
4000e6ac:	4620      	mov	r0, r4
4000e6ae:	3501      	adds	r5, #1
4000e6b0:	f7ff ffd4 	bl	4000e65c <getCfgSeqOp>
4000e6b4:	4621      	mov	r1, r4
4000e6b6:	463a      	mov	r2, r7
4000e6b8:	3424      	adds	r4, #36	; 0x24
4000e6ba:	f859 3020 	ldr.w	r3, [r9, r0, lsl #2]
4000e6be:	4630      	mov	r0, r6
4000e6c0:	4798      	blx	r3
4000e6c2:	4545      	cmp	r5, r8
4000e6c4:	d3f2      	bcc.n	4000e6ac <mvSeqExec+0x38>
4000e6c6:	2000      	movs	r0, #0
4000e6c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000e6cc:	40011b0e 	andmi	r1, r1, lr, lsl #22
4000e6d0:	40020000 	andmi	r0, r2, r0
4000e6d4:	40014f24 	andmi	r4, r1, r4, lsr #30

Disassembly of section .text.gppRegSet.isra.0.constprop.2:

4000e6d8 <gppRegSet.isra.0.constprop.2>:
gppRegSet.isra.0.constprop.2():
4000e6d8:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
4000e6dc:	6803      	ldr	r3, [r0, #0]
4000e6de:	6001      	str	r1, [r0, #0]
4000e6e0:	4770      	bx	lr

Disassembly of section .text.mvSysEnvUsbVbusGppReset:

4000e6e4 <mvSysEnvUsbVbusGppReset>:
mvSysEnvUsbVbusGppReset():
4000e6e4:	2800      	cmp	r0, #0
4000e6e6:	4602      	mov	r2, r0
4000e6e8:	bfb8      	it	lt
4000e6ea:	1dc2      	addlt	r2, r0, #7
4000e6ec:	4b10      	ldr	r3, [pc, #64]	; (4000e730 <mvSysEnvUsbVbusGppReset+0x4c>)
4000e6ee:	b510      	push	{r4, lr}
4000e6f0:	10d2      	asrs	r2, r2, #3
4000e6f2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
4000e6f6:	4003      	ands	r3, r0
4000e6f8:	0092      	lsls	r2, r2, #2
4000e6fa:	2b00      	cmp	r3, #0
4000e6fc:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e700:	6811      	ldr	r1, [r2, #0]
4000e702:	da03      	bge.n	4000e70c <mvSysEnvUsbVbusGppReset+0x28>
4000e704:	3b01      	subs	r3, #1
4000e706:	f063 0307 	orn	r3, r3, #7
4000e70a:	3301      	adds	r3, #1
4000e70c:	240f      	movs	r4, #15
4000e70e:	009b      	lsls	r3, r3, #2
4000e710:	281f      	cmp	r0, #31
4000e712:	fa04 f303 	lsl.w	r3, r4, r3
4000e716:	ea21 0303 	bic.w	r3, r1, r3
4000e71a:	6013      	str	r3, [r2, #0]
4000e71c:	bfd8      	it	le
4000e71e:	4a05      	ldrle	r2, [pc, #20]	; (4000e734 <mvSysEnvUsbVbusGppReset+0x50>)
4000e720:	f04f 0300 	mov.w	r3, #0
4000e724:	bfc8      	it	gt
4000e726:	4a04      	ldrgt	r2, [pc, #16]	; (4000e738 <mvSysEnvUsbVbusGppReset+0x54>)
4000e728:	6013      	str	r3, [r2, #0]
4000e72a:	f842 3c04 	str.w	r3, [r2, #-4]
4000e72e:	bd10      	pop	{r4, pc}
4000e730:	80000007 	andhi	r0, r0, r7
4000e734:	d0018104 	andle	r8, r1, r4, lsl #2
4000e738:	d0018144 	andle	r8, r1, r4, asr #2

Disassembly of section .text.mvBoardIdGet:

4000e73c <mvBoardIdGet>:
mvBoardIdGet():
4000e73c:	4b03      	ldr	r3, [pc, #12]	; (4000e74c <mvBoardIdGet+0x10>)
4000e73e:	6818      	ldr	r0, [r3, #0]
4000e740:	1c42      	adds	r2, r0, #1
4000e742:	d101      	bne.n	4000e748 <mvBoardIdGet+0xc>
4000e744:	2000      	movs	r0, #0
4000e746:	6018      	str	r0, [r3, #0]
4000e748:	4770      	bx	lr
4000e74a:	bf00      	nop
4000e74c:	40014f38 	andmi	r4, r1, r8, lsr pc

Disassembly of section .text.mvBoardTclkGet:

4000e750 <mvBoardTclkGet>:
mvBoardTclkGet():
4000e750:	4b07      	ldr	r3, [pc, #28]	; (4000e770 <mvBoardTclkGet+0x20>)
4000e752:	681a      	ldr	r2, [r3, #0]
4000e754:	0411      	lsls	r1, r2, #16
4000e756:	d409      	bmi.n	4000e76c <mvBoardTclkGet+0x1c>
4000e758:	6818      	ldr	r0, [r3, #0]
4000e75a:	4a06      	ldr	r2, [pc, #24]	; (4000e774 <mvBoardTclkGet+0x24>)
4000e75c:	4b06      	ldr	r3, [pc, #24]	; (4000e778 <mvBoardTclkGet+0x28>)
4000e75e:	f3c0 60c2 	ubfx	r0, r0, #27, #3
4000e762:	2802      	cmp	r0, #2
4000e764:	bf14      	ite	ne
4000e766:	4610      	movne	r0, r2
4000e768:	4618      	moveq	r0, r3
4000e76a:	4770      	bx	lr
4000e76c:	4803      	ldr	r0, [pc, #12]	; (4000e77c <mvBoardTclkGet+0x2c>)
4000e76e:	4770      	bx	lr
4000e770:	d0018600 	andle	r8, r1, r0, lsl #12
4000e774:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
4000e778:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
4000e77c:	0bebc200 	bleq	3fafef84 <MV_CPU_LE+0x3fafef83>

Disassembly of section .text.mvBoardForcePcieGen1Get:

4000e780 <mvBoardForcePcieGen1Get>:
mvBoardForcePcieGen1Get():
4000e780:	b510      	push	{r4, lr}
4000e782:	b08a      	sub	sp, #40	; 0x28
4000e784:	2400      	movs	r4, #0
4000e786:	9407      	str	r4, [sp, #28]
4000e788:	f88d 4020 	strb.w	r4, [sp, #32]
4000e78c:	f7ff ffe0 	bl	4000e750 <mvBoardTclkGet>
4000e790:	f644 6120 	movw	r1, #20000	; 0x4e20
4000e794:	ab07      	add	r3, sp, #28
4000e796:	9400      	str	r4, [sp, #0]
4000e798:	4602      	mov	r2, r0
4000e79a:	4620      	mov	r0, r4
4000e79c:	f7ff fb69 	bl	4000de72 <mvTwsiInit>
4000e7a0:	234c      	movs	r3, #76	; 0x4c
4000e7a2:	4620      	mov	r0, r4
4000e7a4:	9302      	str	r3, [sp, #8]
4000e7a6:	a902      	add	r1, sp, #8
4000e7a8:	2301      	movs	r3, #1
4000e7aa:	f10d 0227 	add.w	r2, sp, #39	; 0x27
4000e7ae:	f88d 400c 	strb.w	r4, [sp, #12]
4000e7b2:	9305      	str	r3, [sp, #20]
4000e7b4:	9304      	str	r3, [sp, #16]
4000e7b6:	9406      	str	r4, [sp, #24]
4000e7b8:	f7ff fc7b 	bl	4000e0b2 <mvTwsiRead>
4000e7bc:	b920      	cbnz	r0, 4000e7c8 <mvBoardForcePcieGen1Get+0x48>
4000e7be:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
4000e7c2:	f3c0 1000 	ubfx	r0, r0, #4, #1
4000e7c6:	e000      	b.n	4000e7ca <mvBoardForcePcieGen1Get+0x4a>
4000e7c8:	4620      	mov	r0, r4
4000e7ca:	b00a      	add	sp, #40	; 0x28
4000e7cc:	bd10      	pop	{r4, pc}

Disassembly of section .text.mvBoardIdIndexGet:

4000e7ce <mvBoardIdIndexGet>:
mvBoardIdIndexGet():
4000e7ce:	f000 000f 	and.w	r0, r0, #15
4000e7d2:	4770      	bx	lr

Disassembly of section .text.mvHwsTwsiInitWrapper:

4000e7d4 <mvHwsTwsiInitWrapper>:
mvHwsTwsiInitWrapper():
4000e7d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000e7d6:	4e24      	ldr	r6, [pc, #144]	; (4000e868 <mvHwsTwsiInitWrapper+0x94>)
4000e7d8:	6835      	ldr	r5, [r6, #0]
4000e7da:	1c6c      	adds	r4, r5, #1
4000e7dc:	f04f 0400 	mov.w	r4, #0
4000e7e0:	d13e      	bne.n	4000e860 <mvHwsTwsiInitWrapper+0x8c>
4000e7e2:	f88d 400c 	strb.w	r4, [sp, #12]
4000e7e6:	9402      	str	r4, [sp, #8]
4000e7e8:	f7ff ffb2 	bl	4000e750 <mvBoardTclkGet>
4000e7ec:	4602      	mov	r2, r0
4000e7ee:	3001      	adds	r0, #1
4000e7f0:	d035      	beq.n	4000e85e <mvHwsTwsiInitWrapper+0x8a>
4000e7f2:	491e      	ldr	r1, [pc, #120]	; (4000e86c <mvHwsTwsiInitWrapper+0x98>)
4000e7f4:	ab02      	add	r3, sp, #8
4000e7f6:	4620      	mov	r0, r4
4000e7f8:	9400      	str	r4, [sp, #0]
4000e7fa:	f7ff fb3a 	bl	4000de72 <mvTwsiInit>
4000e7fe:	2301      	movs	r3, #1
4000e800:	6033      	str	r3, [r6, #0]
4000e802:	f7ff ff9b 	bl	4000e73c <mvBoardIdGet>
4000e806:	2816      	cmp	r0, #22
4000e808:	d12a      	bne.n	4000e860 <mvHwsTwsiInitWrapper+0x8c>
4000e80a:	4b19      	ldr	r3, [pc, #100]	; (4000e870 <mvHwsTwsiInitWrapper+0x9c>)
4000e80c:	4621      	mov	r1, r4
4000e80e:	4819      	ldr	r0, [pc, #100]	; (4000e874 <mvHwsTwsiInitWrapper+0xa0>)
4000e810:	681a      	ldr	r2, [r3, #0]
4000e812:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
4000e816:	601a      	str	r2, [r3, #0]
4000e818:	681a      	ldr	r2, [r3, #0]
4000e81a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
4000e81e:	601a      	str	r2, [r3, #0]
4000e820:	4b15      	ldr	r3, [pc, #84]	; (4000e878 <mvHwsTwsiInitWrapper+0xa4>)
4000e822:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
4000e826:	601a      	str	r2, [r3, #0]
4000e828:	641c      	str	r4, [r3, #64]	; 0x40
4000e82a:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
4000e82e:	f7ff ff53 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e832:	4621      	mov	r1, r4
4000e834:	4811      	ldr	r0, [pc, #68]	; (4000e87c <mvHwsTwsiInitWrapper+0xa8>)
4000e836:	f7ff ff4f 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e83a:	4621      	mov	r1, r4
4000e83c:	4810      	ldr	r0, [pc, #64]	; (4000e880 <mvHwsTwsiInitWrapper+0xac>)
4000e83e:	f7ff ff4b 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e842:	4810      	ldr	r0, [pc, #64]	; (4000e884 <mvHwsTwsiInitWrapper+0xb0>)
4000e844:	f06f 5100 	mvn.w	r1, #536870912	; 0x20000000
4000e848:	f7ff ff46 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e84c:	480e      	ldr	r0, [pc, #56]	; (4000e888 <mvHwsTwsiInitWrapper+0xb4>)
4000e84e:	490f      	ldr	r1, [pc, #60]	; (4000e88c <mvHwsTwsiInitWrapper+0xb8>)
4000e850:	f7ff ff42 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e854:	480e      	ldr	r0, [pc, #56]	; (4000e890 <mvHwsTwsiInitWrapper+0xbc>)
4000e856:	4629      	mov	r1, r5
4000e858:	f7ff ff3e 	bl	4000e6d8 <gppRegSet.isra.0.constprop.2>
4000e85c:	e000      	b.n	4000e860 <mvHwsTwsiInitWrapper+0x8c>
4000e85e:	2410      	movs	r4, #16
4000e860:	4620      	mov	r0, r4
4000e862:	b004      	add	sp, #16
4000e864:	bd70      	pop	{r4, r5, r6, pc}
4000e866:	bf00      	nop
4000e868:	40014f34 	andmi	r4, r1, r4, lsr pc
4000e86c:	000186a0 	andeq	r8, r1, r0, lsr #13
4000e870:	d001108c 	andle	r1, r1, ip, lsl #1
4000e874:	0001810c 	andeq	r8, r1, ip, lsl #2
4000e878:	d0018100 	andle	r8, r1, r0, lsl #2
4000e87c:	0001814c 	andeq	r8, r1, ip, asr #2
4000e880:	0001818c 	andeq	r8, r1, ip, lsl #3
4000e884:	00018104 	andeq	r8, r1, r4, lsl #2
4000e888:	00018144 	andeq	r8, r1, r4, asr #2
4000e88c:	ffc9efff 			; <UNDEFINED> instruction: 0xffc9efff
4000e890:	00018184 	andeq	r8, r1, r4, lsl #3

Disassembly of section .text.mvSysEnvSuspendWakeupCheck:

4000e894 <mvSysEnvSuspendWakeupCheck>:
mvSysEnvSuspendWakeupCheck():
4000e894:	b530      	push	{r4, r5, lr}
4000e896:	b087      	sub	sp, #28
4000e898:	4d23      	ldr	r5, [pc, #140]	; (4000e928 <mvSysEnvSuspendWakeupCheck+0x94>)
4000e89a:	466c      	mov	r4, sp
4000e89c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e89e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e8a0:	e895 0003 	ldmia.w	r5, {r0, r1}
4000e8a4:	e884 0003 	stmia.w	r4, {r0, r1}
4000e8a8:	f7ff ff48 	bl	4000e73c <mvBoardIdGet>
4000e8ac:	f000 000f 	and.w	r0, r0, #15
4000e8b0:	2802      	cmp	r0, #2
4000e8b2:	d903      	bls.n	4000e8bc <mvSysEnvSuspendWakeupCheck+0x28>
4000e8b4:	481d      	ldr	r0, [pc, #116]	; (4000e92c <mvSysEnvSuspendWakeupCheck+0x98>)
4000e8b6:	f7ff fe59 	bl	4000e56c <mvPrintf>
4000e8ba:	e02f      	b.n	4000e91c <mvSysEnvSuspendWakeupCheck+0x88>
4000e8bc:	ab06      	add	r3, sp, #24
4000e8be:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
4000e8c2:	f850 3c14 	ldr.w	r3, [r0, #-20]
4000e8c6:	1c59      	adds	r1, r3, #1
4000e8c8:	d028      	beq.n	4000e91c <mvSysEnvSuspendWakeupCheck+0x88>
4000e8ca:	1c9a      	adds	r2, r3, #2
4000e8cc:	d028      	beq.n	4000e920 <mvSysEnvSuspendWakeupCheck+0x8c>
4000e8ce:	08da      	lsrs	r2, r3, #3
4000e8d0:	f003 0107 	and.w	r1, r3, #7
4000e8d4:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
4000e8d8:	240f      	movs	r4, #15
4000e8da:	0089      	lsls	r1, r1, #2
4000e8dc:	0092      	lsls	r2, r2, #2
4000e8de:	fa04 f101 	lsl.w	r1, r4, r1
4000e8e2:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e8e6:	2401      	movs	r4, #1
4000e8e8:	6810      	ldr	r0, [r2, #0]
4000e8ea:	ea20 0101 	bic.w	r1, r0, r1
4000e8ee:	6011      	str	r1, [r2, #0]
4000e8f0:	095a      	lsrs	r2, r3, #5
4000e8f2:	f003 031f 	and.w	r3, r3, #31
4000e8f6:	f202 6204 	addw	r2, r2, #1540	; 0x604
4000e8fa:	fa04 f303 	lsl.w	r3, r4, r3
4000e8fe:	0192      	lsls	r2, r2, #6
4000e900:	1d11      	adds	r1, r2, #4
4000e902:	3210      	adds	r2, #16
4000e904:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
4000e908:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e90c:	6808      	ldr	r0, [r1, #0]
4000e90e:	4318      	orrs	r0, r3
4000e910:	6008      	str	r0, [r1, #0]
4000e912:	6810      	ldr	r0, [r2, #0]
4000e914:	4018      	ands	r0, r3
4000e916:	bf18      	it	ne
4000e918:	2002      	movne	r0, #2
4000e91a:	e002      	b.n	4000e922 <mvSysEnvSuspendWakeupCheck+0x8e>
4000e91c:	2000      	movs	r0, #0
4000e91e:	e000      	b.n	4000e922 <mvSysEnvSuspendWakeupCheck+0x8e>
4000e920:	2001      	movs	r0, #1
4000e922:	b007      	add	sp, #28
4000e924:	bd30      	pop	{r4, r5, pc}
4000e926:	bf00      	nop
4000e928:	40011de4 	andmi	r1, r1, r4, ror #27
4000e92c:	40011bb0 			; <UNDEFINED> instruction: 0x40011bb0

Disassembly of section .text.mvSysEnvIdIndexGet:

4000e930 <mvSysEnvIdIndexGet>:
mvSysEnvIdIndexGet():
4000e930:	f646 0324 	movw	r3, #26660	; 0x6824
4000e934:	4298      	cmp	r0, r3
4000e936:	d01f      	beq.n	4000e978 <mvSysEnvIdIndexGet+0x48>
4000e938:	d80b      	bhi.n	4000e952 <mvSysEnvIdIndexGet+0x22>
4000e93a:	f646 0311 	movw	r3, #26641	; 0x6811
4000e93e:	4298      	cmp	r0, r3
4000e940:	d016      	beq.n	4000e970 <mvSysEnvIdIndexGet+0x40>
4000e942:	3312      	adds	r3, #18
4000e944:	4298      	cmp	r0, r3
4000e946:	d015      	beq.n	4000e974 <mvSysEnvIdIndexGet+0x44>
4000e948:	f646 0310 	movw	r3, #26640	; 0x6810
4000e94c:	4298      	cmp	r0, r3
4000e94e:	d10b      	bne.n	4000e968 <mvSysEnvIdIndexGet+0x38>
4000e950:	e014      	b.n	4000e97c <mvSysEnvIdIndexGet+0x4c>
4000e952:	f646 1325 	movw	r3, #26917	; 0x6925
4000e956:	4298      	cmp	r0, r3
4000e958:	d010      	beq.n	4000e97c <mvSysEnvIdIndexGet+0x4c>
4000e95a:	3303      	adds	r3, #3
4000e95c:	4298      	cmp	r0, r3
4000e95e:	d007      	beq.n	4000e970 <mvSysEnvIdIndexGet+0x40>
4000e960:	f646 0328 	movw	r3, #26664	; 0x6828
4000e964:	4298      	cmp	r0, r3
4000e966:	d001      	beq.n	4000e96c <mvSysEnvIdIndexGet+0x3c>
4000e968:	2000      	movs	r0, #0
4000e96a:	4770      	bx	lr
4000e96c:	2003      	movs	r0, #3
4000e96e:	4770      	bx	lr
4000e970:	2002      	movs	r0, #2
4000e972:	4770      	bx	lr
4000e974:	2004      	movs	r0, #4
4000e976:	4770      	bx	lr
4000e978:	2005      	movs	r0, #5
4000e97a:	4770      	bx	lr
4000e97c:	2001      	movs	r0, #1
4000e97e:	4770      	bx	lr

Disassembly of section .text.mvSysEnvModelGet:

4000e980 <mvSysEnvModelGet>:
mvSysEnvModelGet():
4000e980:	b508      	push	{r3, lr}
4000e982:	4b16      	ldr	r3, [pc, #88]	; (4000e9dc <mvSysEnvModelGet+0x5c>)
4000e984:	681a      	ldr	r2, [r3, #0]
4000e986:	f646 0324 	movw	r3, #26660	; 0x6824
4000e98a:	0c12      	lsrs	r2, r2, #16
4000e98c:	429a      	cmp	r2, r3
4000e98e:	d80b      	bhi.n	4000e9a8 <mvSysEnvModelGet+0x28>
4000e990:	3b01      	subs	r3, #1
4000e992:	429a      	cmp	r2, r3
4000e994:	d217      	bcs.n	4000e9c6 <mvSysEnvModelGet+0x46>
4000e996:	f646 0310 	movw	r3, #26640	; 0x6810
4000e99a:	429a      	cmp	r2, r3
4000e99c:	d315      	bcc.n	4000e9ca <mvSysEnvModelGet+0x4a>
4000e99e:	3301      	adds	r3, #1
4000e9a0:	429a      	cmp	r2, r3
4000e9a2:	d910      	bls.n	4000e9c6 <mvSysEnvModelGet+0x46>
4000e9a4:	330f      	adds	r3, #15
4000e9a6:	e00c      	b.n	4000e9c2 <mvSysEnvModelGet+0x42>
4000e9a8:	f646 1320 	movw	r3, #26912	; 0x6920
4000e9ac:	429a      	cmp	r2, r3
4000e9ae:	d00a      	beq.n	4000e9c6 <mvSysEnvModelGet+0x46>
4000e9b0:	d802      	bhi.n	4000e9b8 <mvSysEnvModelGet+0x38>
4000e9b2:	f646 0328 	movw	r3, #26664	; 0x6828
4000e9b6:	e004      	b.n	4000e9c2 <mvSysEnvModelGet+0x42>
4000e9b8:	f646 1325 	movw	r3, #26917	; 0x6925
4000e9bc:	429a      	cmp	r2, r3
4000e9be:	d002      	beq.n	4000e9c6 <mvSysEnvModelGet+0x46>
4000e9c0:	3303      	adds	r3, #3
4000e9c2:	429a      	cmp	r2, r3
4000e9c4:	d101      	bne.n	4000e9ca <mvSysEnvModelGet+0x4a>
4000e9c6:	b290      	uxth	r0, r2
4000e9c8:	bd08      	pop	{r3, pc}
4000e9ca:	4805      	ldr	r0, [pc, #20]	; (4000e9e0 <mvSysEnvModelGet+0x60>)
4000e9cc:	f646 0320 	movw	r3, #26656	; 0x6820
4000e9d0:	4904      	ldr	r1, [pc, #16]	; (4000e9e4 <mvSysEnvModelGet+0x64>)
4000e9d2:	f7ff fdcb 	bl	4000e56c <mvPrintf>
4000e9d6:	f646 0020 	movw	r0, #26656	; 0x6820
4000e9da:	bd08      	pop	{r3, pc}
4000e9dc:	d0018238 	andle	r8, r1, r8, lsr r2
4000e9e0:	40011bef 	andmi	r1, r1, pc, ror #23
4000e9e4:	4001245f 	andmi	r2, r1, pc, asr r4

Disassembly of section .text.mvSysEnvUnitMaxNumGet:

4000e9e8 <mvSysEnvUnitMaxNumGet>:
mvSysEnvUnitMaxNumGet():
4000e9e8:	2807      	cmp	r0, #7
4000e9ea:	b510      	push	{r4, lr}
4000e9ec:	4604      	mov	r4, r0
4000e9ee:	d906      	bls.n	4000e9fe <mvSysEnvUnitMaxNumGet+0x16>
4000e9f0:	4808      	ldr	r0, [pc, #32]	; (4000ea14 <mvSysEnvUnitMaxNumGet+0x2c>)
4000e9f2:	4622      	mov	r2, r4
4000e9f4:	4908      	ldr	r1, [pc, #32]	; (4000ea18 <mvSysEnvUnitMaxNumGet+0x30>)
4000e9f6:	f7ff fdb9 	bl	4000e56c <mvPrintf>
4000e9fa:	2000      	movs	r0, #0
4000e9fc:	bd10      	pop	{r4, pc}
4000e9fe:	f7ff ffbf 	bl	4000e980 <mvSysEnvModelGet>
4000ea02:	f7ff ff95 	bl	4000e930 <mvSysEnvIdIndexGet>
4000ea06:	2306      	movs	r3, #6
4000ea08:	fb03 0404 	mla	r4, r3, r4, r0
4000ea0c:	4b03      	ldr	r3, [pc, #12]	; (4000ea1c <mvSysEnvUnitMaxNumGet+0x34>)
4000ea0e:	5d18      	ldrb	r0, [r3, r4]
4000ea10:	bd10      	pop	{r4, pc}
4000ea12:	bf00      	nop
4000ea14:	40011c2b 	andmi	r1, r1, fp, lsr #24
4000ea18:	4001248b 	andmi	r2, r1, fp, lsl #9
4000ea1c:	40014f3c 	andmi	r4, r1, ip, lsr pc

Disassembly of section .text.mvSysEnvUsbVbusReset:

4000ea20 <mvSysEnvUsbVbusReset>:
mvSysEnvUsbVbusReset():
4000ea20:	b530      	push	{r4, r5, lr}
4000ea22:	b08b      	sub	sp, #44	; 0x2c
4000ea24:	4d14      	ldr	r5, [pc, #80]	; (4000ea78 <mvSysEnvUsbVbusReset+0x58>)
4000ea26:	ac01      	add	r4, sp, #4
4000ea28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000ea2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000ea2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000ea2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000ea30:	682b      	ldr	r3, [r5, #0]
4000ea32:	6023      	str	r3, [r4, #0]
4000ea34:	f7ff fe82 	bl	4000e73c <mvBoardIdGet>
4000ea38:	f000 000f 	and.w	r0, r0, #15
4000ea3c:	2802      	cmp	r0, #2
4000ea3e:	d90e      	bls.n	4000ea5e <mvSysEnvUsbVbusReset+0x3e>
4000ea40:	480e      	ldr	r0, [pc, #56]	; (4000ea7c <mvSysEnvUsbVbusReset+0x5c>)
4000ea42:	b00b      	add	sp, #44	; 0x2c
4000ea44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
4000ea48:	f7ff bd90 	b.w	4000e56c <mvPrintf>
4000ea4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
4000ea50:	6858      	ldr	r0, [r3, #4]
4000ea52:	1c43      	adds	r3, r0, #1
4000ea54:	d001      	beq.n	4000ea5a <mvSysEnvUsbVbusReset+0x3a>
4000ea56:	f7ff fe45 	bl	4000e6e4 <mvSysEnvUsbVbusGppReset>
4000ea5a:	3401      	adds	r4, #1
4000ea5c:	e004      	b.n	4000ea68 <mvSysEnvUsbVbusReset+0x48>
4000ea5e:	250c      	movs	r5, #12
4000ea60:	ab01      	add	r3, sp, #4
4000ea62:	2400      	movs	r4, #0
4000ea64:	fb05 3500 	mla	r5, r5, r0, r3
4000ea68:	2002      	movs	r0, #2
4000ea6a:	f7ff ffbd 	bl	4000e9e8 <mvSysEnvUnitMaxNumGet>
4000ea6e:	4284      	cmp	r4, r0
4000ea70:	d3ec      	bcc.n	4000ea4c <mvSysEnvUsbVbusReset+0x2c>
4000ea72:	b00b      	add	sp, #44	; 0x2c
4000ea74:	bd30      	pop	{r4, r5, pc}
4000ea76:	bf00      	nop
4000ea78:	40011dfc 	strdmi	r1, [r1], -ip
4000ea7c:	40011c4c 	andmi	r1, r1, ip, asr #24

Disassembly of section .text.mvSysEnvDeviceIdGet:

4000ea80 <mvSysEnvDeviceIdGet>:
mvSysEnvDeviceIdGet():
4000ea80:	b530      	push	{r4, r5, lr}
4000ea82:	b08d      	sub	sp, #52	; 0x34
4000ea84:	4d0e      	ldr	r5, [pc, #56]	; (4000eac0 <mvSysEnvDeviceIdGet+0x40>)
4000ea86:	ac01      	add	r4, sp, #4
4000ea88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000ea8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000ea8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000ea8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000ea90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
4000ea94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
4000ea98:	4c0a      	ldr	r4, [pc, #40]	; (4000eac4 <mvSysEnvDeviceIdGet+0x44>)
4000ea9a:	6820      	ldr	r0, [r4, #0]
4000ea9c:	1c42      	adds	r2, r0, #1
4000ea9e:	d10d      	bne.n	4000eabc <mvSysEnvDeviceIdGet+0x3c>
4000eaa0:	4b09      	ldr	r3, [pc, #36]	; (4000eac8 <mvSysEnvDeviceIdGet+0x48>)
4000eaa2:	aa0c      	add	r2, sp, #48	; 0x30
4000eaa4:	4809      	ldr	r0, [pc, #36]	; (4000eacc <mvSysEnvDeviceIdGet+0x4c>)
4000eaa6:	681b      	ldr	r3, [r3, #0]
4000eaa8:	f3c3 63c2 	ubfx	r3, r3, #27, #3
4000eaac:	6023      	str	r3, [r4, #0]
4000eaae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
4000eab2:	f853 1c2c 	ldr.w	r1, [r3, #-44]
4000eab6:	f7ff fd59 	bl	4000e56c <mvPrintf>
4000eaba:	6820      	ldr	r0, [r4, #0]
4000eabc:	b00d      	add	sp, #52	; 0x34
4000eabe:	bd30      	pop	{r4, r5, pc}
4000eac0:	40011e20 	andmi	r1, r1, r0, lsr #28
4000eac4:	40014f30 	andmi	r4, r1, r0, lsr pc
4000eac8:	d0018600 	andle	r8, r1, r0, lsl #12
4000eacc:	40011c8a 	andmi	r1, r1, sl, lsl #25

Disassembly of section .text.mvSysEnvDeviceRevGet:

4000ead0 <mvSysEnvDeviceRevGet>:
mvSysEnvDeviceRevGet():
4000ead0:	4b02      	ldr	r3, [pc, #8]	; (4000eadc <mvSysEnvDeviceRevGet+0xc>)
4000ead2:	6818      	ldr	r0, [r3, #0]
4000ead4:	f3c0 2003 	ubfx	r0, r0, #8, #4
4000ead8:	4770      	bx	lr
4000eada:	bf00      	nop
4000eadc:	d001823c 	andle	r8, r1, ip, lsr r2

Disassembly of section .text.mvSysEnvi2cAddrGet:

4000eae0 <mvSysEnvi2cAddrGet>:
mvSysEnvi2cAddrGet():
4000eae0:	b508      	push	{r3, lr}
4000eae2:	f7ff fff5 	bl	4000ead0 <mvSysEnvDeviceRevGet>
4000eae6:	2800      	cmp	r0, #0
4000eae8:	bf14      	ite	ne
4000eaea:	2057      	movne	r0, #87	; 0x57
4000eaec:	2050      	moveq	r0, #80	; 0x50
4000eaee:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvSysEnvDlbConfigPtrGet:

4000eaf0 <mvSysEnvDlbConfigPtrGet>:
mvSysEnvDlbConfigPtrGet():
4000eaf0:	4800      	ldr	r0, [pc, #0]	; (4000eaf4 <mvSysEnvDlbConfigPtrGet+0x4>)
4000eaf2:	4770      	bx	lr
4000eaf4:	400143e0 	andmi	r4, r1, r0, ror #7

Disassembly of section .text.mvSysEnvGetCSEnaFromReg:

4000eaf8 <mvSysEnvGetCSEnaFromReg>:
mvSysEnvGetCSEnaFromReg():
4000eaf8:	4b02      	ldr	r3, [pc, #8]	; (4000eb04 <mvSysEnvGetCSEnaFromReg+0xc>)
4000eafa:	6818      	ldr	r0, [r3, #0]
4000eafc:	f000 000f 	and.w	r0, r0, #15
4000eb00:	4770      	bx	lr
4000eb02:	bf00      	nop
4000eb04:	d00015e0 	andle	r1, r0, r0, ror #11

Disassembly of section .text.mvSysEnvTimerIsRefClk25Mhz:

4000eb08 <mvSysEnvTimerIsRefClk25Mhz>:
mvSysEnvTimerIsRefClk25Mhz():
4000eb08:	2001      	movs	r0, #1
4000eb0a:	4770      	bx	lr

Disassembly of section .text.mvSysEnvReadPcieGenSetting:

4000eb0c <mvSysEnvReadPcieGenSetting>:
mvSysEnvReadPcieGenSetting():
4000eb0c:	b570      	push	{r4, r5, r6, lr}
4000eb0e:	b086      	sub	sp, #24
4000eb10:	2600      	movs	r6, #0
4000eb12:	4605      	mov	r5, r0
4000eb14:	f88d 6017 	strb.w	r6, [sp, #23]
4000eb18:	f7ff ffe2 	bl	4000eae0 <mvSysEnvi2cAddrGet>
4000eb1c:	2401      	movs	r4, #1
4000eb1e:	2303      	movs	r3, #3
4000eb20:	4669      	mov	r1, sp
4000eb22:	9303      	str	r3, [sp, #12]
4000eb24:	f10d 0217 	add.w	r2, sp, #23
4000eb28:	4623      	mov	r3, r4
4000eb2a:	f88d 6004 	strb.w	r6, [sp, #4]
4000eb2e:	9402      	str	r4, [sp, #8]
4000eb30:	9404      	str	r4, [sp, #16]
4000eb32:	9000      	str	r0, [sp, #0]
4000eb34:	4630      	mov	r0, r6
4000eb36:	f7ff fabc 	bl	4000e0b2 <mvTwsiRead>
4000eb3a:	2800      	cmp	r0, #0
4000eb3c:	d10a      	bne.n	4000eb54 <mvSysEnvReadPcieGenSetting+0x48>
4000eb3e:	f89d 3017 	ldrb.w	r3, [sp, #23]
4000eb42:	f003 0304 	and.w	r3, r3, #4
4000eb46:	b2db      	uxtb	r3, r3
4000eb48:	b913      	cbnz	r3, 4000eb50 <mvSysEnvReadPcieGenSetting+0x44>
4000eb4a:	602c      	str	r4, [r5, #0]
4000eb4c:	4618      	mov	r0, r3
4000eb4e:	e007      	b.n	4000eb60 <mvSysEnvReadPcieGenSetting+0x54>
4000eb50:	6028      	str	r0, [r5, #0]
4000eb52:	e005      	b.n	4000eb60 <mvSysEnvReadPcieGenSetting+0x54>
4000eb54:	4803      	ldr	r0, [pc, #12]	; (4000eb64 <mvSysEnvReadPcieGenSetting+0x58>)
4000eb56:	4904      	ldr	r1, [pc, #16]	; (4000eb68 <mvSysEnvReadPcieGenSetting+0x5c>)
4000eb58:	f7ff fd08 	bl	4000e56c <mvPrintf>
4000eb5c:	f04f 30ff 	mov.w	r0, #4294967295
4000eb60:	b006      	add	sp, #24
4000eb62:	bd70      	pop	{r4, r5, r6, pc}
4000eb64:	40011ca1 	andmi	r1, r1, r1, lsr #25
4000eb68:	40012470 	andmi	r2, r1, r0, ror r4

Disassembly of section .rodata.str1.1:

4000eb6c <.rodata.str1.1>:
4000eb6c:	2a200a0a 	bcs	4081139c <startIf+0x7f09c4>
4000eb70:	2a2a2a2a 	bcs	40a99420 <startIf+0xa78a48>
4000eb74:	2a2a2a2a 	bcs	40a99424 <startIf+0xa78a4c>
4000eb78:	2020202a 	eorcs	r2, r0, sl, lsr #32
4000eb7c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000eb80:	00202020 	eoreq	r2, r0, r0, lsr #32
4000eb84:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000eb88:	2164656c 	cmncs	r4, ip, ror #10
4000eb8c:	2a202020 	bcs	40816c14 <startIf+0x7f623c>
4000eb90:	2a2a2a2a 	bcs	40a99440 <startIf+0xa78a68>
4000eb94:	0a2a2a2a 	beq	40a99444 <startIf+0xa78a6c>
4000eb98:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
4000eb9c:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
4000eba0:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4000eba4:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4000eba8:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000ebac:	006e6f69 	rsbeq	r6, lr, r9, ror #30
4000ebb0:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
4000ebb4:	69205345 	stmdbvs	r0!, {r0, r2, r6, r8, r9, ip, lr}
4000ebb8:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
4000ebbc:	7a696c61 	bvc	41a69d48 <startIf+0x1a49370>
4000ebc0:	6f697461 	svcvs	0x00697461
4000ebc4:	5244006e 	subpl	r0, r4, #110	; 0x6e
4000ebc8:	69204d41 	stmdbvs	r0!, {r0, r6, r8, sl, fp, lr}
4000ebcc:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
4000ebd0:	7a696c61 	bvc	41a69d5c <startIf+0x1a49384>
4000ebd4:	6f697461 	svcvs	0x00697461
4000ebd8:	7553006e 	ldrbvc	r0, [r3, #-110]	; 0x6e
4000ebdc:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
4000ebe0:	61772064 	cmnvs	r7, r4, rrx
4000ebe4:	7520656b 	strvc	r6, [r0, #-1387]!	; 0x56b
4000ebe8:	73250070 	teqvc	r5, #112	; 0x70
4000ebec:	5754203a 	smmlarpl	r4, sl, r0, r2
4000ebf0:	52204953 	eorpl	r4, r0, #1359872	; 0x14c000
4000ebf4:	20646165 	rsbcs	r6, r4, r5, ror #2
4000ebf8:	2720666f 	strcs	r6, [r0, -pc, ror #12]!
4000ebfc:	73737661 	cmnvc	r3, #101711872	; 0x6100000
4000ec00:	2770696b 	ldrbcs	r6, [r0, -fp, ror #18]!
4000ec04:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000ec08:	0a64656c 	beq	419281c0 <startIf+0x19077e8>
4000ec0c:	53564100 	cmppl	r6, #0, 2
4000ec10:	6c657320 	stclvs	3, cr7, [r5], #-128	; 0xffffff80
4000ec14:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
4000ec18:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
4000ec1c:	206d6f72 	rsbcs	r6, sp, r2, ror pc
4000ec20:	53554645 	cmppl	r5, #72351744	; 0x4500000
4000ec24:	69642045 	stmdbvs	r4!, {r0, r2, r6, sp}^
4000ec28:	6c626173 	wstrdvs	wr6, [r2], #-460	; 0xfffffe34
4000ec2c:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
4000ec30:	70696b53 	rsbvc	r6, r9, r3, asr fp
4000ec34:	61657220 	cmnvs	r5, r0, lsr #4
4000ec38:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
4000ec3c:	55464520 	strbpl	r4, [r6, #-1312]	; 0x520
4000ec40:	76204553 			; <UNDEFINED> instruction: 0x76204553
4000ec44:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
4000ec48:	000a2973 	andeq	r2, sl, r3, ror r9
4000ec4c:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
4000ec50:	69646972 	stmdbvs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
4000ec54:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
4000ec58:	75616665 	strbvc	r6, [r1, #-1637]!	; 0x665
4000ec5c:	4120746c 	teqmi	r0, ip, ror #8
4000ec60:	76205356 			; <UNDEFINED> instruction: 0x76205356
4000ec64:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
4000ec68:	3a6f7420 	bcc	41bebcf0 <startIf+0x1bcb318>
4000ec6c:	25783020 	ldrbcs	r3, [r8, #-32]!
4000ec70:	25000a58 	strcs	r0, [r0, #-2648]	; 0xa58
4000ec74:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
4000ec78:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000ec7c:	6552203a 	ldrbvs	r2, [r2, #-58]	; 0x3a
4000ec80:	61206461 	teqvs	r0, r1, ror #8
4000ec84:	6e75206e 	wcmpgtshvs	wr2, wr5, wr14
4000ec88:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
4000ec8c:	6564206e 	strbvs	r2, [r4, #-110]!	; 0x6e
4000ec90:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
4000ec94:	20444920 	subcs	r4, r4, r0, lsr #18
4000ec98:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 4000eb08 <mvSysEnvTimerIsRefClk25Mhz>
4000ec9c:	40532720 	subsmi	r2, r3, r0, lsr #14
4000eca0:	000a2752 	andeq	r2, sl, r2, asr r7
4000eca4:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000eca8:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000ecac:	3a676e69 	bcc	419ea658 <startIf+0x19c9c80>
4000ecb0:	6f725720 	svcvs	0x00725720
4000ecb4:	7320676e 	teqvc	r0, #28835840	; 0x1b80000
4000ecb8:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000ecbc:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
4000ecc0:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
4000ecc4:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
4000ecc8:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000eccc:	20642523 	rsbcs	r2, r4, r3, lsr #10
4000ecd0:	7325000a 	teqvc	r5, #10
4000ecd4:	7245203a 	subvc	r2, r5, #58	; 0x3a
4000ecd8:	3a726f72 	bcc	41caaaa8 <startIf+0x1c8a0d0>
4000ecdc:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
4000ece0:	20736564 	rsbscs	r6, r3, r4, ror #10
4000ece4:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000ece8:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000ecec:	63207369 	teqvs	r0, #-1543503871	; 0xa4000001
4000ecf0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000ecf4:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
4000ecf8:	74002064 	strvc	r2, [r0], #-100	; 0x64
4000ecfc:	7974206f 	ldmdbvc	r4!, {r0, r1, r2, r3, r5, r6, sp}^
4000ed00:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
4000ed04:	74203a73 	strtvc	r3, [r0], #-2675	; 0xa73
4000ed08:	20657079 	rsbcs	r7, r5, r9, ror r0
4000ed0c:	65726c61 	ldrbvs	r6, [r2, #-3169]!	; 0xc61
4000ed10:	20796461 	rsbscs	r6, r9, r1, ror #8
4000ed14:	75206e69 	strvc	r6, [r0, #-3689]!	; 0xe69
4000ed18:	000a6573 	andeq	r6, sl, r3, ror r5
4000ed1c:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000ed20:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000ed24:	3a676e69 	bcc	419ea6d0 <startIf+0x19c9cf8>
4000ed28:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
4000ed2c:	20736564 	rsbscs	r6, r3, r4, ror #10
4000ed30:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000ed34:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000ed38:	00207369 	eoreq	r7, r0, r9, ror #6
4000ed3c:	20746573 	rsbscs	r6, r4, r3, ror r5
4000ed40:	74206f74 	strtvc	r6, [r0], #-3956	; 0xf74
4000ed44:	20657079 	rsbcs	r7, r5, r9, ror r0
4000ed48:	0a2e7325 	beq	40bab9e4 <startIf+0xb8b00c>
4000ed4c:	3a732500 	bcc	41cd8154 <startIf+0x1cb777c>
4000ed50:	78614d20 	stmdavc	r1!, {r5, r8, sl, fp, lr}^
4000ed54:	6d756d69 	ldclvs	13, cr6, [r5, #-420]!	; 0xfffffe5c
4000ed58:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4000ed5c:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4000ed60:	6c206465 	stcvs	4, cr6, [r0], #-404	; 0xfffffe6c
4000ed64:	73656e61 	cmnvc	r5, #1552	; 0x610
4000ed68:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4000ed6c:	6c610020 	wstrhvs	wr0, [r1], #-32
4000ed70:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
4000ed74:	65732079 	ldrbvs	r2, [r3, #-121]!	; 0x79
4000ed78:	6f742074 	svcvs	0x00742074
4000ed7c:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
4000ed80:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
4000ed84:	28206570 	stmdacs	r0!, {r4, r5, r6, r8, sl, sp, lr}
4000ed88:	696d696c 	stmdbvs	sp!, {r2, r3, r5, r6, r8, fp, sp, lr}^
4000ed8c:	203d2074 	eorscs	r2, sp, r4, ror r0
4000ed90:	0a296425 	beq	40a67e2c <startIf+0xa47454>
4000ed94:	3a732500 	bcc	41cd819c <startIf+0x1cb77c4>
4000ed98:	72615720 	rsbvc	r5, r1, #32, 14	; 0x800000
4000ed9c:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4000eda0:	7277203a 	rsbsvc	r2, r7, #58	; 0x3a
4000eda4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4000eda8:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4000edac:	6f207265 	svcvs	0x00207265
4000edb0:	616c2066 	cmnvs	ip, r6, rrx
4000edb4:	2073656e 	rsbscs	r6, r3, lr, ror #10
4000edb8:	73207369 	teqvc	r0, #-1543503871	; 0xa4000001
4000edbc:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
4000edc0:	4158206f 	cmpmi	r8, pc, rrx
4000edc4:	2d204955 	stccs	9, cr4, [r0, #-340]!	; 0xfffffeac
4000edc8:	0a642520 	beq	41918250 <startIf+0x18f7878>
4000edcc:	3a732500 	bcc	41cd81d4 <startIf+0x1cb77fc>
4000edd0:	55415820 	strbpl	r5, [r1, #-2080]	; 0x820
4000edd4:	61682049 	cmnvs	r8, r9, asr #32
4000edd8:	6f742073 	svcvs	0x00742073
4000eddc:	20656220 	rsbcs	r6, r5, r0, lsr #4
4000ede0:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
4000ede4:	2064656e 	rsbcs	r6, r4, lr, ror #10
4000ede8:	34206e6f 	strtcc	r6, [r0], #-3695	; 0xe6f
4000edec:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000edf0:	000a7365 	andeq	r7, sl, r5, ror #6
4000edf4:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000edf8:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000edfc:	3a676e69 	bcc	419ea7a8 <startIf+0x19c9dd0>
4000ee00:	6f727720 	svcvs	0x00727720
4000ee04:	6e20676e 	cdpvs	7, 2, cr6, cr0, cr14, {3}
4000ee08:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
4000ee0c:	666f2072 			; <UNDEFINED> instruction: 0x666f2072
4000ee10:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ee14:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
4000ee18:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
4000ee1c:	6f742074 	svcvs	0x00742074
4000ee20:	41585220 	cmpmi	r8, r0, lsr #4
4000ee24:	2d204955 	stccs	9, cr4, [r0, #-340]!	; 0xfffffeac
4000ee28:	0a642520 	beq	419182b0 <startIf+0x18f78d8>
4000ee2c:	3a732500 	bcc	41cd8234 <startIf+0x1cb785c>
4000ee30:	41585220 	cmpmi	r8, r0, lsr #4
4000ee34:	68204955 	stmdavs	r0!, {r0, r2, r4, r6, r8, fp, lr}
4000ee38:	74207361 	strtvc	r7, [r0], #-865	; 0x361
4000ee3c:	6562206f 	strbvs	r2, [r2, #-111]!	; 0x6f
4000ee40:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
4000ee44:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xe69
4000ee48:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
4000ee4c:	616c2032 	cmnvs	ip, r2, lsr r0
4000ee50:	0a73656e 	beq	41ce8410 <startIf+0x1cc7a38>
4000ee54:	3a732500 	bcc	41cd825c <startIf+0x1cb7884>
4000ee58:	72615720 	rsbvc	r5, r1, #32, 14	; 0x800000
4000ee5c:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4000ee60:	7277203a 	rsbsvc	r2, r7, #58	; 0x3a
4000ee64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4000ee68:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4000ee6c:	6f207265 	svcvs	0x00207265
4000ee70:	616c2066 	cmnvs	ip, r6, rrx
4000ee74:	2073656e 	rsbscs	r6, r3, lr, ror #10
4000ee78:	73207369 	teqvc	r0, #-1543503871	; 0xa4000001
4000ee7c:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
4000ee80:	4550206f 	ldrbmi	r2, [r0, #-111]	; 0x6f
4000ee84:	2d203058 	wstrbcs	wr3, [r0, #-88]!
4000ee88:	0a642520 	beq	41918310 <startIf+0x18f7938>
4000ee8c:	3a732500 	bcc	41cd8294 <startIf+0x1cb78bc>
4000ee90:	49435020 	stmdbmi	r3, {r5, ip, lr}^
4000ee94:	20347865 	eorscs	r7, r4, r5, ror #16
4000ee98:	20736168 	rsbscs	r6, r3, r8, ror #2
4000ee9c:	62206f74 	eorvs	r6, r0, #116, 30	; 0x1d0
4000eea0:	65642065 	strbvs	r2, [r4, #-101]!	; 0x65
4000eea4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0x966
4000eea8:	6e6f2064 	cdpvs	0, 6, cr2, cr15, cr4, {3}
4000eeac:	6c203420 	stcvs	4, cr3, [r0], #-128	; 0xffffff80
4000eeb0:	73656e61 	cmnvc	r5, #1552	; 0x610
4000eeb4:	766d000a 	strbtvc	r0, [sp], -sl
4000eeb8:	53737748 	cmnpl	r3, #72, 14	; 0x1200000
4000eebc:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000eec0:	71655373 	smcvc	21811	; 0x5533
4000eec4:	6e496244 	cdpvs	2, 4, cr6, cr9, cr4, {2}
4000eec8:	203a7469 	eorscs	r7, sl, r9, ror #8
4000eecc:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
4000eed0:	72207365 	eorvc	r7, r0, #-1811939327	; 0x94000001
4000eed4:	73697665 	cmnvc	r9, #105906176	; 0x6500000
4000eed8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000eedc:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4000eee0:	69207265 	stmdbvs	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
4000eee4:	6f6e2073 	svcvs	0x006e2073
4000eee8:	75732074 	ldrbvc	r2, [r3, #-116]!	; 0x74
4000eeec:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4000eef0:	0a646574 	beq	419284c8 <startIf+0x1907af0>
4000eef4:	616f6200 	cmnvs	pc, r0, lsl #4
4000eef8:	53206472 	teqpl	r0, #1912602624	; 0x72000000
4000eefc:	65447265 	strbvs	r7, [r4, #-613]	; 0x265
4000ef00:	616c2073 	smcvs	49667	; 0xc203
4000ef04:	2073656e 	rsbscs	r6, r3, lr, ror #10
4000ef08:	6f706f74 	svcvs	0x00706f74
4000ef0c:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4000ef10:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
4000ef14:	736c6961 	cmnvc	ip, #1589248	; 0x184000
4000ef18:	20000a3a 	andcs	r0, r0, sl, lsr sl
4000ef1c:	614c207c 	hvcvs	49676	; 0xc20c
4000ef20:	2320656e 	teqcs	r0, #461373440	; 0x1b800000
4000ef24:	53207c20 	teqpl	r0, #32, 24	; 0x2000
4000ef28:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
4000ef2c:	2020207c 	eorcs	r2, r0, ip, ror r0
4000ef30:	70795420 	rsbsvc	r5, r9, r0, lsr #8
4000ef34:	20202065 	eorcs	r2, r0, r5, rrx
4000ef38:	0a7c2020 	beq	41f16fc0 <startIf+0x1ef65e8>
4000ef3c:	2d2d2000 	wstrbcs	wr2, [sp]
4000ef40:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef44:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef48:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef4c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef50:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef54:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef58:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef5c:	20000a7c 	andcs	r0, r0, ip, ror sl
4000ef60:	2020207c 	eorcs	r2, r0, ip, ror r0
4000ef64:	20206425 	eorcs	r6, r0, r5, lsr #8
4000ef68:	207c2020 	rsbscs	r2, ip, r0, lsr #32
4000ef6c:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000ef70:	207c2020 	rsbscs	r2, ip, r0, lsr #32
4000ef74:	43500020 	cmpmi	r0, #32
4000ef78:	78306549 	ldmdavc	r0!, {r0, r3, r6, r8, sl, sp, lr}
4000ef7c:	30252d34 	eorcc	r2, r5, r4, lsr sp
4000ef80:	20206431 	eorcs	r6, r0, r1, lsr r4
4000ef84:	00732500 	rsbseq	r2, r3, r0, lsl #10
4000ef88:	2d2d2d20 	stccs	13, cr2, [sp, #-128]!	; 0xffffff80
4000ef8c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef90:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef94:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef98:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ef9c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000efa0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000efa4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000efa8:	7325000a 	teqvc	r5, #10
4000efac:	7245203a 	subvc	r2, r5, #58	; 0x3a
4000efb0:	3a726f72 	bcc	41caad80 <startIf+0x1c8a3a8>
4000efb4:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000efb8:	20736544 	rsbscs	r6, r3, r4, asr #10
4000efbc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
4000efc0:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000efc4:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
4000efc8:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
4000efcc:	6f707075 	svcvs	0x00707075
4000efd0:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4000efd4:	7325000a 	teqvc	r5, #10
4000efd8:	7245203a 	subvc	r2, r5, #58	; 0x3a
4000efdc:	3a726f72 	bcc	41caadac <startIf+0x1c8a3d4>
4000efe0:	46455220 	strbmi	r5, [r5], -r0, lsr #4
4000efe4:	4b4c435f 	blmi	4131fd68 <startIf+0x12ff390>
4000efe8:	4c45535f 	mcrrmi	3, 5, r5, r5, cr15
4000efec:	4f544345 	svcmi	0x00544345
4000eff0:	41565f52 	cmpmi	r6, r2, asr pc
4000eff4:	6f66204c 	svcvs	0x0066204c
4000eff8:	65532072 	ldrbvs	r2, [r3, #-114]	; 0x72
4000effc:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
4000f000:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000f004:	64252065 	strtvs	r2, [r5], #-101	; 0x65
4000f008:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000f00c:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
4000f010:	25000a67 	strcs	r0, [r0, #-2663]	; 0xa67
4000f014:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
4000f018:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4000f01c:	203a676e 	eorscs	r6, sl, lr, ror #14
4000f020:	65494350 	strbvs	r4, [r9, #-848]	; 0x350
4000f024:	6d203458 	stcvs	4, cr3, [r0, #-352]!	; 0xfffffea0
4000f028:	2065646f 	rsbcs	r6, r5, pc, ror #8
4000f02c:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
4000f030:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
4000f034:	6f707075 	svcvs	0x00707075
4000f038:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4000f03c:	206e6920 	rsbcs	r6, lr, r0, lsr #18
4000f040:	73696874 	cmnvc	r9, #116, 16	; 0x740000
4000f044:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
4000f048:	20656369 	rsbcs	r6, r5, r9, ror #6
4000f04c:	7325000a 	teqvc	r5, #10
4000f050:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
4000f054:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
4000f058:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000f05c:	25232065 	strcs	r2, [r3, #-101]!	; 0x65
4000f060:	73692064 	cmnvc	r9, #100	; 0x64
4000f064:	69642020 	stmdbvs	r4!, {r5, sp}^
4000f068:	6c626173 	wstrdvs	wr6, [r2], #-460	; 0xfffffe34
4000f06c:	000a6465 	andeq	r6, sl, r5, ror #8
4000f070:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000f074:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000f078:	3a676e69 	bcc	419eaa24 <startIf+0x19ca04c>
4000f07c:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000f080:	20736544 	rsbscs	r6, r3, r4, asr #10
4000f084:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000f088:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4000f08c:	646e6120 	strbtvs	r6, [lr], #-288	; 0x120
4000f090:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000f094:	64252065 	strtvs	r2, [r5], #-101	; 0x65
4000f098:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4000f09c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000f0a4 <mvSysEnvReadPcieGenSetting+0x598>
4000f0a0:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4000f0a4:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4000f0a8:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
4000f0ac:	7465676f 	strbtvc	r6, [r5], #-1903	; 0x76f
4000f0b0:	0a726568 	beq	41ca8658 <startIf+0x1c87c80>
4000f0b4:	3a732500 	bcc	41cd84bc <startIf+0x1cb7ae4>
4000f0b8:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000f0bc:	20736544 	rsbscs	r6, r3, r4, asr #10
4000f0c0:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000f0c4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4000f0c8:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000f0cc:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4000f0d0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
4000f0d4:	000a6576 	andeq	r6, sl, r6, ror r5
4000f0d8:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000f0dc:	6f727245 	svcvs	0x00727245
4000f0e0:	72203a72 	eorvc	r3, r0, #466944	; 0x72000
4000f0e4:	6c436665 	mcrrvs	6, 6, r6, r3, cr5
4000f0e8:	206b636f 	rsbcs	r6, fp, pc, ror #6
4000f0ec:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4000f0f0:	5320726f 	teqpl	r0, #-268435450	; 0xf0000006
4000f0f4:	65447265 	strbvs	r7, [r4, #-613]	; 0x265
4000f0f8:	616c2073 	smcvs	49667	; 0xc203
4000f0fc:	2320656e 	teqcs	r0, #461373440	; 0x1b800000
4000f100:	202c6425 	eorcs	r6, ip, r5, lsr #8
4000f104:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
4000f108:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000f10c:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
4000f110:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
4000f114:	6f707075 	svcvs	0x00707075
4000f118:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4000f11c:	766d000a 	strbtvc	r0, [sp], -sl
4000f120:	52737748 	rsbspl	r7, r3, #72, 14	; 0x1200000
4000f124:	6c436665 	mcrrvs	6, 6, r6, r3, cr5
4000f128:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
4000f12c:	203a7465 	eorscs	r7, sl, r5, ror #8
4000f130:	20666572 	rsbcs	r6, r6, r2, ror r5
4000f134:	636f6c63 	cmnvs	pc, #25344	; 0x6300
4000f138:	7369206b 	cmnvc	r9, #107	; 0x6b
4000f13c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000f144 <mvSysEnvReadPcieGenSetting+0x638>
4000f140:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
4000f144:	66206469 	strtvs	r6, [r0], -r9, ror #8
4000f148:	7320726f 	teqvc	r0, #-268435450	; 0xf0000006
4000f14c:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000f150:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
4000f154:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
4000f158:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
4000f15c:	73774876 	cmnvc	r7, #7733248	; 0x760000
4000f160:	43666552 	cmnmi	r6, #343932928	; 0x14800000
4000f164:	6b636f6c 	blvs	418eaf1c <startIf+0x18ca544>
4000f168:	3a746553 	bcc	41d286bc <startIf+0x1d07ce4>
4000f16c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000f174 <mvSysEnvReadPcieGenSetting+0x668>
4000f170:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4000f174:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4000f178:	73206465 	teqvc	r0, #1694498816	; 0x65000000
4000f17c:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000f180:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
4000f184:	000a6570 	andeq	r6, sl, r0, ror r5
4000f188:	6553766d 	ldrbvs	r7, [r3, #-1645]	; 0x66d
4000f18c:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f190:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
4000f194:	43705572 	cmnmi	r0, #478150656	; 0x1c800000
4000f198:	3a6c7274 	bcc	41b2bb70 <startIf+0x1b0b198>
4000f19c:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
4000f1a0:	20736564 	rsbscs	r6, r3, r4, ror #10
4000f1a4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
4000f1a8:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000f1ac:	20646e61 	rsbcs	r6, r4, r1, ror #28
4000f1b0:	65657073 	strbvs	r7, [r5, #-115]!	; 0x73
4000f1b4:	64252064 	strtvs	r2, [r5], #-100	; 0x64
4000f1b8:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4000f1bc:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000f1c4 <mvSysEnvReadPcieGenSetting+0x6b8>
4000f1c0:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4000f1c4:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4000f1c8:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
4000f1cc:	7465676f 	strbtvc	r6, [r5], #-1903	; 0x76f
4000f1d0:	0a726568 	beq	41ca8778 <startIf+0x1c87da0>
4000f1d4:	726f4600 	rsbvc	r4, pc, #0, 12
4000f1d8:	676e6963 	strbvs	r6, [lr, -r3, ror #18]!
4000f1dc:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
4000f1e0:	6f74206b 	svcvs	0x0074206b
4000f1e4:	4e454720 	cdpmi	7, 4, cr4, cr5, cr0, {1}
4000f1e8:	6e6f2031 	mcrvs	0, 3, r2, cr15, cr1, {1}
4000f1ec:	49435020 	stmdbmi	r3, {r5, ip, lr}^
4000f1f0:	64252d65 	strtvs	r2, [r5], #-3429	; 0xd65
4000f1f4:	766d000a 	strbtvc	r0, [sp], -sl
4000f1f8:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
4000f1fc:	6f507365 	svcvs	0x00507365
4000f200:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
4000f204:	72744370 	rsbsvc	r4, r4, #112, 6	; 0xc0000001
4000f208:	62203a6c 	eorvs	r3, r0, #108, 20	; 0x6c000
4000f20c:	73206461 	teqvc	r0, #1627389952	; 0x61000000
4000f210:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000f214:	70795473 	rsbsvc	r5, r9, r3, ror r4
4000f218:	61702065 	cmnvs	r0, r5, rrx
4000f21c:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
4000f220:	0a726574 	beq	41ca87f8 <startIf+0x1c87e20>
4000f224:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
4000f228:	6f507377 	svcvs	0x00507377
4000f22c:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
4000f230:	72655370 	rsbvc	r5, r5, #112, 6	; 0xc0000001
4000f234:	4c736564 	ldclmi	5, cr6, [r3], #-400	; 0xfffffe70
4000f238:	73656e61 	cmnvc	r5, #1552	; 0x610
4000f23c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
4000f240:	70707573 	rsbsvc	r7, r0, r3, ror r5
4000f244:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
4000f248:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
4000f24c:	6c632066 	wstrhvs	wr2, [r3], #-102
4000f250:	0a6b636f 	beq	41ae8014 <startIf+0x1ac763c>
4000f254:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
4000f258:	70732068 	rsbsvc	r2, r3, r8, rrx
4000f25c:	20646565 	rsbcs	r6, r4, r5, ror #10
4000f260:	20594850 	subscs	r4, r9, r0, asr r8
4000f264:	6556202d 	ldrbvs	r2, [r6, #-45]	; 0x2d
4000f268:	6f697372 	svcvs	0x00697372
4000f26c:	00203a6e 	eoreq	r3, r0, lr, ror #20
4000f270:	00302e32 	eorseq	r2, r0, r2, lsr lr
4000f274:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4000f278:	72744373 	rsbsvc	r4, r4, #-872415231	; 0xcc000001
4000f27c:	6769486c 	strbvs	r4, [r9, -ip, ror #16]!
4000f280:	65705368 	ldrbvs	r5, [r0, #-872]!	; 0x368
4000f284:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
4000f288:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f28c:	43796850 	cmnmi	r9, #80, 16	; 0x500000
4000f290:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000f294:	45203a67 	strmi	r3, [r0, #-2663]!	; 0xa67
4000f298:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000f29c:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
4000f2a0:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f2a4:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4000f2a8:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4000f2ac:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000f2b0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000f2b4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000f2b8:	6948000a 	stmdbvs	r8, {r1, r3}^
4000f2bc:	73206867 	teqvc	r0, #6750208	; 0x670000
4000f2c0:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
4000f2c4:	59485020 	stmdbpl	r8, {r5, ip, lr}^
4000f2c8:	45202d20 	strmi	r2, [r0, #-3360]!	; 0xd20
4000f2cc:	6465646e 	strbtvs	r6, [r5], #-1134	; 0x46e
4000f2d0:	63755320 	cmnvs	r5, #32, 6	; 0x80000000
4000f2d4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
4000f2d8:	6c6c7566 	stclvs	5, cr7, [ip], #-408	; 0xfffffe68
4000f2dc:	50000a79 	andpl	r0, r0, r9, ror sl
4000f2e0:	30654943 	rsbcc	r4, r5, r3, asr #18
4000f2e4:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f2e8:	50002020 	andpl	r2, r0, r0, lsr #32
4000f2ec:	31654943 	cmncc	r5, r3, asr #18
4000f2f0:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f2f4:	50002020 	andpl	r2, r0, r0, lsr #32
4000f2f8:	32654943 	rsbcc	r4, r5, #1097728	; 0x10c000
4000f2fc:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f300:	50002020 	andpl	r2, r0, r0, lsr #32
4000f304:	33654943 	cmncc	r5, #1097728	; 0x10c000
4000f308:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f30c:	53002020 	movwpl	r2, #32
4000f310:	30415441 	subcc	r5, r1, r1, asr #8
4000f314:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f318:	53002020 	movwpl	r2, #32
4000f31c:	31415441 	cmpcc	r1, r1, asr #8
4000f320:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f324:	53002020 	movwpl	r2, #32
4000f328:	32415441 	subcc	r5, r1, #1090519040	; 0x41000000
4000f32c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f330:	53002020 	movwpl	r2, #32
4000f334:	33415441 	movtcc	r5, #5185	; 0x1441
4000f338:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f33c:	53002020 	movwpl	r2, #32
4000f340:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f344:	20202030 	eorcs	r2, r0, r0, lsr r0
4000f348:	53002020 	movwpl	r2, #32
4000f34c:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f350:	20202031 	eorcs	r2, r0, r1, lsr r0
4000f354:	53002020 	movwpl	r2, #32
4000f358:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f35c:	20202032 	eorcs	r2, r0, r2, lsr r0
4000f360:	51002020 	tstpl	r0, r0, lsr #32
4000f364:	494d4753 	stmdbmi	sp, {r0, r1, r4, r6, r8, r9, sl, lr}^
4000f368:	20202049 	eorcs	r2, r0, r9, asr #32
4000f36c:	55002020 	strpl	r2, [r0, #-32]
4000f370:	20334253 	eorscs	r4, r3, r3, asr r2
4000f374:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xf48
4000f378:	55002030 	strpl	r2, [r0, #-48]	; 0x30
4000f37c:	20334253 	eorscs	r4, r3, r3, asr r2
4000f380:	54534f48 	ldrbpl	r4, [r3], #-3912	; 0xf48
4000f384:	55002031 	strpl	r2, [r0, #-49]	; 0x31
4000f388:	20334253 	eorscs	r4, r3, r3, asr r2
4000f38c:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
4000f390:	53004543 	movwpl	r4, #1347	; 0x543
4000f394:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f398:	302d3376 	eorcc	r3, sp, r6, ror r3
4000f39c:	53002020 	movwpl	r2, #32
4000f3a0:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f3a4:	312d3376 	teqcc	sp, r6, ror r3
4000f3a8:	53002020 	movwpl	r2, #32
4000f3ac:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f3b0:	322d3376 	eorcc	r3, sp, #-671088639	; 0xd8000001
4000f3b4:	53002020 	movwpl	r2, #32
4000f3b8:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f3bc:	332d3376 	teqcc	sp, #-671088639	; 0xd8000001
4000f3c0:	58002020 	stmdapl	r0, {r5, sp}
4000f3c4:	20495541 	subcs	r5, r9, r1, asr #10
4000f3c8:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f3cc:	52002020 	andpl	r2, r0, #32
4000f3d0:	49554158 	ldmdbmi	r5, {r3, r4, r6, r8, lr}^
4000f3d4:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f3d8:	44002020 	strmi	r2, [r0], #-32
4000f3dc:	55414645 	strbpl	r4, [r1, #-1605]	; 0x645
4000f3e0:	5320544c 	teqpl	r0, #76, 8	; 0x4c000000
4000f3e4:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
4000f3e8:	414c0053 	qdaddmi	r0, r3, ip
4000f3ec:	535f5453 	cmppl	pc, #1392508928	; 0x53000000
4000f3f0:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
4000f3f4:	59545f53 	ldmdbpl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
4000f3f8:	6d004550 	stcvs	5, cr4, [r0, #-320]	; 0xfffffec0
4000f3fc:	78655076 	stmdavc	r5!, {r1, r2, r4, r5, r6, ip, lr}^
4000f400:	61636f4c 	cmnvs	r3, ip, asr #30
4000f404:	7375426c 	cmnvc	r5, #108, 4	; 0xc0000006
4000f408:	536d754e 	cmnpl	sp, #327155712	; 0x13800000
4000f40c:	203a7465 	eorscs	r7, sl, r5, ror #8
4000f410:	656c6c49 	strbvs	r6, [ip, #-3145]!	; 0xc49
4000f414:	206c6167 	rsbcs	r6, ip, r7, ror #2
4000f418:	20737562 	rsbscs	r7, r3, r2, ror #10
4000f41c:	626d756e 	rsbvs	r7, sp, #461373440	; 0x1b800000
4000f420:	25207265 	strcs	r7, [r0, #-613]!	; 0x265
4000f424:	50000a64 	andpl	r0, r0, r4, ror #20
4000f428:	64255845 	strtvs	r5, [r5], #-2117	; 0x845
4000f42c:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000f430:	63726f66 	cmnvs	r2, #408	; 0x198
4000f434:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
4000f438:	4547206f 	strbmi	r2, [r7, #-111]	; 0x6f
4000f43c:	000a314e 	andeq	r3, sl, lr, asr #2
4000f440:	202a2a3a 	eorcs	r2, sl, sl, lsr sl
4000f444:	6b6e694c 	blvs	41ba997c <startIf+0x1b88fa4>
4000f448:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000f44c:	316e6547 	cmncc	lr, r7, asr #10
4000f450:	6863202c 	stmdavs	r3!, {r2, r3, r5, sp}^
4000f454:	206b6365 	rsbcs	r6, fp, r5, ror #6
4000f458:	20656874 	rsbcs	r6, r5, r4, ror r8
4000f45c:	63205045 	teqvs	r0, #69	; 0x45
4000f460:	62617061 	rsbvs	r7, r1, #97	; 0x61
4000f464:	74696c69 	strbtvc	r6, [r9], #-3177	; 0xc69
4000f468:	000a2079 	andeq	r2, sl, r9, ror r0
4000f46c:	65494350 	strbvs	r4, [r9, #-848]	; 0x350
4000f470:	6449202c 	strbvs	r2, [r9], #-44	; 0x2c
4000f474:	3a002078 	bcc	4001765c <mvSysEnvSocUnitNums+0x2720>
4000f478:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
4000f47c:	7075206b 	rsbsvc	r2, r5, fp, rrx
4000f480:	64617267 	strbtvs	r7, [r1], #-615	; 0x267
4000f484:	74206465 	strtvc	r6, [r0], #-1125	; 0x465
4000f488:	6547206f 	strbvs	r2, [r7, #-111]	; 0x6f
4000f48c:	6220326e 	eorvs	r3, r0, #-536870906	; 0xe0000006
4000f490:	64657361 	strbtvs	r7, [r5], #-865	; 0x361
4000f494:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
4000f498:	65696c63 	strbvs	r6, [r9, #-3171]!	; 0xc63
4000f49c:	6320746e 	teqvs	r0, #1845493760	; 0x6e000000
4000f4a0:	69626170 	stmdbvs	r2!, {r4, r5, r6, r8, sp, lr}^
4000f4a4:	6974696c 	ldmdbvs	r4!, {r2, r3, r5, r6, r8, fp, sp, lr}^
4000f4a8:	0a207365 	beq	4082c244 <startIf+0x80b86c>
4000f4ac:	72203a00 	eorvc	r3, r0, #0, 20
4000f4b0:	69616d65 	stmdbvs	r1!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
4000f4b4:	4720736e 	strmi	r7, [r0, -lr, ror #6]!
4000f4b8:	0a316e65 	beq	40c6ae54 <startIf+0xc4a47c>
4000f4bc:	64203a00 	strtvs	r3, [r0], #-2560	; 0xa00
4000f4c0:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
4000f4c4:	20646574 	rsbcs	r6, r4, r4, ror r5
4000f4c8:	6c206f6e 	stcvs	15, cr6, [r0], #-440	; 0xfffffe48
4000f4cc:	0a6b6e69 	beq	41aeae78 <startIf+0x1aca4a0>
4000f4d0:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
4000f4d4:	65537377 	ldrbvs	r7, [r3, #-887]	; 0x377
4000f4d8:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f4dc:	49716553 	ldmdbmi	r1!, {r0, r1, r4, r6, r8, sl, sp, lr}^
4000f4e0:	3a74696e 	bcc	41d29aa0 <startIf+0x1d090c8>
4000f4e4:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000f4e8:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f4ec:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
4000f4f0:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
4000f4f4:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
4000f4f8:	7a696c61 	bvc	41a6a684 <startIf+0x1a49cac>
4000f4fc:	6f697461 	svcvs	0x00697461
4000f500:	6166206e 	cmnvs	r6, lr, rrx
4000f504:	000a6c69 	andeq	r6, sl, r9, ror #24
4000f508:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000f50c:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
4000f510:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
4000f514:	72452044 	subvc	r2, r5, #68	; 0x44
4000f518:	2c726f72 	ldclcs	15, cr6, [r2], #-456	; 0xfffffe38
4000f51c:	69737520 	ldmdbvs	r3!, {r5, r8, sl, ip, sp, lr}^
4000f520:	3420676e 	strtcc	r6, [r0], #-1902	; 0x76e
4000f524:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000f528:	20736544 	rsbscs	r6, r3, r4, asr #10
4000f52c:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000f530:	25000a73 	strcs	r0, [r0, #-2675]	; 0xa73
4000f534:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
4000f538:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000f53c:	614c203a 	cmpvs	ip, sl, lsr r0
4000f540:	3423656e 	strtcc	r6, [r3], #-1390	; 0x56e
4000f544:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
4000f548:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
4000f54c:	36206563 	strtcc	r6, [r0], -r3, ror #10
4000f550:	20303138 	eorscs	r3, r0, r8, lsr r1
4000f554:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
4000f558:	4120746f 	teqmi	r0, pc, ror #8
4000f55c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
4000f560:	000a2e65 	andeq	r2, sl, r5, ror #28
4000f564:	696e490a 	stmdbvs	lr!, {r1, r3, r8, fp, lr}^
4000f568:	75432074 	strbvc	r2, [r3, #-116]	; 0x74
4000f56c:	6d6f7473 	stclvs	4, cr7, [pc, #-460]!	; 4000f3a8 <mvSysEnvReadPcieGenSetting+0x89c>
4000f570:	62207265 	eorvs	r7, r0, #1342177286	; 0x50000006
4000f574:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
4000f578:	64640020 	strbtvs	r0, [r4], #-32
4000f57c:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
4000f580:	706f5474 	rsbvc	r5, pc, r4, ror r4	; <UNPREDICTABLE>
4000f584:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
4000f588:	70614d79 	rsbvc	r4, r1, r9, ror sp
4000f58c:	6f62203a 	svcvs	0x0062203a
4000f590:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
4000f594:	78303d44 	ldmdavc	r0!, {r2, r6, r8, sl, fp, ip, sp}
4000f598:	000a7825 	andeq	r7, sl, r5, lsr #16
4000f59c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
4000f5a0:	67206465 	strvs	r6, [r0, -r5, ror #8]!
4000f5a4:	44207465 	strtmi	r7, [r0], #-1125	; 0x465
4000f5a8:	20335244 	eorscs	r5, r3, r4, asr #4
4000f5ac:	6f706f54 	svcvs	0x00706f54
4000f5b0:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4000f5b4:	70616d20 	rsbvc	r6, r1, r0, lsr #26
4000f5b8:	6e692820 	cdpvs	8, 6, cr2, cr9, cr0, {1}
4000f5bc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
4000f5c0:	6f622064 	svcvs	0x00622064
4000f5c4:	20647261 	rsbcs	r7, r4, r1, ror #4
4000f5c8:	23204449 	teqcs	r0, #1224736768	; 0x49000000
4000f5cc:	000a2964 	andeq	r2, sl, r4, ror #18
4000f5d0:	2a2a2a0a 	bcs	40a99e00 <startIf+0xa79428>
4000f5d4:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000f5d8:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f5dc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4000f5e0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
4000f5e4:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
4000f5e8:	72644463 	rsbvc	r4, r4, #1660944384	; 0x63000000
4000f5ec:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
4000f5f0:	6f4e203a 	svcvs	0x004e203a
4000f5f4:	74616d20 	strbtvc	r6, [r1], #-3360	; 0xd20
4000f5f8:	66206863 	strtvs	r6, [r0], -r3, ror #16
4000f5fc:	7220726f 	eorvc	r7, r0, #-268435450	; 0xf0000006
4000f600:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f604:	64657473 	strbtvs	r7, [r5], #-1139	; 0x473
4000f608:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
4000f60c:	646f6d20 	strbtvs	r6, [pc], #-3360	; 4000f614 <mvSysEnvReadPcieGenSetting+0xb08>
4000f610:	2a202e65 	bcs	4081afac <startIf+0x7fa5d4>
4000f614:	0a0a2a2a 	beq	40299ec4 <startIf+0x2794ec>
4000f618:	72724500 	rsbsvc	r4, r2, #0, 10
4000f61c:	2520726f 	strcs	r7, [r0, #-623]!	; 0x26f
4000f620:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
4000f624:	6c694620 	stclvs	6, cr4, [r9], #-128	; 0xffffff80
4000f628:	73253a65 	teqvc	r5, #413696	; 0x65000
4000f62c:	6e694c20 	cdpvs	12, 6, cr4, cr9, cr0, {1}
4000f630:	64253a65 	strtvs	r3, [r5], #-2661	; 0xa65
4000f634:	6464000a 	strbtvs	r0, [r4], #-10
4000f638:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
4000f63c:	5f74696e 	svcpl	0x0074696e
4000f640:	76706974 			; <UNDEFINED> instruction: 0x76706974
4000f644:	00632e32 	rsbeq	r2, r3, r2, lsr lr
4000f648:	6f727245 	svcvs	0x00727245
4000f64c:	57203a72 			; <UNDEFINED> instruction: 0x57203a72
4000f650:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
4000f654:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
4000f658:	20656369 	rsbcs	r6, r5, r9, ror #6
4000f65c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
4000f660:	20666f20 	rsbcs	r6, r6, r0, lsr #30
4000f664:	203a7343 	eorscs	r7, sl, r3, asr #6
4000f668:	72724500 	rsbsvc	r4, r2, #0, 10
4000f66c:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f670:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
4000f674:	654d2067 	strbvs	r2, [sp, #-103]	; 0x67
4000f678:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4000f67c:	7a697320 	bvc	41a6c304 <startIf+0x1a4b92c>
4000f680:	666f2065 	strbtvs	r2, [pc], -r5, rrx
4000f684:	3a734320 	bcc	41ce030c <startIf+0x1cbf934>
4000f688:	73250020 	teqvc	r5, #32
4000f68c:	61725420 	cmnvs	r2, r0, lsr #8
4000f690:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000f694:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000f698:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000f69c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000f6a0:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
4000f6a4:	6f6f6220 	svcvs	0x006f6220
4000f6a8:	202d2074 	eorcs	r2, sp, r4, ror r0
4000f6ac:	70696b53 	rsbvc	r6, r9, r3, asr fp
4000f6b0:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
4000f6b4:	72542073 	subsvc	r2, r4, #115	; 0x73
4000f6b8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
4000f6bc:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
4000f6c0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f6c4:	2065636e 	rsbcs	r6, r5, lr, ror #6
4000f6c8:	6f706f74 	svcvs	0x00706f74
4000f6cc:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4000f6d0:	616f6c20 	cmnvs	pc, r0, lsr #24
4000f6d4:	202d2064 	eorcs	r2, sp, r4, rrx
4000f6d8:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
4000f6dc:	000a4445 	andeq	r4, sl, r5, asr #8
4000f6e0:	54207325 	strtpl	r7, [r0], #-805	; 0x325
4000f6e4:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
4000f6e8:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000f6ec:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
4000f6f0:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
4000f6f4:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
4000f6f8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
4000f6fc:	25000a44 	strcs	r0, [r0, #-2628]	; 0xa44
4000f700:	72542073 	subsvc	r2, r4, #115	; 0x73
4000f704:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
4000f708:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
4000f70c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f710:	2065636e 	rsbcs	r6, r5, lr, ror #6
4000f714:	7753202d 	ldrbvc	r2, [r3, -sp, lsr #32]
4000f718:	68637469 	stmdavs	r3!, {r0, r3, r5, r6, sl, ip, sp, lr}^
4000f71c:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000f720:	52414258 	subpl	r4, r1, #88, 4	; 0x80000005
4000f724:	6e695720 	cdpvs	7, 6, cr5, cr9, cr0, {1}
4000f728:	20776f64 	rsbscs	r6, r7, r4, ror #30
4000f72c:	46206f74 	qsub16mi	r6, r0, r4
4000f730:	50747361 	rsbspl	r7, r4, r1, ror #6
4000f734:	20687461 	rsbcs	r7, r8, r1, ror #8
4000f738:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
4000f73c:	0a20776f 	beq	4082d500 <startIf+0x80cb28>
4000f740:	72646400 	rsbvc	r6, r4, #0, 8
4000f744:	73614633 	cmnvc	r1, #53477376	; 0x3300000
4000f748:	74615074 	strbtvc	r5, [r1], #-116	; 0x74
4000f74c:	6e794468 	cdpvs	4, 7, cr4, cr9, cr8, {3}
4000f750:	63696d61 	cmnvs	r9, #6208	; 0x1840
4000f754:	69537343 	ldmdbvs	r3, {r0, r1, r6, r8, r9, ip, sp, lr}^
4000f758:	6f43657a 	svcvs	0x0043657a
4000f75c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4000f760:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000f764:	0a44454c 	beq	41120c9c <startIf+0x11002c4>
4000f768:	20732500 	rsbscs	r2, r3, r0, lsl #10
4000f76c:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
4000f770:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4000f774:	71655320 	cmnvc	r5, r0, lsr #6
4000f778:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
4000f77c:	202d2065 	eorcs	r2, sp, r5, rrx
4000f780:	65646e45 	strbvs	r6, [r4, #-3653]!	; 0xe45
4000f784:	75532064 	ldrbvc	r2, [r3, #-100]	; 0x64
4000f788:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
4000f78c:	6c756673 	ldclvs	6, cr6, [r5], #-460	; 0xfffffe34
4000f790:	000a796c 	andeq	r7, sl, ip, ror #18
4000f794:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
4000f798:	202d2d00 	eorcs	r2, sp, r0, lsl #26
4000f79c:	696e7564 	stmdbvs	lr!, {r2, r5, r6, r8, sl, ip, sp, lr}^
4000f7a0:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
4000f7a4:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
4000f7a8:	20737265 	rsbscs	r7, r3, r5, ror #4
4000f7ac:	000a2d2d 	andeq	r2, sl, sp, lsr #26
4000f7b0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000f7b4:	2d2d0020 	wstrbcs	wr0, [sp, #-32]!
4000f7b8:	79685020 	stmdbvc	r8!, {r5, ip, lr}^
4000f7bc:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
4000f7c0:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
4000f7c4:	2d207372 	stccs	3, cr7, [r0, #-456]!	; 0xfffffe38
4000f7c8:	55000a2d 	strpl	r0, [r0, #-2605]	; 0xa2d
4000f7cc:	4e4b2d6e 	cdpmi	13, 4, cr2, cr11, cr14, {3}
4000f7d0:	004e574f 	subeq	r5, lr, pc, asr #14
4000f7d4:	6c746954 	ldclvs	9, cr6, [r4], #-336	; 0xfffffeb0
4000f7d8:	49203a65 	stmdbmi	r0!, {r0, r2, r5, r6, r9, fp, ip, sp}
4000f7dc:	2023462f 	eorcs	r4, r3, pc, lsr #12
4000f7e0:	6a54202c 	bvs	41517898 <startIf+0x14f6ec0>
4000f7e4:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
4000f7e8:	61726269 	cmnvs	r2, r9, ror #4
4000f7ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000f7f0:	432c304e 	teqmi	ip, #78	; 0x4e
4000f7f4:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4000f7f8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
4000f7fc:	30506e6f 	subscc	r6, r0, pc, ror #28
4000f800:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
4000f804:	61726269 	cmnvs	r2, r9, ror #4
4000f808:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000f80c:	432c314e 	teqmi	ip, #-2147483629	; 0x80000013
4000f810:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4000f814:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
4000f818:	31506e6f 	cmpcc	r0, pc, ror #28
4000f81c:	6c61432c 	stclvs	3, cr4, [r1], #-176	; 0xffffff50
4000f820:	61726269 	cmnvs	r2, r9, ror #4
4000f824:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000f828:	432c324e 	teqmi	ip, #-536870908	; 0xe0000004
4000f82c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4000f830:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
4000f834:	32506e6f 	subscc	r6, r0, #1776	; 0x6f0
4000f838:	5343002c 	movtpl	r0, #12332	; 0x302c
4000f83c:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
4000f840:	57560020 	ldrbpl	r0, [r6, -r0, lsr #32]
4000f844:	562c7854 			; <UNDEFINED> instruction: 0x562c7854
4000f848:	2c785257 	ldclcs	2, cr5, [r8], #-348	; 0xfffffea4
4000f84c:	745f4c57 	ldrbvc	r4, [pc], #-3159	; 4000f854 <mvSysEnvReadPcieGenSetting+0xd48>
4000f850:	572c746f 	strpl	r7, [ip, -pc, ror #8]!
4000f854:	44415f4c 	strbmi	r5, [r1], #-3916	; 0xf4c
4000f858:	572c4c4c 	strpl	r4, [ip, -ip, asr #24]!
4000f85c:	48505f4c 	ldmdami	r0, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
4000f860:	5f4c522c 	svcpl	0x004c522c
4000f864:	2c746f54 	ldclcs	15, cr6, [r4], #-336	; 0xfffffeb0
4000f868:	415f4c52 	cmpmi	pc, r2, asr ip	; <UNPREDICTABLE>
4000f86c:	2c4c4c44 	mcrrcs	12, 4, r4, ip, cr4
4000f870:	505f4c52 	subspl	r4, pc, r2, asr ip	; <UNPREDICTABLE>
4000f874:	4c522c48 	mrrcmi	12, 4, r2, r2, cr8	; <UNPREDICTABLE>
4000f878:	706d535f 	rsbvc	r5, sp, pc, asr r3
4000f87c:	6e65432c 	cdpvs	3, 6, cr4, cr5, cr12, {1}
4000f880:	432c7854 	teqmi	ip, #84, 16	; 0x540000
4000f884:	78526e65 	ldmdavc	r2, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
4000f888:	6572562c 	ldrbvs	r5, [r2, #-1580]!	; 0x62c
4000f88c:	51442c66 	cmppl	r4, r6, ror #24
4000f890:	66657256 			; <UNDEFINED> instruction: 0x66657256
4000f894:	0909002c 	stmdbeq	r9, {r2, r3, r5}
4000f898:	53425000 	movtpl	r5, #8192	; 0x2000
4000f89c:	502d7854 	eorpl	r7, sp, r4, asr r8
4000f8a0:	64256461 	strtvs	r6, [r5], #-1121	; 0x461
4000f8a4:	4250002c 	subsmi	r0, r0, #44	; 0x2c
4000f8a8:	2d785253 	ldclcs	2, cr5, [r8, #-332]!	; 0xfffffeb4
4000f8ac:	25646150 	strbcs	r6, [r4, #-336]!	; 0x150
4000f8b0:	44002c64 	strmi	r2, [r0], #-3172	; 0xc64
4000f8b4:	3a617461 	bcc	4186ca40 <startIf+0x184c068>
4000f8b8:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
4000f8bc:	002c6425 	eoreq	r6, ip, r5, lsr #8
4000f8c0:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
4000f8c4:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
4000f8c8:	2c64252c 	stclcs	5, cr2, [r4], #-176	; 0xffffff50
4000f8cc:	00585400 	subseq	r5, r8, r0, lsl #8
4000f8d0:	54005852 	strpl	r5, [r0], #-2130	; 0x852
4000f8d4:	78520078 	ldmdavc	r2, {r3, r4, r5, r6}^
4000f8d8:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
4000f8dc:	432c6c61 	teqmi	ip, #24832	; 0x6100
4000f8e0:	64252053 	strtvs	r2, [r5], #-83	; 0x53
4000f8e4:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
4000f8e8:	65657753 	strbvs	r7, [r5, #-1875]!	; 0x753
4000f8ec:	65522c70 	ldrbvs	r2, [r2, #-3184]	; 0xc70
4000f8f0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4000f8f4:	6c64412c 	wstrdvs	wr4, [r4], #-176	; 0xffffff50
4000f8f8:	49002c6c 	stmdbmi	r0, {r2, r3, r5, r6, sl, fp, sp}
4000f8fc:	6425462f 	strtvs	r4, [r5], #-1583	; 0x62f
4000f900:	5948502d 	stmdbpl	r8, {r0, r2, r3, r5, ip, lr}^
4000f904:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
4000f908:	2f490020 	svccs	0x00490020
4000f90c:	20642546 	rsbcs	r2, r4, r6, asr #10
4000f910:	4600202c 	strmi	r2, [r0], -ip, lsr #32
4000f914:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
4000f918:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
4000f91c:	65657753 	strbvs	r7, [r5, #-1875]!	; 0x753
4000f920:	65522c70 	ldrbvs	r2, [r2, #-3184]	; 0xc70
4000f924:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4000f928:	6425202c 	strtvs	r2, [r5], #-44	; 0x2c
4000f92c:	25002c20 	strcs	r2, [r0, #-3104]	; 0xc20
4000f930:	2c206438 	stccs	4, cr6, [r0], #-224	; 0xffffff20
4000f934:	73250020 	teqvc	r5, #32
4000f938:	5351442c 	cmppl	r1, #44, 8	; 0x2c000000
4000f93c:	4c44412c 	wstrdmi	wr4, [r4], #-176	; 0xffffff50
4000f940:	2c2c2c4c 	stccs	12, cr2, [ip], #-304	; 0xfffffed0
4000f944:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
4000f948:	432c6c61 	teqmi	ip, #24832	; 0x6100
4000f94c:	64252053 	strtvs	r2, [r5], #-83	; 0x53
4000f950:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
4000f954:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
4000f958:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
4000f95c:	7365522c 	cmnvc	r5, #44, 4	; 0xc0000002
4000f960:	2c746c75 	ldclcs	12, cr6, [r4], #-468	; 0xfffffe2c
4000f964:	6c6c6441 	stclvs	4, cr6, [ip], #-260	; 0xfffffefc
4000f968:	6946002c 	stmdbvs	r6, {r2, r3, r5}^
4000f96c:	2c6c616e 	wstrdcs	wr6, [ip], #-440	; 0xfffffe48
4000f970:	4c2c7325 	stcmi	3, cr7, [ip], #-148	; 0xffffff6c
4000f974:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
4000f978:	53676e69 	cmnpl	r7, #1680	; 0x690
4000f97c:	70656577 	rsbvc	r6, r5, r7, ror r5
4000f980:	7365522c 	cmnvc	r5, #44, 4	; 0xc0000002
4000f984:	2c746c75 	ldclcs	12, cr6, [r4], #-468	; 0xfffffe2c
4000f988:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000f98c:	7325002c 	teqvc	r5, #44	; 0x2c
4000f990:	5351442c 	cmppl	r1, #44, 8	; 0x2c000000
4000f994:	76654c2c 	strbtvc	r4, [r5], -ip, lsr #24
4000f998:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
4000f99c:	2c2c2c67 	stccs	12, cr2, [ip], #-412	; 0xfffffe64
4000f9a0:	6b6e5500 	blvs	41ba4da8 <startIf+0x1b843d0>
4000f9a4:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
4000f9a8:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0x620
4000f9ac:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000f9b0:	3d007963 	stccc	9, cr7, [r0, #-396]	; 0xfffffe74
4000f9b4:	41563d3d 	cmpmi	r6, sp, lsr sp
4000f9b8:	4144494c 	cmpmi	r4, ip, asr #18
4000f9bc:	57204554 			; <UNDEFINED> instruction: 0x57204554
4000f9c0:	4f444e49 	svcmi	0x00444e49
4000f9c4:	4f4c2057 	svcmi	0x004c2057
4000f9c8:	54532047 	ldrbpl	r2, [r3], #-71	; 0x47
4000f9cc:	3d545241 	ldclcc	2, cr5, [r4, #-260]	; 0xfffffefc
4000f9d0:	000a3d3d 	andeq	r3, sl, sp, lsr sp
4000f9d4:	20524444 	subscs	r4, r2, r4, asr #8
4000f9d8:	71657246 	cmnvc	r5, r6, asr #4
4000f9dc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
4000f9e0:	25203a79 	strcs	r3, [r0, #-2681]!	; 0xa79
4000f9e4:	20202073 	eorcs	r2, r0, r3, ror r0
4000f9e8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
4000f9ec:	000a3d3d 	andeq	r3, sl, sp, lsr sp
4000f9f0:	563d3d3d 			; <UNDEFINED> instruction: 0x563d3d3d
4000f9f4:	44494c41 	strbmi	r4, [r9], #-3137	; 0xc41
4000f9f8:	20455441 	subcs	r5, r5, r1, asr #8
4000f9fc:	444e4957 	strbmi	r4, [lr], #-2391	; 0x957
4000fa00:	4c20574f 	stcmi	7, cr5, [r0], #-316	; 0xfffffec4
4000fa04:	4520474f 	strmi	r4, [r0, #-1871]!	; 0x74f
4000fa08:	3d20444e 	stccc	4, cr4, [r0, #-312]!	; 0xfffffec8
4000fa0c:	000a3d3d 	andeq	r3, sl, sp, lsr sp
4000fa10:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4000fa14:	74532064 	ldrbvc	r2, [r3], #-100	; 0x64
4000fa18:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
4000fa1c:	09000a3a 	stmdbeq	r0, {r1, r3, r4, r5, r9, fp}
4000fa20:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
4000fa24:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
4000fa28:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 4000f860 <mvSysEnvReadPcieGenSetting+0xd54>
4000fa2c:	3a72656c 	bcc	41ca8fe4 <startIf+0x1c8860c>
4000fa30:	0a732520 	beq	41cd8eb8 <startIf+0x1cb84e0>
4000fa34:	6f4c0900 	svcvs	0x004c0900
4000fa38:	72662077 	rsbvc	r2, r6, #119	; 0x77
4000fa3c:	43207165 	teqmi	r0, #1073741849	; 0x40000019
4000fa40:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000fa44:	25203a67 	strcs	r3, [r0, #-2663]!	; 0xa67
4000fa48:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000fa4c:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xf4c
4000fa50:	74615020 	strbtvc	r5, [r1], #-32
4000fa54:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
4000fa58:	7325203a 	teqvc	r5, #58	; 0x3a
4000fa5c:	4d09000a 	wstrbmi	wr0, [r9, #-10]
4000fa60:	75696465 	strbvc	r6, [r9, #-1125]!	; 0x465
4000fa64:	7266206d 	rsbvc	r2, r6, #109	; 0x6d
4000fa68:	43207165 	teqmi	r0, #1073741849	; 0x40000019
4000fa6c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000fa70:	25203a67 	strcs	r3, [r0, #-2663]!	; 0xa67
4000fa74:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000fa78:	203a4c57 	eorscs	r4, sl, r7, asr ip
4000fa7c:	000a7325 	andeq	r7, sl, r5, lsr #6
4000fa80:	3a4c5209 	bcc	413242ac <startIf+0x13038d4>
4000fa84:	0a732520 	beq	41cd8f0c <startIf+0x1cb8534>
4000fa88:	4c570900 	mrrcmi	9, 0, r0, r7, cr0
4000fa8c:	70755320 	rsbsvc	r5, r5, r0, lsr #6
4000fa90:	25203a70 	strcs	r3, [r0, #-2672]!	; 0xa70
4000fa94:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000fa98:	20534250 	subscs	r4, r3, r0, asr r2
4000fa9c:	203a5852 	eorscs	r5, sl, r2, asr r8
4000faa0:	000a7325 	andeq	r7, sl, r5, lsr #6
4000faa4:	53425009 	movtpl	r5, #8201	; 0x2009
4000faa8:	3a585420 	bcc	41624b30 <startIf+0x1604158>
4000faac:	0a732520 	beq	41cd8f34 <startIf+0x1cb855c>
4000fab0:	61540900 	cmpvs	r4, r0, lsl #18
4000fab4:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
4000fab8:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
4000fabc:	6f432071 	svcvs	0x00432071
4000fac0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4000fac4:	7325203a 	teqvc	r5, #58	; 0x3a
4000fac8:	5709000a 	strpl	r0, [r9, -sl]
4000facc:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
4000fad0:	7325203a 	teqvc	r5, #58	; 0x3a
4000fad4:	5209000a 	andpl	r0, r9, #10
4000fad8:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
4000fadc:	7325203a 	teqvc	r5, #58	; 0x3a
4000fae0:	5709000a 	strpl	r0, [r9, -sl]
4000fae4:	4654204c 	ldrbmi	r2, [r4], -ip, asr #32
4000fae8:	70755320 	rsbsvc	r5, r5, r0, lsr #6
4000faec:	25203a70 	strcs	r3, [r0, #-2672]!	; 0xa70
4000faf0:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000faf4:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
4000faf8:	58522072 	ldmdapl	r2, {r1, r4, r5, r6, sp}^
4000fafc:	7325203a 	teqvc	r5, #58	; 0x3a
4000fb00:	5609000a 	strpl	r0, [r9], -sl
4000fb04:	5f464552 	svcpl	0x00464552
4000fb08:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
4000fb0c:	54415242 	strbpl	r5, [r1], #-578	; 0x242
4000fb10:	3a4e4f49 	bcc	413a383c <startIf+0x1382e64>
4000fb14:	0a732520 	beq	41cd8f9c <startIf+0x1cb85c4>
4000fb18:	65430900 	strbvs	r0, [r3, #-2304]	; 0x900
4000fb1c:	2072746e 	rsbscs	r7, r2, lr, ror #8
4000fb20:	203a5854 	eorscs	r5, sl, r4, asr r8
4000fb24:	000a7325 	andeq	r7, sl, r5, lsr #6
4000fb28:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
4000fb2c:	656d2067 	strbvs	r2, [sp, #-103]!	; 0x67
4000fb30:	6973206d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, sp}^
4000fb34:	6500657a 	strvs	r6, [r0, #-1402]	; 0x57a
4000fb38:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
4000fb3c:	64006465 	strvs	r6, [r0], #-1125	; 0x465
4000fb40:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
4000fb44:	0064656c 	rsbeq	r6, r4, ip, ror #10
4000fb48:	746e6909 	strbtvc	r6, [lr], #-2313	; 0x909
4000fb4c:	61667265 	cmnvs	r6, r5, ror #4
4000fb50:	614d6563 	cmpvs	sp, r3, ror #10
4000fb54:	203a6b73 	eorscs	r6, sl, r3, ror fp
4000fb58:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000fb5c:	4e09000a 	wormi	wr0, wr9, wr10
4000fb60:	42206d75 	eormi	r6, r0, #7488	; 0x1d40
4000fb64:	203a7375 	eorscs	r7, sl, r5, ror r3
4000fb68:	0a642520 	beq	41918ff0 <startIf+0x18f8618>
4000fb6c:	63610900 	cmnvs	r1, #0, 18
4000fb70:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
4000fb74:	4d737542 	ldclmi	5, cr7, [r3, #-264]!	; 0xfffffef8
4000fb78:	3a6b7361 	bcc	41aec904 <startIf+0x1acbf2c>
4000fb7c:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fb80:	0a000a78 	beq	40012568 <sataPort1PowerUpParams+0x2c>
4000fb84:	746e4909 	strbtvc	r4, [lr], #-2313	; 0x909
4000fb88:	61667265 	cmnvs	r6, r5, ror #4
4000fb8c:	49206563 	stmdbmi	r0!, {r0, r1, r5, r6, r8, sl, sp, lr}
4000fb90:	25203a44 	strcs	r3, [r0, #-2628]!	; 0xa44
4000fb94:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
4000fb98:	52444409 	subpl	r4, r4, #150994944	; 0x9000000
4000fb9c:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0x620
4000fba0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000fba4:	203a7963 	eorscs	r7, sl, r3, ror #18
4000fba8:	000a7325 	andeq	r7, sl, r5, lsr #6
4000fbac:	70530909 	subsvc	r0, r3, r9, lsl #18
4000fbb0:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
4000fbb4:	203a6e69 	eorscs	r6, sl, r9, ror #28
4000fbb8:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fbbc:	75420909 	strbvc	r0, [r2, #-2313]	; 0x909
4000fbc0:	64695773 	strbtvs	r5, [r9], #-1907	; 0x773
4000fbc4:	203a6874 	eorscs	r6, sl, r4, ror r8
4000fbc8:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fbcc:	654d0909 	strbvs	r0, [sp, #-2313]	; 0x909
4000fbd0:	7a69536d 	bvc	41a6498c <startIf+0x1a43fb4>
4000fbd4:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
4000fbd8:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000fbdc:	73614309 	cmnvc	r1, #603979776	; 0x24000000
4000fbe0:	203a4c57 	eorscs	r4, sl, r7, asr ip
4000fbe4:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fbe8:	61430909 	cmpvs	r3, r9, lsl #18
4000fbec:	203a4c73 	eorscs	r4, sl, r3, ror ip
4000fbf0:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fbf4:	65540909 	ldrbvs	r0, [r4, #-2313]	; 0x909
4000fbf8:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
4000fbfc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
4000fc00:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
4000fc04:	09000a64 	stmdbeq	r0, {r2, r5, r6, r9, fp}
4000fc08:	53554209 	cmppl	r5, #-1879048192	; 0x90000000
4000fc0c:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000fc10:	61726170 	cmnvs	r2, r0, ror r1
4000fc14:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
4000fc18:	202d7372 	eorcs	r7, sp, r2, ror r3
4000fc1c:	4d205343 	stcmi	3, cr5, [r0, #-268]!	; 0xfffffef4
4000fc20:	3a6b7361 	bcc	41aec9ac <startIf+0x1acbfd4>
4000fc24:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fc28:	4d000978 	stcmi	9, cr0, [r0, #-480]	; 0xfffffe20
4000fc2c:	6f727269 	svcvs	0x00727269
4000fc30:	30203a72 	eorcc	r3, r0, r2, ror sl
4000fc34:	09782578 	ldmdbeq	r8!, {r3, r4, r5, r6, r8, sl, sp}^
4000fc38:	53514400 	cmppl	r1, #0, 8
4000fc3c:	61775320 	cmnvs	r7, r0, lsr #6
4000fc40:	73692070 	cmnvc	r9, #112	; 0x70
4000fc44:	20732520 	rsbscs	r2, r3, r0, lsr #10
4000fc48:	6b430009 	blvs	410cfc74 <startIf+0x10af29c>
4000fc4c:	61775320 	cmnvs	r7, r0, lsr #6
4000fc50:	73253a70 	teqvc	r5, #112, 20	; 0x70000
4000fc54:	33410009 	movtcc	r0, #4105	; 0x1009
4000fc58:	00787838 	rsbseq	r7, r8, r8, lsr r8
4000fc5c:	58393341 	ldmdapl	r9!, {r0, r6, r8, r9, ip, sp}
4000fc60:	43410058 	movtmi	r0, #4184	; 0x1058
4000fc64:	43420033 	movtmi	r0, #8243	; 0x2033
4000fc68:	6e550032 	mrcvs	0, 2, r0, cr5, cr2, {1}
4000fc6c:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
4000fc70:	6544206e 	strbvs	r2, [r4, #-110]	; 0x6e
4000fc74:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
4000fc78:	3d3d3d00 	ldccc	13, cr3, [sp, #-0]
4000fc7c:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
4000fc80:	74657320 	strbtvc	r7, [r5], #-800	; 0x320
4000fc84:	53207075 	teqpl	r0, #117	; 0x75
4000fc88:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
4000fc8c:	0a3d3d3d 	beq	40f5f188 <startIf+0xf3e7b0>
4000fc90:	65440900 	strbvs	r0, [r4, #-2304]	; 0x900
4000fc94:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
4000fc98:	3a444920 	bcc	41122120 <startIf+0x1101748>
4000fc9c:	0a732520 	beq	41cd9124 <startIf+0x1cb874c>
4000fca0:	44440900 	strbmi	r0, [r4], #-2304	; 0x900
4000fca4:	20203352 	eorcs	r3, r0, r2, asr r3
4000fca8:	64204b43 	strtvs	r4, [r0], #-2883	; 0xb43
4000fcac:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
4000fcb0:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
4000fcb4:	3d3d000a 	wldrbcc	wr0, [sp, #-10]!
4000fcb8:	4444203d 	strbmi	r2, [r4], #-61	; 0x3d
4000fcbc:	65732052 	ldrbvs	r2, [r3, #-82]!	; 0x52
4000fcc0:	20707574 	rsbscs	r7, r0, r4, ror r5
4000fcc4:	3d444e45 	stclcc	14, cr4, [r4, #-276]	; 0xfffffeec
4000fcc8:	000a3d3d 	andeq	r3, sl, sp, lsr sp
4000fccc:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
4000fcd0:	50004445 	andpl	r4, r0, r5, asr #8
4000fcd4:	00535341 	subseq	r5, r3, r1, asr #6
4000fcd8:	20544f4e 	subscs	r4, r4, lr, asr #30
4000fcdc:	504d4f43 	subpl	r4, sp, r3, asr #30
4000fce0:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
4000fce4:	44440044 	strbmi	r0, [r4], #-68	; 0x44
4000fce8:	52465f52 	subpl	r5, r6, #328	; 0x148
4000fcec:	4c5f5145 	wldrdmi	wr5, [pc], #-276	; 0xfffffeec
4000fcf0:	465f574f 	ldrbmi	r5, [pc], -pc, asr #14
4000fcf4:	00514552 	subseq	r4, r1, r2, asr r5
4000fcf8:	00303034 	eorseq	r3, r0, r4, lsr r0
4000fcfc:	00333335 	eorseq	r3, r3, r5, lsr r3
4000fd00:	00373636 	eorseq	r3, r7, r6, lsr r6
4000fd04:	00303038 	eorseq	r3, r0, r8, lsr r0
4000fd08:	00333339 	eorseq	r3, r3, r9, lsr r3
4000fd0c:	36363031 			; <UNDEFINED> instruction: 0x36363031
4000fd10:	31313300 	teqcc	r1, r0, lsl #6
4000fd14:	33333300 	teqcc	r3, #0, 6
4000fd18:	37363400 	ldrcc	r3, [r6, -r0, lsl #8]!
4000fd1c:	30353800 	eorscc	r3, r5, r0, lsl #16
4000fd20:	30303900 	eorscc	r3, r0, r0, lsl #18
4000fd24:	52444400 	subpl	r4, r4, #0, 8
4000fd28:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
4000fd2c:	36335f51 	shsaxcc	r5, r3, r1
4000fd30:	44440030 	strbmi	r0, [r4], #-48	; 0x30
4000fd34:	52465f52 	subpl	r5, r6, #328	; 0x148
4000fd38:	315f5145 	cmpcc	pc, r5, asr #2
4000fd3c:	00303030 	eorseq	r3, r0, r0, lsr r0
4000fd40:	20323135 	eorscs	r3, r2, r5, lsr r1
4000fd44:	3100424d 	tstcc	r0, sp, asr #4
4000fd48:	00424720 	subeq	r4, r2, r0, lsr #14
4000fd4c:	42472032 	submi	r2, r7, #50	; 0x32
4000fd50:	47203400 	strmi	r3, [r0, -r0, lsl #8]!
4000fd54:	20380042 	eorscs	r0, r8, r2, asr #32
4000fd58:	64004247 	strvs	r4, [r0], #-583	; 0x247
4000fd5c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4000fd60:	69427069 	stmdbvs	r2, {r0, r3, r5, r6, ip, sp, lr}^
4000fd64:	63417473 	movtvs	r7, #5235	; 0x1473
4000fd68:	61766974 	cmnvs	r6, r4, ror r9
4000fd6c:	66206574 			; <UNDEFINED> instruction: 0x66206574
4000fd70:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4000fd74:	30282064 	eorcc	r2, r8, r4, rrx
4000fd78:	29782578 	ldmdbcs	r8!, {r3, r4, r5, r6, r8, sl, sp}^
4000fd7c:	6464000a 	strbtvs	r0, [r4], #-10
4000fd80:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
4000fd84:	73694270 	cmnvc	r9, #112, 4
4000fd88:	61655274 	smcvs	21796	; 0x5524
4000fd8c:	73655264 	cmnvc	r5, #100, 4	; 0x40000006
4000fd90:	20746c75 	rsbscs	r6, r4, r5, ror ip
4000fd94:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000fd98:	000a6465 	andeq	r6, sl, r5, ror #8
4000fd9c:	6f727245 	svcvs	0x00727245
4000fda0:	25203a72 	strcs	r3, [r0, #-2674]!	; 0xa72
4000fda4:	73692073 	cmnvc	r9, #115	; 0x73
4000fda8:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000fdb0 <mvSysEnvReadPcieGenSetting+0x12a4>
4000fdac:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4000fdb0:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4000fdb4:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xa69
4000fdb8:	6c412820 	mcrrvs	8, 2, r2, r1, cr0
4000fdbc:	43206f67 	teqmi	r0, #412	; 0x19c
4000fdc0:	6f706d6f 	svcvs	0x00706d6f
4000fdc4:	746e656e 	strbtvc	r6, [lr], #-1390	; 0x56e
4000fdc8:	61562073 	cmpvs	r6, r3, ror r0
4000fdcc:	6164696c 	cmnvs	r4, ip, ror #18
4000fdd0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000fdd4:	44000a29 	strmi	r0, [r0], #-2601	; 0xa29
4000fdd8:	20335244 	eorscs	r5, r3, r4, asr #4
4000fddc:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
4000fde0:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4000fde4:	71655320 	cmnvc	r5, r0, lsr #6
4000fde8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
4000fdec:	202d2065 	eorcs	r2, sp, r5, rrx
4000fdf0:	20726556 	rsbscs	r6, r2, r6, asr r5
4000fdf4:	2d504954 	ldclcs	9, cr4, [r0, #-336]	; 0xfffffeb0
4000fdf8:	35352e31 	ldrcc	r2, [r5, #-3633]!	; 0xe31
4000fdfc:	4744002e 	strbmi	r0, [r4, -lr, lsr #32]
4000fe00:	6170204c 	cmnvs	r0, ip, asr #32
4000fe04:	736d6172 	cmnvc	sp, #-2147483620	; 0x8000001c
4000fe08:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
4000fe0c:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fe10:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4000fe14:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fe18:	20582578 	subscs	r2, r8, r8, ror r5
4000fe1c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fe20:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fe24:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4000fe28:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fe2c:	20582578 	subscs	r2, r8, r8, ror r5
4000fe30:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fe34:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fe38:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4000fe3c:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fe40:	20582578 	subscs	r2, r8, r8, ror r5
4000fe44:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fe48:	5343000a 	movtpl	r0, #12298	; 0x300a
4000fe4c:	6d756e20 	ldclvs	14, cr6, [r5, #-128]!	; 0xffffff80
4000fe50:	20726562 	rsbscs	r6, r2, r2, ror #10
4000fe54:	64207369 	strtvs	r7, [r0], #-873	; 0x369
4000fe58:	65666669 	strbvs	r6, [r6, #-1641]!	; 0x669
4000fe5c:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
4000fe60:	72657020 	rsbvc	r7, r5, #32
4000fe64:	73756220 	cmnvc	r5, #32, 4
4000fe68:	46492820 	strbmi	r2, [r9], -r0, lsr #16
4000fe6c:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000fe70:	20535542 	subscs	r5, r3, r2, asr #10
4000fe74:	63206425 	teqvs	r0, #620756992	; 0x25000000
4000fe78:	6d754e73 	ldclvs	14, cr4, [r5, #-460]!	; 0xfffffe34
4000fe7c:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000fe80:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
4000fe84:	754e7343 	strbvc	r7, [lr, #-835]	; 0x343
4000fe88:	6425206d 	strtvs	r2, [r5], #-109	; 0x6d
4000fe8c:	63000a29 	movwvs	r0, #2601	; 0xa29
4000fe90:	6c65446b 	stclvs	4, cr4, [r5], #-428	; 0xfffffe54
4000fe94:	50007961 	andpl	r7, r0, r1, ror #18
4000fe98:	65527968 	ldrbvs	r7, [r2, #-2408]	; 0x968
4000fe9c:	61563367 	cmpvs	r6, r7, ror #6
4000fea0:	5267006c 	rsbpl	r0, r7, #108	; 0x6c
4000fea4:	6f4e7474 	svcvs	0x004e7474
4000fea8:	4467006d 	strbtmi	r0, [r7], #-109	; 0x6d
4000feac:	75006369 	strvc	r6, [r0, #-873]	; 0x369
4000feb0:	54444f69 	strbpl	r4, [r4], #-3945	; 0xf69
4000feb4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
4000feb8:	67006769 	strvs	r6, [r0, -r9, ror #14]
4000febc:	6972705a 	ldmdbvs	r2!, {r1, r3, r4, r6, ip, sp, lr}^
4000fec0:	61746144 	cmnvs	r4, r4, asr #2
4000fec4:	6e5a6700 	cdpvs	7, 5, cr6, cr10, cr0, {0}
4000fec8:	61446972 	hvcvs	18066	; 0x4692
4000fecc:	67006174 	smlsdxvs	r0, r4, r1, r6
4000fed0:	6972705a 	ldmdbvs	r2!, {r1, r3, r4, r6, ip, sp, lr}^
4000fed4:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
4000fed8:	6e5a6700 	cdpvs	7, 5, cr6, cr10, cr0, {0}
4000fedc:	74436972 	strbvc	r6, [r3], #-2418	; 0x972
4000fee0:	67006c72 	smlsdxvs	r0, r2, ip, r6
4000fee4:	646f705a 	strbtvs	r7, [pc], #-90	; 4000feec <mvSysEnvReadPcieGenSetting+0x13e0>
4000fee8:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
4000feec:	5a670061 	bpl	419d0078 <startIf+0x19af6a0>
4000fef0:	74646f6e 	strbtvc	r6, [r4], #-3950	; 0xf6e
4000fef4:	61746144 	cmnvs	r4, r4, asr #2
4000fef8:	705a6700 	subsvc	r6, sl, r0, lsl #14
4000fefc:	4374646f 	cmnmi	r4, #1862270976	; 0x6f000000
4000ff00:	006c7274 	rsbeq	r7, ip, r4, ror r2
4000ff04:	6f6e5a67 	svcvs	0x006e5a67
4000ff08:	74437464 	strbvc	r7, [r3], #-1124	; 0x464
4000ff0c:	74006c72 	strvc	r6, [r0], #-3186	; 0xc72
4000ff10:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
4000ff14:	4d74696e 	ldclmi	9, cr6, [r4, #-440]!	; 0xfffffe48
4000ff18:	65537875 	ldrbvs	r7, [r3, #-2165]	; 0x875
4000ff1c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
4000ff20:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
4000ff24:	70697400 	rsbvc	r7, r9, r0, lsl #8
4000ff28:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
4000ff2c:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
4000ff30:	75466574 	strbvc	r6, [r6, #-1396]	; 0x574
4000ff34:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
4000ff38:	75447069 	strbvc	r7, [r4, #-105]	; 0x69
4000ff3c:	5274696e 	rsbspl	r6, r4, #1802240	; 0x1b8000
4000ff40:	46646165 	strbtmi	r6, [r4], -r5, ror #2
4000ff44:	00636e75 	rsbeq	r6, r3, r5, ror lr
4000ff48:	47706974 			; <UNDEFINED> instruction: 0x47706974
4000ff4c:	72467465 	subvc	r7, r6, #1694498816	; 0x65000000
4000ff50:	6f437165 	svcvs	0x00437165
4000ff54:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4000ff58:	6f666e49 	svcvs	0x00666e49
4000ff5c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
4000ff60:	70697400 	rsbvc	r7, r9, r0, lsl #8
4000ff64:	46746553 			; <UNDEFINED> instruction: 0x46746553
4000ff68:	44716572 	ldrbtmi	r6, [r1], #-1394	; 0x572
4000ff6c:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
4000ff70:	75467265 	strbvc	r7, [r6, #-613]	; 0x265
4000ff74:	7400636e 	strvc	r6, [r0], #-878	; 0x36e
4000ff78:	65477069 	strbvs	r7, [r7, #-105]	; 0x69
4000ff7c:	6f6c4374 	svcvs	0x006c4374
4000ff80:	61526b63 	cmpvs	r2, r3, ror #22
4000ff84:	006f6974 	rsbeq	r6, pc, r4, ror r9	; <UNPREDICTABLE>
4000ff88:	614d7164 	cmpvs	sp, r4, ror #2
4000ff8c:	62615470 	rsbvs	r5, r1, #112, 8	; 0x70000000
4000ff90:	6400656c 	strvs	r6, [r0], #-1388	; 0x56c
4000ff94:	6f4c7366 	svcvs	0x004c7366
4000ff98:	65724677 	ldrbvs	r4, [r2, #-1655]!	; 0x677
4000ff9c:	616d0071 	smcvs	53249	; 0xd001
4000ffa0:	6f702078 	svcvs	0x00702078
4000ffa4:	49206c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp, lr}
4000ffa8:	25232046 	strcs	r2, [r3, #-70]!	; 0x46
4000ffac:	46000a64 	strmi	r0, [r0], -r4, ror #20
4000ffb0:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
4000ffb4:	203a7465 	eorscs	r7, sl, r5, ror #8
4000ffb8:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
4000ffbc:	6c6f7020 	wstrhvs	wr7, [pc], #-32
4000ffc0:	6166206c 	cmnvs	r6, ip, rrx
4000ffc4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4000ffc8:	00293128 	eoreq	r3, r9, r8, lsr #2
4000ffcc:	72616f62 	rsbvc	r6, r1, #392	; 0x188
4000ffd0:	46492064 	strbmi	r2, [r9], -r4, rrx
4000ffd4:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
4000ffd8:	78303d6b 	ldmdavc	r0!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp}
4000ffdc:	6f207825 	svcvs	0x00207825
4000ffe0:	74657463 	strbtvc	r7, [r5], #-1123	; 0x463
4000ffe4:	72655073 	rsbvc	r5, r5, #115	; 0x73
4000ffe8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
4000ffec:	63616672 	cmnvs	r1, #119537664	; 0x7200000
4000fff0:	6d754e65 	ldclvs	14, cr4, [r5, #-404]!	; 0xfffffe6c
4000fff4:	2578303d 	ldrbcs	r3, [r8, #-61]!	; 0x3d
4000fff8:	73000a78 	movwvc	r0, #2680	; 0xa78
4000fffc:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
40010000:	496e6942 	stmdbmi	lr!, {r1, r6, r8, fp, sp, lr}^
40010004:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
40010008:	64253d20 	strtvs	r3, [r5], #-3360	; 0xd20
4001000c:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010010:	64253d71 	strtvs	r3, [r5], #-3441	; 0xd71
40010014:	3d6c6320 	stclcc	3, cr6, [ip, #-128]!	; 0xffffff80
40010018:	63206425 	teqvs	r0, #620756992	; 0x25000000
4001001c:	253d6c77 	ldrcs	r6, [sp, #-3191]!	; 0xc77
40010020:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40010024:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40010028:	4353524d 	cmpmi	r3, #-805306364	; 0xd0000004
4001002c:	203a646d 	eorscs	r6, sl, sp, ror #8
40010030:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
40010034:	646d6320 	strbtvs	r6, [sp], #-800	; 0x320
40010038:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001003c:	6564006c 	strbvs	r0, [r4, #-108]!	; 0x6c
40010040:	64252076 	strtvs	r2, [r5], #-118	; 0x76
40010044:	63636120 	cmnvs	r3, #32, 2
40010048:	20737365 	rsbscs	r7, r3, r5, ror #6
4001004c:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40010050:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010054:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010058:	64252071 	strtvs	r2, [r5], #-113	; 0x71
4001005c:	7246000a 	subvc	r0, r6, #10
40010060:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
40010064:	65642074 	strbvs	r2, [r4, #-116]!	; 0x74
40010068:	78302076 	ldmdavc	r0!, {r1, r2, r4, r5, r6, sp}
4001006c:	61207825 	teqvs	r0, r5, lsr #16
40010070:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40010074:	78302073 	ldmdavc	r0!, {r0, r1, r4, r5, r6, sp}
40010078:	69207825 	stmdbvs	r0!, {r0, r2, r5, fp, ip, sp, lr}
4001007c:	78302066 	ldmdavc	r0!, {r1, r2, r5, r6, sp}
40010080:	66207825 	strtvs	r7, [r0], -r5, lsr #16
40010084:	20716572 	rsbscs	r6, r1, r2, ror r5
40010088:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001008c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0x320
40010090:	25206465 	strcs	r6, [r0, #-1125]!	; 0x465
40010094:	090a3a64 	stmdbeq	sl, {r2, r5, r6, r9, fp, ip, sp}
40010098:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
4001009c:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
400100a0:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
400100a4:	70203352 	eorvc	r3, r0, r2, asr r3
400100a8:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
400100ac:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400100b0:	6f206465 	svcvs	0x00206465
400100b4:	5253206e 	subspl	r2, r3, #110	; 0x6e
400100b8:	746e6520 	strbtvc	r6, [lr], #-1312	; 0x520
400100bc:	000a7972 	andeq	r7, sl, r2, ror r9
400100c0:	71657246 	cmnvc	r5, r6, asr #4
400100c4:	3a746553 	bcc	41d29618 <startIf+0x1d08c40>
400100c8:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
400100cc:	6f702033 	svcvs	0x00702033
400100d0:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
400100d4:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400100d8:	29312864 	ldmdbcs	r1!, {r2, r5, r6, fp, sp}
400100dc:	7246000a 	subvc	r0, r6, #10
400100e0:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
400100e4:	44203a74 	strtmi	r3, [r0], #-2676	; 0xa74
400100e8:	20335244 	eorscs	r5, r3, r4, asr #4
400100ec:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400100f0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400100f4:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
400100f8:	46002932 			; <UNDEFINED> instruction: 0x46002932
400100fc:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
40010100:	203a7465 	eorscs	r7, sl, r5, ror #8
40010104:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40010108:	6c6f7020 	wstrhvs	wr7, [pc], #-32
4001010c:	6166206c 	cmnvs	r6, ip, rrx
40010110:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010114:	00293328 	eoreq	r3, r9, r8, lsr #6
40010118:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
4001011c:	20676e69 	rsbcs	r6, r7, r9, ror #28
40010120:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40010124:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010128:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001012c:	49000a20 	stmdbmi	r0, {r5, r9, fp}
40010130:	4374696e 	cmnmi	r4, #1802240	; 0x1b8000
40010134:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40010138:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
4001013c:	64202c72 	strtvs	r2, [r0], #-3186	; 0xc72
40010140:	73724d6f 	cmnvc	r2, #7104	; 0x1bc0
40010144:	3d796850 	ldclcc	8, cr6, [r9, #-320]!	; 0xfffffec0
40010148:	202c6425 	eorcs	r6, ip, r5, lsr #8
4001014c:	74437369 	strbvc	r7, [r3], #-873	; 0x369
40010150:	34366c72 	ldrtcc	r6, [r6], #-3186	; 0xc72
40010154:	3d746942 	ldclcc	9, cr6, [r4, #-264]!	; 0xfffffef8
40010158:	000a6425 	andeq	r6, sl, r5, lsr #8
4001015c:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
40010160:	49206576 	stmdbmi	r0!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}
40010164:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010168:	656d000a 	strbvs	r0, [sp, #-10]!
4001016c:	6953796d 	ldmdbvs	r3, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr}^
40010170:	2520657a 	strcs	r6, [r0, #-1402]!	; 0x57a
40010174:	70732064 	rsbsvc	r2, r3, r4, rrx
40010178:	42646565 	rsbmi	r6, r4, #423624704	; 0x19400000
4001017c:	6e496e69 	cdpvs	14, 4, cr6, cr9, cr9, {3}
40010180:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40010184:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010188:	64252071 	strtvs	r2, [r5], #-113	; 0x71
4001018c:	45527420 	ldrbmi	r7, [r2, #-1056]	; 0x420
40010190:	25204946 	strcs	r4, [r0, #-2374]!	; 0x946
40010194:	49000a64 	stmdbmi	r0, {r2, r5, r6, r9, fp}
40010198:	4374696e 	cmnmi	r4, #1802240	; 0x1b8000
4001019c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
400101a0:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
400101a4:	46492072 			; <UNDEFINED> instruction: 0x46492072
400101a8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400101ac:	614d7363 	cmpvs	sp, r3, ror #6
400101b0:	25206b73 	strcs	r6, [r0, #-2931]!	; 0xb73
400101b4:	63000a64 	movwvs	r0, #2660	; 0xa64
400101b8:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
400101bc:	30206575 	eorcc	r6, r0, r5, ror r5
400101c0:	20782578 	rsbscs	r2, r8, r8, ror r5
400101c4:	566c7763 	strbtpl	r7, [ip], -r3, ror #14
400101c8:	30206c61 	eorcc	r6, r0, r1, ror #24
400101cc:	20782578 	rsbscs	r2, r8, r8, ror r5
400101d0:	4157000a 	cmpmi	r7, sl
400101d4:	4e494e52 	mcrmi	14, 2, r4, cr9, cr2, {2}
400101d8:	72573a47 	subsvc	r3, r7, #290816	; 0x47000
400101dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
400101e0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
400101e4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
400101e8:	6f697461 	svcvs	0x00697461
400101ec:	6f66206e 	svcvs	0x0066206e
400101f0:	75702072 	ldrbvc	r2, [r0, #-114]!	; 0x72
400101f4:	25232070 	strcs	r2, [r3, #-112]!	; 0x70
400101f8:	53432064 	movtpl	r2, #12388	; 0x3064
400101fc:	73616d20 	cmnvc	r1, #32, 26	; 0x800
40010200:	6e61206b 	cdpvs	0, 6, cr2, cr1, cr11, {3}
40010204:	53432064 	movtpl	r2, #12388	; 0x3064
40010208:	72696d20 	rsbvc	r6, r9, #32, 26	; 0x800
4001020c:	69726f72 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
40010210:	6620676e 	strtvs	r6, [r0], -lr, ror #14
40010214:	6120726f 	teqvs	r0, pc, ror #4
40010218:	70206c6c 	eorvc	r6, r0, ip, ror #24
4001021c:	20737075 	rsbscs	r7, r3, r5, ror r0
40010220:	756f6873 	strbvc	r6, [pc, #-2163]!	; 4000f9b5 <mvSysEnvReadPcieGenSetting+0xea9>
40010224:	6220646c 	eorvs	r6, r0, #108, 8	; 0x6c000000
40010228:	68742065 	ldmdavs	r4!, {r0, r2, r5, r6, sp}^
4001022c:	61732065 	cmnvs	r3, r5, rrx
40010230:	000a656d 	andeq	r6, sl, sp, ror #10
40010234:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
40010238:	6c646120 	wstrdvs	wr6, [r4], #-128	; 0xffffff80
4001023c:	6163206c 	cmnvs	r3, ip, rrx
40010240:	2062696c 	rsbcs	r6, r2, ip, ror #18
40010244:	6f666562 	svcvs	0x00666562
40010248:	69206572 	stmdbvs	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
4001024c:	0a74696e 	beq	41d2a80c <startIf+0x1d09e34>
40010250:	6d754400 	ldclvs	4, cr4, [r5, #-0]
40010254:	65622070 	strbvs	r2, [r2, #-112]!	; 0x70
40010258:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xf66
4001025c:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40010260:	6f632074 	svcvs	0x00632074
40010264:	6f72746e 	svcvs	0x0072746e
40010268:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
4001026c:	4e49000a 	wavg4mi	wr0, wr9, wr10
40010270:	435f5449 	cmpmi	pc, #1224736768	; 0x49000000
40010274:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
40010278:	454c4c4f 	strbmi	r4, [ip, #-3151]	; 0xc4f
4001027c:	414d5f52 	cmpmi	sp, r2, asr pc
40010280:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40010284:	000a5449 	andeq	r5, sl, r9, asr #8
40010288:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4001028c:	72644473 	rsbvc	r4, r4, #1929379840	; 0x73000000
40010290:	70695433 	rsbvc	r5, r9, r3, lsr r4
40010294:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
40010298:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
4001029c:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
400102a0:	66207265 	strtvs	r7, [r0], -r5, ror #4
400102a4:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
400102a8:	0a206572 	beq	40829878 <startIf+0x808ea0>
400102ac:	54455300 	strbpl	r5, [r5], #-768	; 0x300
400102b0:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
400102b4:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
400102b8:	414d5f51 	cmpmi	sp, r1, asr pc
400102bc:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400102c0:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
400102c4:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
400102c8:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
400102cc:	72467069 	subvc	r7, r6, #105	; 0x69
400102d0:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
400102d4:	61662074 	smcvs	25092	; 0x6204
400102d8:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400102dc:	000a2065 	andeq	r2, sl, r5, rrx
400102e0:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
400102e4:	5441505f 	strbpl	r5, [r1], #-95	; 0x5f
400102e8:	4e524554 	mrcmi	5, 2, r4, cr2, cr4, {2}
400102ec:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400102f0:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400102f4:	25232054 	strcs	r2, [r3, #-84]!	; 0x54
400102f8:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
400102fc:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40010300:	6f4c7069 	svcvs	0x004c7069
40010304:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
40010308:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
4001030c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40010310:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
40010314:	6166206d 	cmnvs	r6, sp, rrx
40010318:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
4001031c:	53432065 	movtpl	r2, #12389	; 0x3065
40010320:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40010324:	4553000a 	ldrbmi	r0, [r3, #-10]
40010328:	454d5f54 	strbmi	r5, [sp, #-3924]	; 0xf54
4001032c:	4d554944 	ldclmi	9, cr4, [r5, #-272]	; 0xfffffef0
40010330:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
40010334:	414d5f51 	cmpmi	sp, r1, asr pc
40010338:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
4001033c:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
40010340:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40010344:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40010348:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
4001034c:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40010350:	414d5f47 	cmpmi	sp, r7, asr #30
40010354:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40010358:	000a5449 	andeq	r5, sl, r9, asr #8
4001035c:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40010360:	44706954 	ldrbtmi	r6, [r0], #-2388	; 0x954
40010364:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
40010368:	72576369 	subsvc	r6, r7, #-1543503871	; 0xa4000001
4001036c:	4c657469 	stclmi	4, cr7, [r5], #-420	; 0xfffffe5c
40010370:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40010374:	20676e69 	rsbcs	r6, r7, r9, ror #28
40010378:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001037c:	20657275 	rsbcs	r7, r5, r5, ror r2
40010380:	4f4c000a 	svcmi	0x004c000a
40010384:	505f4441 	subspl	r4, pc, r1, asr #8
40010388:	45545441 	ldrbmi	r5, [r4, #-1089]	; 0x441
4001038c:	325f4e52 	subscc	r4, pc, #1312	; 0x520
40010390:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40010394:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40010398:	53432054 	movtpl	r2, #12372	; 0x3054
4001039c:	64252320 	strtvs	r2, [r5], #-800	; 0x320
400103a0:	6464000a 	strbtvs	r0, [r4], #-10
400103a4:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400103a8:	616f4c70 	smcvs	62656	; 0xf4c0
400103ac:	6c6c4164 	wstrdvs	wr4, [ip], #-400	; 0xfffffe70
400103b0:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
400103b4:	546e7265 	strbtpl	r7, [lr], #-613	; 0x265
400103b8:	6d654d6f 	stclvs	13, cr4, [r5, #-444]!	; 0xfffffe44
400103bc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400103c0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400103c4:	20534320 	subscs	r4, r3, r0, lsr #6
400103c8:	20642523 	rsbcs	r2, r4, r3, lsr #10
400103cc:	4552000a 	ldrbmi	r0, [r2, #-10]
400103d0:	4c5f4441 	mrrcmi	4, 4, r4, pc, cr1	; <UNPREDICTABLE>
400103d4:	4c455645 	mcrrmi	6, 4, r5, r5, cr5
400103d8:	5f474e49 	svcpl	0x00474e49
400103dc:	4b53414d 	blmi	414e0918 <startIf+0x14bff40>
400103e0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400103e4:	6464000a 	strbtvs	r0, [r4], #-10
400103e8:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400103ec:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
400103f0:	63696d61 	cmnvs	r9, #6208	; 0x1840
400103f4:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
400103f8:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
400103fc:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40010400:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010404:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40010408:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
4001040c:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40010410:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40010414:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40010418:	55535f47 	ldrbpl	r5, [r3, #-3911]	; 0xf47
4001041c:	4d5f5050 	wldrhmi	wr5, [pc, #-80]
40010420:	5f4b5341 	svcpl	0x004b5341
40010424:	0a544942 	beq	41522934 <startIf+0x1501f5c>
40010428:	72646400 	rsbvc	r6, r4, #0, 8
4001042c:	70695433 	rsbvc	r5, r9, r3, lsr r4
40010430:	616e7944 	cmnvs	lr, r4, asr #18
40010434:	5763696d 	strbpl	r6, [r3, -sp, ror #18]!
40010438:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
4001043c:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
40010440:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40010444:	70707553 	rsbsvc	r7, r0, r3, asr r5
40010448:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001044c:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40010450:	50000a20 	andpl	r0, r0, r0, lsr #20
40010454:	525f5342 	subspl	r5, pc, #134217729	; 0x8000001
40010458:	414d5f58 	cmpmi	sp, r8, asr pc
4001045c:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
40010460:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40010464:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40010468:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
4001046c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40010470:	62507069 	subsvs	r7, r0, #105	; 0x69
40010474:	20785273 	rsbscs	r5, r8, r3, ror r2
40010478:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001047c:	20657275 	rsbcs	r7, r5, r5, ror r2
40010480:	23205343 	teqcs	r0, #201326593	; 0xc000001
40010484:	000a6425 	andeq	r6, sl, r5, lsr #8
40010488:	5f534250 	svcpl	0x00534250
4001048c:	4d5f5854 	ldclmi	8, cr5, [pc, #-336]	; 40010344 <mvSysEnvReadPcieGenSetting+0x1838>
40010490:	5f4b5341 	svcpl	0x004b5341
40010494:	20544942 	subscs	r4, r4, r2, asr #18
40010498:	23205343 	teqcs	r0, #201326593	; 0xc000001
4001049c:	000a6425 	andeq	r6, sl, r5, lsr #8
400104a0:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400104a4:	50706954 	rsbspl	r6, r0, r4, asr r9
400104a8:	78547362 	ldmdavc	r4, {r1, r5, r6, r8, r9, ip, sp, lr}^
400104ac:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400104b0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400104b4:	20534320 	subscs	r4, r3, r0, lsr #6
400104b8:	0a642523 	beq	4191994c <startIf+0x18f8f74>
400104bc:	54455300 	strbpl	r5, [r5], #-768	; 0x300
400104c0:	5241545f 	subpl	r5, r1, #1593835520	; 0x5f000000
400104c4:	5f544547 	svcpl	0x00544547
400104c8:	51455246 	cmppl	r5, r6, asr #4
400104cc:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400104d0:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400104d4:	64252054 	strtvs	r2, [r5], #-84	; 0x54
400104d8:	5257000a 	subspl	r0, r7, #10
400104dc:	5f455449 	svcpl	0x00455449
400104e0:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
400104e4:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
400104e8:	5f46545f 	svcpl	0x0046545f
400104ec:	4b53414d 	blmi	414e0a28 <startIf+0x14c0050>
400104f0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400104f4:	6464000a 	strbtvs	r0, [r4], #-10
400104f8:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400104fc:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40010500:	63696d61 	cmnvs	r9, #6208	; 0x1840
40010504:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40010508:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
4001050c:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40010510:	46542067 	ldrbmi	r2, [r4], -r7, rrx
40010514:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010518:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
4001051c:	4c000a20 	stcmi	10, cr0, [r0], {32}
40010520:	5f44414f 	svcpl	0x0044414f
40010524:	54544150 	ldrbpl	r4, [r4], #-336	; 0x150
40010528:	5f4e5245 	svcpl	0x004e5245
4001052c:	48474948 	stmdami	r7, {r3, r6, r8, fp, lr}^
40010530:	6464000a 	strbtvs	r0, [r4], #-10
40010534:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40010538:	616f4c70 	smcvs	62656	; 0xf4c0
4001053c:	6c6c4164 	wstrdvs	wr4, [ip], #-400	; 0xfffffe70
40010540:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
40010544:	546e7265 	strbtpl	r7, [lr], #-613	; 0x265
40010548:	6d654d6f 	stclvs	13, cr4, [r5, #-444]!	; 0xfffffe44
4001054c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010550:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40010554:	52000a20 	andpl	r0, r0, #32, 20	; 0x20000
40010558:	5f444145 	svcpl	0x00444145
4001055c:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
40010560:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40010564:	5f46545f 	svcpl	0x0046545f
40010568:	4b53414d 	blmi	414e0aa4 <startIf+0x14c00cc>
4001056c:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40010570:	64000a20 	strvs	r0, [r0], #-2592	; 0xa20
40010574:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40010578:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
4001057c:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40010580:	61655263 	cmnvs	r5, r3, ror #4
40010584:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
40010588:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
4001058c:	46542067 	ldrbmi	r2, [r4], -r7, rrx
40010590:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010594:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40010598:	44000a20 	strmi	r0, [r0], #-2592	; 0xa20
4001059c:	42505f4d 	subsmi	r5, r0, #308	; 0x134
400105a0:	58545f53 	ldmdapl	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
400105a4:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400105a8:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400105ac:	000a2054 	andeq	r2, sl, r4, asr r0
400105b0:	46455256 			; <UNDEFINED> instruction: 0x46455256
400105b4:	5256000a 	subspl	r0, r6, #10
400105b8:	44204645 	strtmi	r4, [r0], #-1605	; 0x645
400105bc:	0a706d75 	beq	41c2bb98 <startIf+0x1c0b1c0>
400105c0:	72646400 	rsbvc	r6, r4, #0, 8
400105c4:	70695433 	rsbvc	r5, r9, r3, lsr r4
400105c8:	66657256 			; <UNDEFINED> instruction: 0x66657256
400105cc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400105d0:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400105d4:	43000a20 	movwmi	r0, #2592	; 0xa20
400105d8:	52544e45 	subspl	r4, r4, #1104	; 0x450
400105dc:	5a494c41 	bpl	412636e8 <startIf+0x1242d10>
400105e0:	4f495441 	svcmi	0x00495441
400105e4:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
400105e8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400105ec:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
400105f0:	53432054 	movtpl	r2, #12372	; 0x3054
400105f4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
400105f8:	6464000a 	strbtvs	r0, [r4], #-10
400105fc:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40010600:	6e654370 	mcrvs	3, 3, r4, cr5, cr0, {3}
40010604:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40010608:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4001060c:	526e6f69 	rsbpl	r6, lr, #420	; 0x1a4
40010610:	61662078 	smcvs	25096	; 0x6208
40010614:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40010618:	53432065 	movtpl	r2, #12389	; 0x3065
4001061c:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40010620:	5257000a 	subspl	r0, r7, #10
40010624:	5f455449 	svcpl	0x00455449
40010628:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
4001062c:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
40010630:	5055535f 	subspl	r5, r5, pc, asr r3
40010634:	46545f50 	usaxmi	r5, r4, r0
40010638:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
4001063c:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40010640:	53432054 	movtpl	r2, #12372	; 0x3054
40010644:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40010648:	6464000a 	strbtvs	r0, [r4], #-10
4001064c:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
40010650:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40010654:	63696d61 	cmnvs	r9, #6208	; 0x1840
40010658:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
4001065c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
40010660:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40010664:	70755367 	rsbsvc	r5, r5, r7, ror #6
40010668:	46542070 			; <UNDEFINED> instruction: 0x46542070
4001066c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010670:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
40010674:	20534320 	subscs	r4, r3, r0, lsr #6
40010678:	0a642523 	beq	41919b0c <startIf+0x18f9134>
4001067c:	4e454300 	cdpmi	3, 4, cr4, cr5, cr0, {0}
40010680:	4c415254 	mcrrmi	2, 5, r5, r1, cr4
40010684:	54415a49 	strbpl	r5, [r1], #-2633	; 0xa49
40010688:	5f4e4f49 	svcpl	0x004e4f49
4001068c:	4d5f5854 	ldclmi	8, cr5, [pc, #-336]	; 40010544 <mvSysEnvReadPcieGenSetting+0x1a38>
40010690:	5f4b5341 	svcpl	0x004b5341
40010694:	20544942 	subscs	r4, r4, r2, asr #18
40010698:	23205343 	teqcs	r0, #201326593	; 0xc000001
4001069c:	000a6425 	andeq	r6, sl, r5, lsr #8
400106a0:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400106a4:	43706954 	cmnmi	r0, #84, 18	; 0x150000
400106a8:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
400106ac:	7a696c61 	bvc	41a6b838 <startIf+0x1a4ae60>
400106b0:	6f697461 	svcvs	0x00697461
400106b4:	2078546e 	rsbscs	r5, r8, lr, ror #8
400106b8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400106bc:	20657275 	rsbcs	r7, r5, r5, ror r2
400106c0:	23205343 	teqcs	r0, #201326593	; 0xc000001
400106c4:	000a6425 	andeq	r6, sl, r5, lsr #8
400106c8:	74736572 	ldrbtvc	r6, [r3], #-1394	; 0x572
400106cc:	2065726f 	rsbcs	r7, r5, pc, ror #4
400106d0:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
400106d4:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
400106d8:	6f742073 	svcvs	0x00742073
400106dc:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
400106e0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
400106e4:	7541000a 	strbvc	r0, [r1, #-10]
400106e8:	54206f74 	strtpl	r6, [r0], #-3956	; 0xf74
400106ec:	20656e75 	rsbcs	r6, r5, r5, ror lr
400106f0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400106f4:	66206465 	strtvs	r6, [r0], -r5, ror #8
400106f8:	4920726f 	stmdbmi	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
400106fc:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010700:	6157000a 	cmpvs	r7, sl
40010704:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
40010708:	41203a67 	teqmi	r0, r7, ror #20
4001070c:	726f676c 	rsbvc	r6, pc, #108, 14	; 0x1b00000
40010710:	6d687469 	stclvs	4, cr7, [r8, #-420]!	; 0xfffffe5c
40010714:	74657220 	strbtvc	r7, [r5], #-544	; 0x220
40010718:	206e7275 	rsbcs	r7, lr, r5, ror r2
4001071c:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40010720:	6e612065 	cdpvs	0, 6, cr2, cr1, cr5, {3}
40010724:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40010728:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4001072c:	20424420 	subcs	r4, r2, r0, lsr #8
40010730:	20657261 	rsbcs	r7, r5, r1, ror #4
40010734:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40010738:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
4001073c:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010740:	56746572 			; <UNDEFINED> instruction: 0x56746572
40010744:	30206c61 	eorcc	r6, r0, r1, ror #24
40010748:	20782578 	rsbscs	r2, r8, r8, ror r5
4001074c:	73657220 	cmnvc	r5, #32, 4
40010750:	20746c75 	rsbscs	r6, r4, r5, ror ip
40010754:	25204244 	strcs	r4, [r0, #-580]!	; 0x244
40010758:	000a2964 	andeq	r2, sl, r4, ror #18
4001075c:	2a2a2a2a 	bcs	40a9b00c <startIf+0xa7a634>
40010760:	2a2a2a2a 	bcs	40a9b010 <startIf+0xa7a638>
40010764:	44202020 	strtmi	r2, [r0], #-32
40010768:	204d4152 	subcs	r4, sp, r2, asr r1
4001076c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
40010770:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
40010774:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
40010778:	46206e6f 	strtmi	r6, [r0], -pc, ror #28
4001077c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40010780:	72282064 	eorvc	r2, r8, #100	; 0x64
40010784:	30207365 	eorcc	r7, r0, r5, ror #6
40010788:	29782578 	ldmdbcs	r8!, {r3, r4, r5, r6, r8, sl, sp}^
4001078c:	2a202020 	bcs	40818814 <startIf+0x7f7e3c>
40010790:	2a2a2a2a 	bcs	40a9b040 <startIf+0xa7a668>
40010794:	0a2a2a2a 	beq	40a9b044 <startIf+0xa7a66c>
40010798:	62735800 	rsbsvs	r5, r3, #0, 16
4001079c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
400107a0:	53432074 	movtpl	r2, #12404	; 0x3074
400107a4:	3a642523 	bcc	41919c38 <startIf+0x18f9260>
400107a8:	20464920 	subcs	r4, r6, r0, lsr #18
400107ac:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
400107b0:	64497375 	strbvs	r7, [r9], #-885	; 0x375
400107b4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400107b8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400107bc:	25783020 	ldrbcs	r3, [r8, #-32]!
400107c0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400107c4:	30207825 	eorcc	r7, r0, r5, lsr #16
400107c8:	20782578 	rsbscs	r2, r8, r8, ror r5
400107cc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400107d0:	25783020 	ldrbcs	r3, [r8, #-32]!
400107d4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400107d8:	30207825 	eorcc	r7, r0, r5, lsr #16
400107dc:	0a782578 	beq	41e19dc4 <startIf+0x1df93ec>
400107e0:	70757300 	rsbsvc	r7, r5, r0, lsl #6
400107e4:	6d656c70 	stclvs	12, cr6, [r5, #-448]!	; 0xfffffe40
400107e8:	61746e65 	cmnvs	r4, r5, ror #28
400107ec:	203a7972 	eorscs	r7, sl, r2, ror r9
400107f0:	66696873 			; <UNDEFINED> instruction: 0x66696873
400107f4:	6f742074 	svcvs	0x00742074
400107f8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400107fc:	20726f66 	rsbscs	r6, r2, r6, ror #30
40010800:	25206669 	strcs	r6, [r0, #-1641]!	; 0x669
40010804:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40010808:	64252070 	strtvs	r2, [r5], #-112	; 0x70
4001080c:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
40010810:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
40010814:	7358000a 	cmpvc	r8, #10
40010818:	6d6f4362 	stclvs	3, cr4, [pc, #-392]!	; 40010698 <mvSysEnvReadPcieGenSetting+0x1b8c>
4001081c:	43207470 	teqmi	r0, #112, 8	; 0x70000000
40010820:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
40010824:	49203a64 	stmdbmi	r0!, {r2, r5, r6, r9, fp, ip, sp}
40010828:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001082c:	73756220 	cmnvc	r5, #32, 4
40010830:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40010834:	756e2064 	strbvc	r2, [lr, #-100]!	; 0x64
40010838:	53664f6d 	cmnpl	r6, #436	; 0x1b4
4001083c:	42636375 	rsbmi	r6, r3, #-738197503	; 0xd4000001
40010840:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
40010844:	61706d6f 	cmnvs	r0, pc, ror #26
40010848:	25206572 	strcs	r6, [r0, #-1394]!	; 0x572
4001084c:	202d2064 	eorcs	r2, sp, r4, rrx
40010850:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40010854:	0a202120 	beq	40818cdc <startIf+0x7f8304>
40010858:	62735800 	rsbsvs	r5, r3, #0, 16
4001085c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
40010860:	65203a74 	strvs	r3, [r0, #-2676]!	; 0xa74
40010864:	63657078 	cmnvs	r5, #120	; 0x78
40010868:	20646574 	rsbcs	r6, r4, r4, ror r5
4001086c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010870:	25783020 	ldrbcs	r3, [r8, #-32]!
40010874:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40010878:	30207825 	eorcc	r7, r0, r5, lsr #16
4001087c:	20782578 	rsbscs	r2, r8, r8, ror r5
40010880:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010884:	25783020 	ldrbcs	r3, [r8, #-32]!
40010888:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
4001088c:	30207825 	eorcc	r7, r0, r5, lsr #16
40010890:	0a782578 	beq	41e19e78 <startIf+0x1df94a0>
40010894:	62735800 	rsbsvs	r5, r3, #0, 16
40010898:	706d6f43 	rsbvc	r6, sp, r3, asr #30
4001089c:	72203a74 	eorvc	r3, r0, #116, 20	; 0x74000
400108a0:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
400108a4:	20646576 	rsbcs	r6, r4, r6, ror r5
400108a8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400108ac:	25783020 	ldrbcs	r3, [r8, #-32]!
400108b0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400108b4:	30207825 	eorcc	r7, r0, r5, lsr #16
400108b8:	20782578 	rsbscs	r2, r8, r8, ror r5
400108bc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400108c0:	25783020 	ldrbcs	r3, [r8, #-32]!
400108c4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400108c8:	30207825 	eorcc	r7, r0, r5, lsr #16
400108cc:	0a782578 	beq	41e19eb4 <startIf+0x1df94dc>
400108d0:	70757300 	rsbsvc	r7, r5, r0, lsl #6
400108d4:	6d656c70 	stclvs	12, cr6, [r5, #-448]!	; 0xfffffe40
400108d8:	61746e65 	cmnvs	r4, r5, ror #28
400108dc:	203a7972 	eorscs	r7, sl, r2, ror r9
400108e0:	66696873 			; <UNDEFINED> instruction: 0x66696873
400108e4:	6f742074 	svcvs	0x00742074
400108e8:	20322d20 	eorscs	r2, r2, r0, lsr #26
400108ec:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 4001075c <mvSysEnvReadPcieGenSetting+0x1c50>
400108f0:	61687020 	cmnvs	r8, r0, lsr #32
400108f4:	25206573 	strcs	r6, [r0, #-1395]!	; 0x573
400108f8:	6f662064 	svcvs	0x00662064
400108fc:	66692072 			; <UNDEFINED> instruction: 0x66692072
40010900:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010904:	20707570 	rsbscs	r7, r0, r0, ror r5
40010908:	77206425 	strvc	r6, [r0, -r5, lsr #8]!
4001090c:	20687469 	rsbcs	r7, r8, r9, ror #8
40010910:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
40010914:	25207465 	strcs	r7, [r0, #-1125]!	; 0x465
40010918:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
4001091c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40010920:	73000a73 	movwvc	r0, #2675	; 0xa73
40010924:	6c707075 	wldrhvs	wr7, [r0], #-117
40010928:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
4001092c:	79726174 	ldmdbvc	r2!, {r2, r4, r5, r6, r8, sp, lr}^
40010930:	6873203a 	ldmdavs	r3!, {r1, r3, r4, r5, sp}^
40010934:	20746669 	rsbscs	r6, r4, r9, ror #12
40010938:	2b206f74 	blcs	4082c710 <startIf+0x80bd38>
4001093c:	72662032 	rsbvc	r2, r6, #50	; 0x32
40010940:	70206d6f 	eorvc	r6, r0, pc, ror #26
40010944:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40010948:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001094c:	20726f66 	rsbscs	r6, r2, r6, ror #30
40010950:	25206669 	strcs	r6, [r0, #-1641]!	; 0x669
40010954:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40010958:	64252070 	strtvs	r2, [r5], #-112	; 0x70
4001095c:	74697720 	strbtvc	r7, [r9], #-1824	; 0x720
40010960:	666f2068 	strbtvs	r2, [pc], -r8, rrx
40010964:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
40010968:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001096c:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
40010970:	0a737365 	beq	41ced70c <startIf+0x1cccd34>
40010974:	61725400 	cmnvs	r2, r0, lsl #8
40010978:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001097c:	6f442067 	svcvs	0x00442067
40010980:	4620656e 	strtmi	r6, [r0], -lr, ror #10
40010984:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40010988:	54000a64 	strpl	r0, [r0], #-2660	; 0xa64
4001098c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40010990:	20676e69 	rsbcs	r6, r7, r9, ror #28
40010994:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40010998:	4620746c 	strtmi	r7, [r0], -ip, ror #8
4001099c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400109a0:	4f000a64 	svcmi	0x00000a64
400109a4:	20475044 	subcs	r5, r7, r4, asr #32
400109a8:	61736964 	cmnvs	r3, r4, ror #18
400109ac:	20656c62 	rsbcs	r6, r5, r2, ror #24
400109b0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400109b4:	00206465 	eoreq	r6, r0, r5, ror #8
400109b8:	3a4c520a 	bcc	413251e8 <startIf+0x1304810>
400109bc:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
400109c0:	6f702033 	svcvs	0x00702033
400109c4:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
400109c8:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400109cc:	29322864 	ldmdbcs	r2!, {r2, r5, r6, fp, sp}
400109d0:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
400109d4:	20464920 	subcs	r4, r6, r0, lsr #18
400109d8:	43206425 	teqmi	r0, #620756992	; 0x25000000
400109dc:	64252053 	strtvs	r2, [r5], #-83	; 0x53
400109e0:	73756220 	cmnvc	r5, #32, 4
400109e4:	00642520 	rsbeq	r2, r4, r0, lsr #10
400109e8:	65204c52 	strvs	r4, [r0, #-3154]!	; 0xc52
400109ec:	20746978 	rsbscs	r6, r4, r8, ror r9
400109f0:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
400109f4:	76656c20 	strbtvc	r6, [r5], -r0, lsr #24
400109f8:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
400109fc:	000a2067 	andeq	r2, sl, r7, rrx
40010a00:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
40010a04:	20676e69 	rsbcs	r6, r7, r9, ror #28
40010a08:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40010a0c:	66206465 	strtvs	r6, [r0], -r5, ror #8
40010a10:	4f20726f 	svcmi	0x0020726f
40010a14:	5720646c 	strpl	r6, [r0, -ip, ror #8]!
40010a18:	6572204c 	ldrbvs	r2, [r2, #-76]!	; 0x4c
40010a1c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40010a20:	6f70000a 	svcvs	0x0070000a
40010a24:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
40010a28:	61662067 	cmnvs	r6, r7, rrx
40010a2c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010a30:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40010a34:	646c4f20 	strbtvs	r4, [ip], #-3872	; 0xf20
40010a38:	204c5220 	subcs	r5, ip, r0, lsr #4
40010a3c:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0x572
40010a40:	000a746c 	andeq	r7, sl, ip, ror #8
40010a44:	3a4c520a 	bcc	41325274 <startIf+0x130489c>
40010a48:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
40010a4c:	6f702033 	svcvs	0x00702033
40010a50:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
40010a54:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40010a58:	29322864 	ldmdbcs	r2!, {r2, r5, r6, fp, sp}
40010a5c:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40010a60:	73756220 	cmnvc	r5, #32, 4
40010a64:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010a68:	20746962 	rsbscs	r6, r4, r2, ror #18
40010a6c:	000a6425 	andeq	r6, sl, r5, lsr #8
40010a70:	203a4c57 	eorscs	r4, sl, r7, asr ip
40010a74:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40010a78:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40010a7c:	6166206c 	cmnvs	r6, ip, rrx
40010a80:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010a84:	00293328 	eoreq	r3, r9, r8, lsr #6
40010a88:	203a4c57 	eorscs	r4, sl, r7, asr ip
40010a8c:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40010a90:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40010a94:	3428206c 	strtcc	r2, [r8], #-108	; 0x6c
40010a98:	61662029 	cmnvs	r6, r9, lsr #32
40010a9c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010aa0:	61442820 	cmpvs	r4, r0, lsr #16
40010aa4:	203a6174 	eorscs	r6, sl, r4, ror r1
40010aa8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010aac:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
40010ab0:	3a31204c 	bcc	40c58be8 <startIf+0xc38210>
40010ab4:	204c5720 	subcs	r5, ip, r0, lsr #14
40010ab8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40010abc:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010ac0:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010ac4:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40010ac8:	61746144 	cmnvs	r4, r4, asr #2
40010acc:	2578303d 	ldrbcs	r3, [r8, #-61]!	; 0x3d
40010ad0:	57000a78 	smlsdxpl	r0, r8, sl, r0
40010ad4:	3a32204c 	bcc	40c98c0c <startIf+0xc78234>
40010ad8:	4c572020 	wldrhmi	wr2, [r7], #-32
40010adc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010ae0:	2064656c 	rsbcs	r6, r4, ip, ror #10
40010ae4:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40010ae8:	65722064 	ldrbvs	r2, [r2, #-100]!	; 0x64
40010aec:	74614467 	strbtvc	r4, [r1], #-1127	; 0x467
40010af0:	78303d61 	ldmdavc	r0!, {r0, r5, r6, r8, sl, fp, ip, sp}
40010af4:	000a7825 	andeq	r7, sl, r5, lsr #16
40010af8:	203a4c57 	eorscs	r4, sl, r7, asr ip
40010afc:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40010b00:	55422064 	strbpl	r2, [r2, #-100]	; 0x64
40010b04:	64252053 	strtvs	r2, [r5], #-83	; 0x53
40010b08:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
40010b0c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010b10:	57000a78 	smlsdxpl	r0, r8, sl, r0
40010b14:	6c61564c 	stclvs	6, cr5, [r1], #-304	; 0xfffffed0
40010b18:	20736575 	rsbscs	r6, r3, r5, ror r5
40010b1c:	20736177 	rsbscs	r6, r3, r7, ror r1
40010b20:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
40010b24:	20646567 	rsbcs	r6, r4, r7, ror #10
40010b28:	6d6f7266 	stclvs	2, cr7, [pc, #-408]!	; 40010998 <mvSysEnvReadPcieGenSetting+0x1e8c>
40010b2c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010b30:	6f740058 	svcvs	0x00740058
40010b34:	25783020 	ldrbcs	r3, [r8, #-32]!
40010b38:	57000a58 	smlsdpl	r0, r8, sl, r0
40010b3c:	49203a4c 	stmdbmi	r0!, {r2, r3, r6, r9, fp, ip, sp}
40010b40:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010b44:	53554220 	cmppl	r5, #32, 4
40010b48:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010b4c:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40010b50:	202c6465 	eorcs	r6, ip, r5, ror #8
40010b54:	20676572 	rsbcs	r6, r7, r2, ror r5
40010b58:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010b5c:	4c57000a 	tmrrcmi	r0, r7, wr10
40010b60:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40010b64:	61203a70 	teqvs	r0, r0, ror sl
40010b68:	4f6c6c64 	svcmi	0x006c6c64
40010b6c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40010b70:	20303d74 	eorscs	r3, r0, r4, ror sp
40010b74:	61746164 	cmnvs	r4, r4, ror #2
40010b78:	6c656420 	stclvs	4, cr6, [r5], #-128	; 0xffffff80
40010b7c:	3d207961 	stccc	9, cr7, [r0, #-388]!	; 0xfffffe7c
40010b80:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010b84:	4c57000a 	tmrrcmi	r0, r7, wr10
40010b88:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40010b8c:	49203a70 	stmdbmi	r0!, {r4, r5, r6, r9, fp, ip, sp}
40010b90:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010b94:	73756220 	cmnvc	r5, #32, 4
40010b98:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40010b9c:	64612064 	strbtvs	r2, [r1], #-100	; 0x64
40010ba0:	664f6c6c 	strbvs	r6, [pc], -ip, ror #24
40010ba4:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
40010ba8:	5320303d 	teqpl	r0, #61	; 0x3d
40010bac:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40010bb0:	21207373 	teqcs	r0, r3, ror r3
40010bb4:	4c57000a 	tmrrcmi	r0, r7, wr10
40010bb8:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40010bbc:	61203a70 	teqvs	r0, r0, ror sl
40010bc0:	4f6c6c64 	svcmi	0x006c6c64
40010bc4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40010bc8:	25203d74 	strcs	r3, [r0, #-3444]!	; 0xd74
40010bcc:	61642064 	cmnvs	r4, r4, rrx
40010bd0:	64206174 	strtvs	r6, [r0], #-372	; 0x174
40010bd4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
40010bd8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40010bdc:	000a2064 	andeq	r2, sl, r4, rrx
40010be0:	53204c57 	teqpl	r0, #22272	; 0x5700
40010be4:	3a707075 	bcc	41c2cdc0 <startIf+0x1c0c3e8>
40010be8:	20464920 	subcs	r4, r6, r0, lsr #18
40010bec:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40010bf0:	64497375 	strbvs	r7, [r9], #-885	; 0x375
40010bf4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010bf8:	6c6c6461 	stclvs	4, cr6, [ip], #-388	; 0xfffffe7c
40010bfc:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
40010c00:	203d7465 	eorscs	r7, sp, r5, ror #8
40010c04:	53206425 	teqpl	r0, #620756992	; 0x25000000
40010c08:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40010c0c:	21207373 	teqcs	r0, r3, ror r3
40010c10:	4c57000a 	tmrrcmi	r0, r7, wr10
40010c14:	70755320 	rsbsvc	r5, r5, r0, lsr #6
40010c18:	49203a70 	stmdbmi	r0!, {r4, r5, r6, r9, fp, ip, sp}
40010c1c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010c20:	73756220 	cmnvc	r5, #32, 4
40010c24:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
40010c28:	61462064 	cmpvs	r6, r4, rrx
40010c2c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010c30:	000a2120 	andeq	r2, sl, r0, lsr #2
40010c34:	53204c57 	teqpl	r0, #22272	; 0x5700
40010c38:	20707075 	rsbscs	r7, r0, r5, ror r0
40010c3c:	20235343 	eorcs	r5, r3, r3, asr #6
40010c40:	203a6425 	eorscs	r6, sl, r5, lsr #8
40010c44:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40010c48:	61662064 	cmnvs	r6, r4, rrx
40010c4c:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40010c50:	2f49000a 	svccs	0x0049000a
40010c54:	50203046 	eorpl	r3, r0, r6, asr #32
40010c58:	20305055 	eorscs	r5, r0, r5, asr r0
40010c5c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40010c60:	305b746c 	subscc	r7, fp, ip, ror #8
40010c64:	73202d20 	teqvc	r0, #32, 26	; 0x800
40010c68:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40010c6c:	202c7373 	eorcs	r7, ip, r3, ror r3
40010c70:	61662d31 	cmnvs	r6, r1, lsr sp
40010c74:	205d6c69 	subscs	r6, sp, r9, ror #24
40010c78:	0a2e2e2e 	beq	40b9c538 <startIf+0xb7bb60>
40010c7c:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40010c80:	55502030 	ldrbpl	r2, [r0, #-48]	; 0x30
40010c84:	53203050 	teqpl	r0, #80	; 0x50
40010c88:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
40010c8c:	702d305b 	eorvc	r3, sp, fp, asr r0
40010c90:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
40010c94:	6968735f 	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
40010c98:	202c7466 	eorcs	r7, ip, r6, ror #8
40010c9c:	6c632d31 	stclvs	13, cr2, [r3], #-196	; 0xffffff3c
40010ca0:	5f6b636f 	svcpl	0x006b636f
40010ca4:	66696873 			; <UNDEFINED> instruction: 0x66696873
40010ca8:	32202c74 	eorcc	r2, r0, #116, 24	; 0x7400
40010cac:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
40010cb0:	735f6e67 	cmpvc	pc, #1648	; 0x670
40010cb4:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40010cb8:	2e2e205d 	tmiatbcs	wr2, sp, r2
40010cbc:	25000a2e 	strcs	r0, [r0, #-2606]	; 0xa2e
40010cc0:	49203a73 	stmdbmi	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
40010cc4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40010cc8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40010ccc:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40010cd0:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
40010cd4:	5441445f 	strbpl	r4, [r1], #-1119	; 0x45f
40010cd8:	41535f41 	cmpmi	r3, r1, asr #30
40010cdc:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
40010ce0:	4c45445f 	mcrrmi	4, 5, r4, r5, cr15
40010ce4:	645f5941 	ldrbvs	r5, [pc], #-2369	; 40010cec <mvSysEnvReadPcieGenSetting+0x21e0>
40010ce8:	20617461 	rsbcs	r7, r1, r1, ror #8
40010cec:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010cf0:	7325000a 	teqvc	r5, #10
40010cf4:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
40010cf8:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010cfc:	20656361 	rsbcs	r6, r5, r1, ror #6
40010d00:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010d04:	20235343 	eorcs	r5, r3, r3, asr #6
40010d08:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010d0c:	20707550 	rsbscs	r7, r0, r0, asr r5
40010d10:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010d14:	5f78614d 	svcpl	0x0078614d
40010d18:	695f5343 	ldmdbvs	pc, {r0, r1, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
40010d1c:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
40010d20:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010d24:	20656361 	rsbcs	r6, r5, r1, ror #6
40010d28:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010d2c:	425f5343 	subsmi	r5, pc, #201326593	; 0xc000001
40010d30:	4d5f7469 	ldclmi	4, cr7, [pc, #-420]	; 40010b94 <mvSysEnvReadPcieGenSetting+0x2088>
40010d34:	206b7361 	rsbcs	r7, fp, r1, ror #6
40010d38:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010d3c:	6552092c 	ldrbvs	r0, [r2, #-2348]	; 0x92c
40010d40:	61536461 	cmpvs	r3, r1, ror #8
40010d44:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010d48:	25783020 	ldrbcs	r3, [r8, #-32]!
40010d4c:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
40010d50:	65527861 	ldrbvs	r7, [r2, #-2145]	; 0x861
40010d54:	61536461 	cmpvs	r3, r1, ror #8
40010d58:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010d5c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010d60:	63092c78 	movwvs	r2, #40056	; 0x9c78
40010d64:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
40010d68:	6850746e 	ldmdavs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
40010d6c:	20657361 	rsbcs	r7, r5, r1, ror #6
40010d70:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010d74:	616d092c 	cmnvs	sp, ip, lsr #18
40010d78:	61685078 	smcvs	34056	; 0x8508
40010d7c:	30206573 	eorcc	r6, r0, r3, ror r5
40010d80:	0a782578 	beq	41e1a368 <startIf+0x1df9990>
40010d84:	3a732500 	bcc	41cda18c <startIf+0x1cb97b4>
40010d88:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
40010d8c:	61667265 	cmnvs	r6, r5, ror #4
40010d90:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40010d94:	43092c64 	movwmi	r2, #40036	; 0x9c64
40010d98:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
40010d9c:	4d092c64 	stcmi	12, cr2, [r9, #-400]	; 0xfffffe70
40010da0:	435f7861 	cmpmi	pc, #6356992	; 0x610000
40010da4:	6e695f53 	mcrvs	15, 3, r5, cr9, cr3, {2}
40010da8:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
40010dac:	61667265 	cmnvs	r6, r5, ror #4
40010db0:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40010db4:	52092c64 	andpl	r2, r9, #100, 24	; 0x6400
40010db8:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40010dbc:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010dc0:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40010dc4:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
40010dc8:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
40010dcc:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40010dd0:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010dd4:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40010dd8:	000a7825 	andeq	r7, sl, r5, lsr #16
40010ddc:	203a7325 	eorscs	r7, sl, r5, lsr #6
40010de0:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
40010de4:	21474e49 	cmpcs	r7, r9, asr #28
40010de8:	49202121 	stmdbmi	r0!, {r0, r5, r8, sp}
40010dec:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40010df0:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40010df4:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40010df8:	78614d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, lr}^
40010dfc:	5f53435f 	svcpl	0x0053435f
40010e00:	495f6e69 	ldmdbmi	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
40010e04:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40010e08:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40010e0c:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40010e10:	6e696d09 	cdpvs	13, 6, cr6, cr9, cr9, {0}
40010e14:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40010e18:	706d6153 	rsbvc	r6, sp, r3, asr r1
40010e1c:	3020656c 	eorcc	r6, r0, ip, ror #10
40010e20:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
40010e24:	5f4c4320 	svcpl	0x004c4320
40010e28:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40010e2c:	78252065 	stmdavc	r5!, {r0, r2, r5, r6, sp}
40010e30:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40010e34:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40010e38:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40010e3c:	65687420 	strbvs	r7, [r8, #-1056]!	; 0x420
40010e40:	6e696d20 	cdpvs	13, 6, cr6, cr9, cr0, {1}
40010e44:	6d756d69 	ldclvs	13, cr6, [r5, #-420]!	; 0xfffffe5c
40010e48:	61657220 	cmnvs	r5, r0, lsr #4
40010e4c:	61732064 	cmnvs	r3, r4, rrx
40010e50:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010e54:	20736920 	rsbscs	r6, r3, r0, lsr #18
40010e58:	7373656c 	cmnvc	r3, #108, 10	; 0x1b000000
40010e5c:	61687420 	cmnvs	r8, r0, lsr #8
40010e60:	2031206e 	eorscs	r2, r1, lr, rrx
40010e64:	706d6173 	rsbvc	r6, sp, r3, ror r1
40010e68:	202c656c 	eorcs	r6, ip, ip, ror #10
40010e6c:	63726f66 	cmnvs	r2, #408	; 0x198
40010e70:	20676e69 	rsbcs	r6, r7, r9, ror #28
40010e74:	74207469 	strtvc	r7, [r0], #-1129	; 0x469
40010e78:	6562206f 	strbvs	r2, [r2, #-111]!	; 0x6f
40010e7c:	204c4320 	subcs	r4, ip, r0, lsr #6
40010e80:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40010e84:	25000a65 	strcs	r0, [r0, #-2661]	; 0xa65
40010e88:	52203a73 	eorpl	r3, r0, #471040	; 0x73000
40010e8c:	444f2058 	strbmi	r2, [pc], #-88	; 40010e94 <mvSysEnvReadPcieGenSetting+0x2388>
40010e90:	69542054 	ldmdbvs	r4, {r2, r4, r6, sp}^
40010e94:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
40010e98:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
40010e9c:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010ea0:	20656361 	rsbcs	r6, r5, r1, ror #6
40010ea4:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010ea8:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
40010eac:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40010eb0:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010eb4:	312d5b65 	teqcc	sp, r5, ror #22
40010eb8:	7830205d 	ldmdavc	r0!, {r0, r2, r3, r4, r6, sp}
40010ebc:	092c7825 	stmdbeq	ip!, {r0, r2, r5, fp, ip, sp, lr}
40010ec0:	5278616d 	rsbspl	r6, r8, #1073741851	; 0x4000001b
40010ec4:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40010ec8:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010ecc:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40010ed0:	000a7825 	andeq	r7, sl, r5, lsr #16
40010ed4:	46455256 			; <UNDEFINED> instruction: 0x46455256
40010ed8:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40010edc:	2c676966 	stclcs	9, cr6, [r7], #-408	; 0xfffffe68
40010ee0:	205b4649 	subscs	r4, fp, r9, asr #12
40010ee4:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010ee8:	5b707570 	blpl	41c2e4b0 <startIf+0x1c0dad8>
40010eec:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010ef0:	202d205d 	eorcs	r2, sp, sp, asr r0
40010ef4:	66657256 			; <UNDEFINED> instruction: 0x66657256
40010ef8:	6e757420 	cdpvs	4, 7, cr7, cr5, cr0, {1}
40010efc:	6f6e2065 	svcvs	0x006e2065
40010f00:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
40010f04:	72657571 	rsbvc	r7, r5, #473956352	; 0x1c400000
40010f08:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010f0c:	0a296425 	beq	40a69fa8 <startIf+0xa495d0>
40010f10:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
40010f14:	6f632046 	svcvs	0x00632046
40010f18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40010f1c:	5b46492c 	blpl	411a33d4 <startIf+0x11829fc>
40010f20:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010f24:	7075705d 	rsbsvc	r7, r5, sp, asr r0
40010f28:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40010f2c:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
40010f30:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40010f34:	203d2066 	eorscs	r2, sp, r6, rrx
40010f38:	28205825 	stmdacs	r0!, {r0, r2, r5, fp, ip, lr}
40010f3c:	0a296425 	beq	40a69fd8 <startIf+0xa49600>
40010f40:	72756300 	rsbsvc	r6, r5, #0, 6
40010f44:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
40010f48:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
40010f4c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40010f50:	3a776f64 	bcc	41decce8 <startIf+0x1dcc310>
40010f54:	5b464920 	blpl	411a33dc <startIf+0x1182a04>
40010f58:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010f5c:	202d205d 	eorcs	r2, sp, sp, asr r0
40010f60:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40010f64:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40010f68:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40010f6c:	205b7075 	subscs	r7, fp, r5, ror r0
40010f70:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010f74:	41545320 	cmpmi	r4, r0, lsr #6
40010f78:	23204554 	teqcs	r0, #84, 10	; 0x15000000
40010f7c:	28206425 	stmdacs	r0!, {r0, r2, r5, sl, sp, lr}
40010f80:	0a296425 	beq	40a6a01c <startIf+0xa49644>
40010f84:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40010f88:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40010f8c:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40010f90:	205b7075 	subscs	r7, fp, r5, ror r0
40010f94:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010f98:	45484320 	strbmi	r4, [r8, #-800]	; 0x320
40010f9c:	70204b43 	eorvc	r4, r0, r3, asr #22
40010fa0:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
40010fa4:	20737365 	rsbscs	r7, r3, r5, ror #6
40010fa8:	7543202d 	strbvc	r2, [r3, #-45]	; 0x2d
40010fac:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40010fb0:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40010fb4:	73614c20 	cmnvc	r1, #32, 24	; 0x2000
40010fb8:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40010fbc:	696c202c 	stmdbvs	ip!, {r2, r3, r5, sp}^
40010fc0:	2074696d 	rsbscs	r6, r4, sp, ror #18
40010fc4:	46455256 			; <UNDEFINED> instruction: 0x46455256
40010fc8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010fcc:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40010fd0:	2f49000a 	svccs	0x0049000a
40010fd4:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
40010fd8:	2c5d2064 	wldrhcs	wr2, [sp], #-100
40010fdc:	5b707570 	blpl	41c2e5a4 <startIf+0x1c0dbcc>
40010fe0:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010fe4:	5256205d 	subspl	r2, r6, #93	; 0x5d
40010fe8:	435f4645 	cmpmi	pc, #72351744	; 0x4500000
40010fec:	45564e4f 	ldrbmi	r4, [r6, #-3663]	; 0xe4f
40010ff0:	20454752 	subcs	r4, r5, r2, asr r7
40010ff4:	7256202d 	subsvc	r2, r6, #45	; 0x2d
40010ff8:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
40010ffc:	20582520 	subscs	r2, r8, r0, lsr #10
40011000:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40011004:	4946000a 	stmdbmi	r6, {r1, r3}^
40011008:	204c414e 	subcs	r4, ip, lr, asr #2
4001100c:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40011010:	203a7365 	eorscs	r7, sl, r5, ror #6
40011014:	5b462f49 	blpl	4119cd40 <startIf+0x117c368>
40011018:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001101c:	75702c5d 	ldrbvc	r2, [r0, #-3165]!	; 0xc5d
40011020:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
40011024:	205d2064 	subscs	r2, sp, r4, rrx
40011028:	7256202d 	subsvc	r2, r6, #45	; 0x2d
4001102c:	3d206665 	stccc	6, cr6, [r0, #-404]!	; 0xfffffe6c
40011030:	20582520 	subscs	r2, r8, r0, lsr #10
40011034:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40011038:	5245000a 	subpl	r0, r5, #10
4001103c:	3a524f52 	bcc	414a4d8c <startIf+0x14843b4>
40011040:	656e4f20 	strbvs	r4, [lr, #-3872]!	; 0xf20
40011044:	20666f20 	rsbcs	r6, r6, r0, lsr #30
40011048:	65446b63 	strbvs	r6, [r4, #-2915]	; 0xb63
4001104c:	2079616c 	rsbscs	r6, r9, ip, ror #2
40011050:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
40011054:	6e207365 	cdpvs	3, 2, cr7, cr0, cr5, {3}
40011058:	6920746f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
4001105c:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
40011060:	7a696c61 	bvc	41a6c1ec <startIf+0x1a4b814>
40011064:	21216465 	teqcs	r1, r5, ror #8
40011068:	63000a21 	movwvs	r0, #2593	; 0xa21
4001106c:	6d754e6b 	ldclvs	14, cr4, [r5, #-428]!	; 0xfffffe54
40011070:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40011074:	20706154 	rsbscs	r6, r0, r4, asr r1
40011078:	63206425 	teqvs	r0, #620756992	; 0x25000000
4001107c:	6d754e61 	ldclvs	14, cr4, [r5, #-388]!	; 0xfffffe7c
40011080:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40011084:	20706154 	rsbscs	r6, r0, r4, asr r1
40011088:	61206425 	teqvs	r0, r5, lsr #8
4001108c:	546c6c64 	strbtpl	r6, [ip], #-3172	; 0xc64
40011090:	25207061 	strcs	r7, [r0, #-97]!	; 0x61
40011094:	41000a64 	tstmi	r0, r4, ror #20
40011098:	20783833 	rsbscs	r3, r8, r3, lsr r8
4001109c:	73656f64 	cmnvc	r5, #100, 30	; 0x190
400110a0:	746f6e20 	strbtvc	r6, [pc], #-3616	; 400110a8 <mvSysEnvReadPcieGenSetting+0x259c>
400110a4:	70757320 	rsbsvc	r7, r5, r0, lsr #6
400110a8:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
400110ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
400110b0:	61667265 	cmnvs	r6, r5, ror #4
400110b4:	30206563 	eorcc	r6, r0, r3, ror #10
400110b8:	0a782578 	beq	41e1a6a0 <startIf+0x1df9cc8>
400110bc:	3a732500 	bcc	41cda4c4 <startIf+0x1cb9aec>
400110c0:	45535420 	ldrbmi	r5, [r3, #-1056]	; 0x420
400110c4:	6f6e204e 	svcvs	0x006e204e
400110c8:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
400110cc:	0a796461 	beq	41e6a258 <startIf+0x1e49880>
400110d0:	72615700 	rsbvc	r5, r1, #0, 14
400110d4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400110d8:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
400110dc:	70707573 	rsbsvc	r7, r0, r3, ror r5
400110e0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
400110e4:	72662064 	rsbvc	r2, r6, #100	; 0x64
400110e8:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
400110ec:	2065646f 	rsbcs	r6, r5, pc, ror #8
400110f0:	20726f66 	rsbscs	r6, r2, r6, ror #30
400110f4:	4d333333 	ldcmi	3, cr3, [r3, #-204]!	; 0xffffff34
400110f8:	63207a68 	teqvs	r0, #104, 20	; 0x68000
400110fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40011100:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
40011104:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
40011108:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
4001110c:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40011110:	203a676e 	eorscs	r6, sl, lr, ror #14
40011114:	75736e55 	ldrbvc	r6, [r3, #-3669]!	; 0xe55
40011118:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4001111c:	20646574 	rsbcs	r6, r4, r4, ror r5
40011120:	71657266 	cmnvc	r5, r6, ror #4
40011124:	646f6d20 	strbtvs	r6, [pc], #-3360	; 4001112c <mvSysEnvReadPcieGenSetting+0x2620>
40011128:	6f662065 	svcvs	0x00662065
4001112c:	30342072 	eorscc	r2, r4, r2, ror r0
40011130:	7a684d30 	bvc	41a245f8 <startIf+0x1a03c20>
40011134:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40011138:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
4001113c:	28646572 	stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
40011140:	0a296425 	beq	40a6a1dc <startIf+0xa49804>
40011144:	72615700 	rsbvc	r5, r1, #0, 14
40011148:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4001114c:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
40011150:	70707573 	rsbsvc	r7, r0, r3, ror r5
40011154:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
40011158:	72662064 	rsbvc	r2, r6, #100	; 0x64
4001115c:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
40011160:	2065646f 	rsbcs	r6, r5, pc, ror #8
40011164:	20726f66 	rsbscs	r6, r2, r6, ror #30
40011168:	4d333335 	ldcmi	3, cr3, [r3, #-212]!	; 0xffffff2c
4001116c:	63207a68 	teqvs	r0, #104, 20	; 0x68000
40011170:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40011174:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
40011178:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
4001117c:	57000a29 	strpl	r0, [r0, -r9, lsr #20]
40011180:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40011184:	203a676e 	eorscs	r6, sl, lr, ror #14
40011188:	75736e55 	ldrbvc	r6, [r3, #-3669]!	; 0xe55
4001118c:	726f7070 	rsbvc	r7, pc, #112	; 0x70
40011190:	20646574 	rsbcs	r6, r4, r4, ror r5
40011194:	71657266 	cmnvc	r5, r6, ror #4
40011198:	646f6d20 	strbtvs	r6, [pc], #-3360	; 400111a0 <mvSysEnvReadPcieGenSetting+0x2694>
4001119c:	6f662065 	svcvs	0x00662065
400111a0:	36362072 			; <UNDEFINED> instruction: 0x36362072
400111a4:	7a684d37 	bvc	41a24688 <startIf+0x1a03cb0>
400111a8:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
400111ac:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
400111b0:	28646572 	stmdacs	r4!, {r1, r4, r5, r6, r8, sl, sp, lr}^
400111b4:	0a296425 	beq	40a6a250 <startIf+0xa49878>
400111b8:	72615700 	rsbvc	r5, r1, #0, 14
400111bc:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400111c0:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
400111c4:	70707573 	rsbsvc	r7, r0, r3, ror r5
400111c8:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
400111cc:	72662064 	rsbvc	r2, r6, #100	; 0x64
400111d0:	6d207165 	wstrwvs	wr7, [r0, #-404]!	; 0xfffffe6c
400111d4:	2065646f 	rsbcs	r6, r5, pc, ror #8
400111d8:	20726f66 	rsbscs	r6, r2, r6, ror #30
400111dc:	4d303038 	wldrbmi	wr3, [r0, #-56]!
400111e0:	63207a68 	teqvs	r0, #104, 20	; 0x68000
400111e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
400111e8:	65727567 	ldrbvs	r7, [r2, #-1383]!	; 0x567
400111ec:	64252864 	strtvs	r2, [r5], #-2148	; 0x864
400111f0:	44000a29 	strmi	r0, [r0], #-2601	; 0xa29
400111f4:	20335244 	eorscs	r5, r3, r4, asr #4
400111f8:	696c6973 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
400111fc:	206e6f63 	rsbcs	r6, lr, r3, ror #30
40011200:	20746567 	rsbscs	r6, r4, r7, ror #10
40011204:	67726174 			; <UNDEFINED> instruction: 0x67726174
40011208:	66207465 	strtvs	r7, [r0], -r5, ror #8
4001120c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
40011210:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
40011214:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40011218:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
4001121c:	78302044 	ldmdavc	r0!, {r2, r6, sp}
40011220:	000a7825 	andeq	r7, sl, r5, lsr #16
40011224:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40011228:	38334120 	ldmdacc	r3!, {r5, r8, lr}
4001122c:	69732078 	ldmdbvs	r3!, {r3, r4, r5, r6, sp}^
40011230:	6f63696c 	svcvs	0x0063696c
40011234:	6e69206e 	cdpvs	0, 6, cr2, cr9, cr14, {3}
40011238:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
4001123c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011240:	2044454c 	subcs	r4, r4, ip, asr #10
40011244:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011248:	4444000a 	strbmi	r0, [r4], #-10
4001124c:	50203352 	eorpl	r3, r0, r2, asr r3
40011250:	2074736f 	rsbscs	r7, r4, pc, ror #6
40011254:	206e7552 	rsbcs	r7, lr, r2, asr r5
40011258:	20676c41 	rsbcs	r6, r7, r1, asr #24
4001125c:	4146202d 	cmpmi	r6, sp, lsr #32
40011260:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40011264:	25783020 	ldrbcs	r3, [r8, #-32]!
40011268:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
4001126c:	20335244 	eorscs	r5, r3, r4, asr #4
40011270:	20657250 	rsbcs	r7, r5, r0, asr r2
40011274:	696c6973 	stmdbvs	ip!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
40011278:	206e6f63 	rsbcs	r6, lr, r3, ror #30
4001127c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40011280:	2d206769 	stccs	7, cr6, [r0, #-420]!	; 0xfffffe5c
40011284:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011288:	2044454c 	subcs	r4, r4, ip, asr #10
4001128c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011290:	4444000a 	strbmi	r0, [r4], #-10
40011294:	69203352 	stmdbvs	r0!, {r1, r4, r6, r8, r9, ip, sp}
40011298:	2074696e 	rsbscs	r6, r4, lr, ror #18
4001129c:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
400112a0:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
400112a4:	2d207265 	stccs	2, cr7, [r0, #-404]!	; 0xfffffe6c
400112a8:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400112ac:	2044454c 	subcs	r4, r4, ip, asr #10
400112b0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400112b4:	4444000a 	strbmi	r0, [r4], #-10
400112b8:	50203352 	eorpl	r3, r0, r2, asr r3
400112bc:	2074736f 	rsbscs	r7, r4, pc, ror #6
400112c0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
400112c4:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400112c8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400112cc:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400112d0:	000a7825 	andeq	r7, sl, r5, lsr #16
400112d4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400112d8:	65725020 	ldrbvs	r5, [r2, #-32]!
400112dc:	676c4120 	strbvs	r4, [ip, -r0, lsr #2]!
400112e0:	6f43206f 	svcvs	0x0043206f
400112e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
400112e8:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400112ec:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
400112f0:	78302044 	ldmdavc	r0!, {r2, r6, sp}
400112f4:	000a7825 	andeq	r7, sl, r5, lsr #16
400112f8:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
400112fc:	6e757220 	cdpvs	2, 7, cr7, cr5, cr0, {1}
40011300:	676c6120 	strbvs	r6, [ip, -r0, lsr #2]!
40011304:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
40011308:	2d206d68 	stccs	13, cr6, [r0, #-416]!	; 0xfffffe60
4001130c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011310:	2044454c 	subcs	r4, r4, ip, asr #10
40011314:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011318:	4444000a 	strbmi	r0, [r4], #-10
4001131c:	50203352 	eorpl	r3, r0, r2, asr r3
40011320:	2074736f 	rsbscs	r7, r4, pc, ror #6
40011324:	6f676c41 	svcvs	0x00676c41
40011328:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
4001132c:	20676966 	rsbcs	r6, r7, r6, ror #18
40011330:	4146202d 	cmpmi	r6, sp, lsr #32
40011334:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40011338:	25783020 	ldrbcs	r3, [r8, #-32]!
4001133c:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40011340:	54205244 	strtpl	r5, [r0], #-580	; 0x244
40011344:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
40011348:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001134c:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
40011350:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
40011354:	53202d20 	teqpl	r0, #32, 26	; 0x800
40011358:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
4001135c:	72637320 	rsbvc	r7, r3, #32, 6	; 0x80000000
40011360:	69626275 	stmdbvs	r2!, {r0, r2, r4, r5, r6, r9, sp, lr}^
40011364:	0a20676e 	beq	4082b124 <startIf+0x80a74c>
40011368:	52444400 	subpl	r4, r4, #0, 8
4001136c:	61725420 	cmnvs	r2, r0, lsr #8
40011370:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40011374:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40011378:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4001137c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40011380:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
40011384:	72637320 	rsbvc	r7, r3, #32, 6	; 0x80000000
40011388:	69626275 	stmdbvs	r2!, {r0, r2, r4, r5, r6, r9, sp, lr}^
4001138c:	0a20676e 	beq	4082b14c <startIf+0x80a774>
40011390:	2c732500 	ldclcs	5, cr2, [r3], #-0
40011394:	64255343 	strtvs	r5, [r5], #-835	; 0x343
40011398:	5342502c 	movtpl	r5, #8236	; 0x202c
4001139c:	4c44412c 	wstrdmi	wr4, [r4], #-176	; 0xffffff50
400113a0:	5441524c 	strbpl	r5, [r1], #-588	; 0x24c
400113a4:	2c2c4f49 	stccs	15, cr4, [ip], #-292	; 0xfffffedc
400113a8:	430a002c 	movwmi	r0, #41004	; 0xa02c
400113ac:	2c642553 	stclcs	5, cr2, [r4], #-332	; 0xfffffeb4
400113b0:	20732520 	rsbscs	r2, r3, r0, lsr #10
400113b4:	5342502c 	movtpl	r5, #8236	; 0x202c
400113b8:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
400113bc:	44202c73 	strtmi	r2, [r0], #-3187	; 0xc73
400113c0:	64250051 	strtvs	r0, [r5], #-81	; 0x51
400113c4:	42502c20 	subsmi	r2, r0, #32, 24	; 0x2000
400113c8:	2c2c2c53 	stccs	12, cr2, [ip], #-332	; 0xfffffeb4
400113cc:	2d2d0020 	wstrbcs	wr0, [sp, #-32]!
400113d0:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
400113d4:	7254206c 	subsvc	r2, r4, #108	; 0x6c
400113d8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400113dc:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
400113e0:	2d000a50 	vstrcs	s0, [r0, #-320]	; 0xfffffec0
400113e4:	4146202d 	cmpmi	r6, sp, lsr #32
400113e8:	45204c49 	strmi	r4, [r0, #-3145]!	; 0xc49
400113ec:	000a4142 	andeq	r4, sl, r2, asr #2
400113f0:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
400113f4:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
400113f8:	72207466 	eorvc	r7, r0, #1711276032	; 0x66000000
400113fc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40011400:	0a3a7374 	beq	40eae1d8 <startIf+0xe8d800>
40011404:	2d2d2000 	wstrbcs	wr2, [sp]
40011408:	42454520 	submi	r4, r5, #32, 10	; 0x8000000
4001140c:	61462041 	cmpvs	r6, r1, asr #32
40011410:	000a6c69 	andeq	r6, sl, r9, ror #24
40011414:	45202d2d 	strmi	r2, [r0, #-3373]!	; 0xd2d
40011418:	20414245 	subcs	r4, r1, r5, asr #4
4001141c:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40011420:	61725420 	cmnvs	r2, r0, lsr #8
40011424:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40011428:	50492067 	subpl	r2, r9, r7, rrx
4001142c:	2d2d000a 	wstrbcs	wr0, [sp, #-10]!
40011430:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011434:	4545204c 	strbmi	r2, [r5, #-76]	; 0x4c
40011438:	000a4142 	andeq	r4, sl, r2, asr #2
4001143c:	49205046 	stmdbmi	r0!, {r1, r2, r6, ip, lr}
40011440:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
40011444:	41202c64 	teqmi	r0, r4, ror #24
40011448:	204c4c44 	subcs	r4, ip, r4, asr #24
4001144c:	66696853 			; <UNDEFINED> instruction: 0x66696853
40011450:	6f662074 	svcvs	0x00662074
40011454:	42452072 	submi	r2, r5, #114	; 0x72
40011458:	70203a41 	eorvc	r3, r0, r1, asr #20
4001145c:	255b7075 	ldrbcs	r7, [fp, #-117]	; 0x75
40011460:	4c205d64 	stcmi	13, cr5, [r0], #-400	; 0xfffffe70
40011464:	206b636f 	rsbcs	r6, fp, pc, ror #6
40011468:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
4001146c:	3d207375 	stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c
40011470:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011474:	6b636f4c 	blvs	418ed1ac <startIf+0x18cc7d4>
40011478:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
4001147c:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40011480:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
40011484:	7055000a 	subsvc	r0, r5, sl
40011488:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
4001148c:	4c444120 	wstrdmi	wr4, [r4], #-128	; 0xffffff80
40011490:	6853204c 	ldmdavs	r3, {r2, r3, r6, sp}^
40011494:	20746669 	rsbscs	r6, r4, r9, ror #12
40011498:	6120666f 	teqvs	r0, pc, ror #12
4001149c:	70206c6c 	eorvc	r6, r0, ip, ror #24
400114a0:	3a737075 	bcc	41ced67c <startIf+0x1cccca4>
400114a4:	5046000a 	subpl	r0, r6, sl
400114a8:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
400114ac:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
400114b0:	70755020 	rsbsvc	r5, r5, r0, lsr #32
400114b4:	5d64255b 	stclpl	5, cr2, [r4, #-364]!	; 0xfffffe94
400114b8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
400114bc:	000a2064 	andeq	r2, sl, r4, rrx
400114c0:	20726550 	rsbscs	r6, r2, r0, asr r5
400114c4:	20746942 	rsbscs	r6, r4, r2, asr #18
400114c8:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
400114cc:	61657320 	cmnvs	r5, r0, lsr #6
400114d0:	2c686372 	stclcs	3, cr6, [r8], #-456	; 0xfffffe38
400114d4:	20504620 	subscs	r4, r0, r0, lsr #12
400114d8:	20462f49 	subcs	r2, r6, r9, asr #30
400114dc:	202c6425 	eorcs	r6, ip, r5, lsr #8
400114e0:	3a746962 	bcc	41d2ba70 <startIf+0x1d0b098>
400114e4:	202c6425 	eorcs	r6, ip, r5, lsr #8
400114e8:	3a707570 	bcc	41c2eab0 <startIf+0x1c0e0d8>
400114ec:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
400114f0:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400114f4:	30203074 	eorcc	r3, r0, r4, ror r0
400114f8:	0a782578 	beq	41e1aae0 <startIf+0x1dfa108>
400114fc:	452d2d00 	strmi	r2, [sp, #-3328]!	; 0xd00
40011500:	50204142 	eorpl	r4, r0, r2, asr #2
40011504:	46205342 	strtmi	r5, [r0], -r2, asr #6
40011508:	206c6961 	rsbcs	r6, ip, r1, ror #18
4001150c:	7254202d 	subsvc	r2, r4, #45	; 0x2d
40011510:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40011514:	4920676e 	stmdbmi	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
40011518:	616d2050 	qdsubvs	r2, r0, sp
4001151c:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
40011520:	23000a65 	movwcs	r0, #2661	; 0xa65
40011524:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011528:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
4001152c:	4c444123 	wstrdmi	wr4, [r4], #-140	; 0xffffff74
40011530:	6873204c 	ldmdavs	r3!, {r2, r3, r6, sp}^
40011534:	20746669 	rsbscs	r6, r4, r9, ror #12
40011538:	20726f66 	rsbscs	r6, r2, r6, ror #30
4001153c:	23414253 	movtcs	r4, #4691	; 0x1253
40011540:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011544:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011548:	000a2323 	andeq	r2, sl, r3, lsr #6
4001154c:	49205046 	stmdbmi	r0!, {r1, r2, r6, ip, lr}
40011550:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
40011554:	62202c64 	eorvs	r2, r0, #100, 24	; 0x6400
40011558:	253a7469 	ldrcs	r7, [sl, #-1129]!	; 0x469
4001155c:	70202c64 	eorvc	r2, r0, r4, ror #24
40011560:	253a7075 	ldrcs	r7, [sl, #-117]!	; 0x75
40011564:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40011568:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4001156c:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40011570:	0a207825 	beq	4082f60c <startIf+0x80ec34>
40011574:	42532000 	subsmi	r2, r3, #0
40011578:	61462041 	cmpvs	r6, r1, asr #32
4001157c:	000a6c69 	andeq	r6, sl, r9, ror #24
40011580:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40011584:	4948535f 	stmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
40011588:	4c5f5446 	mrrcmi	4, 4, r5, pc, cr6	; <UNPREDICTABLE>
4001158c:	5b6b636f 	blpl	41aea350 <startIf+0x1ac9978>
40011590:	5b5d7825 	blpl	4176f62c <startIf+0x174ec54>
40011594:	205d7825 	subscs	r7, sp, r5, lsr #16
40011598:	7825203d 	stmdavc	r5!, {r0, r2, r3, r4, r5, sp}
4001159c:	50000a20 	andpl	r0, r0, r0, lsr #20
400115a0:	42207265 	eormi	r7, r0, #1342177286	; 0x50000006
400115a4:	53207469 	teqpl	r0, #1761607680	; 0x69000000
400115a8:	2077656b 	rsbscs	r6, r7, fp, ror #10
400115ac:	72616573 	rsbvc	r6, r1, #482344960	; 0x1cc00000
400115b0:	202c6863 	eorcs	r6, ip, r3, ror #16
400115b4:	49204650 	stmdbmi	r0!, {r4, r6, r9, sl, lr}
400115b8:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
400115bc:	62202c64 	eorvs	r2, r0, #100, 24	; 0x6400
400115c0:	253a7469 	ldrcs	r7, [sl, #-1129]!	; 0x469
400115c4:	70202c64 	eorvc	r2, r0, r4, ror #24
400115c8:	253a7075 	ldrcs	r7, [sl, #-117]!	; 0x75
400115cc:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
400115d0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
400115d4:	78302030 	ldmdavc	r0!, {r4, r5, sp}
400115d8:	0a207825 	beq	4082f674 <startIf+0x80ec9c>
400115dc:	53425000 	movtpl	r5, #8192	; 0x2000
400115e0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400115e4:	2064656c 	rsbcs	r6, r4, ip, ror #10
400115e8:	20726f66 	rsbscs	r6, r2, r6, ror #30
400115ec:	23204649 	teqcs	r0, #76546048	; 0x4900000
400115f0:	000a6425 	andeq	r6, sl, r5, lsr #8
400115f4:	20656854 	rsbcs	r6, r5, r4, asr r8
400115f8:	20736261 	rsbscs	r6, r3, r1, ror #4
400115fc:	506e694d 	rsbpl	r6, lr, sp, asr #18
40011600:	255b5342 	ldrbcs	r5, [fp, #-834]	; 0x342
40011604:	255b5d64 	ldrbcs	r5, [fp, #-3428]	; 0xd64
40011608:	3d205d64 	stccc	13, cr5, [r0, #-400]!	; 0xfffffe70
4001160c:	0a642520 	beq	4191aa94 <startIf+0x18fa0bc>
40011610:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
40011614:	52206c61 	eorpl	r6, r0, #24832	; 0x6100
40011618:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
4001161c:	203a7374 	eorscs	r7, sl, r4, ror r3
40011620:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
40011624:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40011628:	20644965 	rsbcs	r4, r4, r5, ror #18
4001162c:	202c6425 	eorcs	r6, ip, r5, lsr #8
40011630:	20707570 	rsbscs	r7, r0, r0, ror r5
40011634:	202c6425 	eorcs	r6, ip, r5, lsr #8
40011638:	20707550 	rsbscs	r7, r0, r0, asr r5
4001163c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
40011640:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xa65
40011644:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40011648:	70614d71 	rsbvc	r4, r1, r1, ror sp
4001164c:	6c626154 	wstrdvs	wr6, [r2], #-336	; 0xfffffeb0
40011650:	6f6e2065 	svcvs	0x006e2065
40011654:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
40011658:	61697469 	cmnvs	r9, r9, ror #8
4001165c:	617a696c 	cmnvs	sl, ip, ror #18
40011660:	000a6465 	andeq	r6, sl, r5, ror #8
40011664:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
40011668:	4d5f746c 	ldclmi	4, cr7, [pc, #-432]	; 400114c0 <mvSysEnvReadPcieGenSetting+0x29b4>
4001166c:	203a5441 	eorscs	r5, sl, r1, asr #8
40011670:	00206425 	eoreq	r6, r0, r5, lsr #8
40011674:	4250202c 	subsmi	r2, r0, #44	; 0x2c
40011678:	61742053 	cmnvs	r4, r3, asr r0
4001167c:	64253d70 	strtvs	r3, [r5], #-3440	; 0xd70
40011680:	73705b20 	cmnvc	r0, #32, 22	; 0x8000
40011684:	205d6365 	subscs	r6, sp, r5, ror #6
40011688:	203e3d3d 	eorscs	r3, lr, sp, lsr sp
4001168c:	77656b73 			; <UNDEFINED> instruction: 0x77656b73
40011690:	73626f20 	cmnvc	r2, #32, 30	; 0x80
40011694:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
40011698:	203d2064 	eorscs	r2, sp, r4, rrx
4001169c:	000a6425 	andeq	r6, sl, r5, lsr #8
400116a0:	70207325 	eorvc	r7, r0, r5, lsr #6
400116a4:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
400116a8:	46492064 	strbmi	r2, [r9], -r4, rrx
400116ac:	20642520 	rsbcs	r2, r4, r0, lsr #10
400116b0:	20707570 	rsbscs	r7, r0, r0, ror r5
400116b4:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
400116b8:	3a736765 	bcc	41ceb454 <startIf+0x1ccaa7c>
400116bc:	25783020 	ldrbcs	r3, [r8, #-32]!
400116c0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400116c4:	30207825 	eorcc	r7, r0, r5, lsr #16
400116c8:	20782578 	rsbscs	r2, r8, r8, ror r5
400116cc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400116d0:	25783020 	ldrbcs	r3, [r8, #-32]!
400116d4:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400116d8:	30207825 	eorcc	r7, r0, r5, lsr #16
400116dc:	20782578 	rsbscs	r2, r8, r8, ror r5
400116e0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400116e4:	7363000a 	cmnvc	r3, #10
400116e8:	20782520 	rsbscs	r2, r8, r0, lsr #10
400116ec:	65746170 	ldrbvs	r6, [r4, #-368]!	; 0x170
400116f0:	25206e72 	strcs	r6, [r0, #-3698]!	; 0xe72
400116f4:	46492064 	strbmi	r2, [r9], -r4, rrx
400116f8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400116fc:	20707570 	rsbscs	r7, r0, r0, ror r5
40011700:	63206425 	teqvs	r0, #620756992	; 0x25000000
40011704:	74537275 	ldrbvc	r7, [r3], #-629	; 0x275
40011708:	57747261 	ldrbpl	r7, [r4, -r1, ror #4]!
4001170c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40011710:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40011714:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40011718:	646e4574 	strbtvs	r4, [lr], #-1396	; 0x574
4001171c:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
40011720:	2520776f 	strcs	r7, [r0, #-1903]!	; 0x76f
40011724:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40011728:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
4001172c:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40011730:	20776f64 	rsbscs	r6, r7, r4, ror #30
40011734:	000a6425 	andeq	r6, sl, r5, lsr #8
40011738:	20707550 	rsbscs	r7, r0, r0, asr r5
4001173c:	6b636f6c 	blvs	418ed4f4 <startIf+0x18ccb1c>
40011740:	202c6465 	eorcs	r6, ip, r5, ror #8
40011744:	20746170 	rsbscs	r6, r4, r0, ror r1
40011748:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
4001174c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40011750:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40011754:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011758:	6166000a 	cmnvs	r6, sl
4001175c:	4c206c69 	stcmi	12, cr6, [r0], #-420	; 0xfffffe5c
40011760:	2c6b636f 	stclcs	3, cr6, [fp], #-444	; 0xfffffe44
40011764:	74617020 	strbtvc	r7, [r1], #-32
40011768:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001176c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40011770:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
40011774:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40011778:	63000a20 	movwvs	r0, #2592	; 0xa20
4001177c:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40011780:	2065756e 	rsbcs	r7, r5, lr, ror #10
40011784:	6e206f74 	mcrvs	15, 1, r6, cr0, cr4, {3}
40011788:	20747865 	rsbscs	r7, r4, r5, ror #16
4001178c:	0a707570 	beq	41c2ed54 <startIf+0x1c0e37c>
40011790:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
40011794:	49202c6c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, fp, sp}
40011798:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001179c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400117a0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400117a4:	20746962 	rsbscs	r6, r4, r2, ror #18
400117a8:	66206425 	strtvs	r6, [r0], -r5, lsr #8
400117ac:	206c6961 	rsbcs	r6, ip, r1, ror #18
400117b0:	000a3123 	andeq	r3, sl, r3, lsr #2
400117b4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400117b8:	4649202c 	strbmi	r2, [r9], -ip, lsr #32
400117bc:	20642520 	rsbcs	r2, r4, r0, lsr #10
400117c0:	20707570 	rsbscs	r7, r0, r0, ror r5
400117c4:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
400117c8:	25207469 	strcs	r7, [r0, #-1129]!	; 0x469
400117cc:	61662064 	cmnvs	r6, r4, rrx
400117d0:	23206c69 	teqcs	r0, #26880	; 0x6900
400117d4:	70000a32 	andvc	r0, r0, r2, lsr sl
400117d8:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
400117dc:	46492064 	strbmi	r2, [r9], -r4, rrx
400117e0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400117e4:	20707570 	rsbscs	r7, r0, r0, ror r5
400117e8:	6f206425 	svcvs	0x00206425
400117ec:	69577470 	ldmdbvs	r7, {r4, r5, r6, sl, ip, sp, lr}^
400117f0:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
400117f4:	6e696620 	cdpvs	6, 6, cr6, cr9, cr0, {1}
400117f8:	69576c61 	ldmdbvs	r7, {r0, r5, r6, sl, fp, sp, lr}^
400117fc:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40011800:	73617720 	cmnvc	r1, #32, 14	; 0x800000
40011804:	69576574 	ldmdbvs	r7, {r2, r4, r5, r6, r8, sl, sp, lr}^
40011808:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
4001180c:	57747320 	ldrbpl	r7, [r4, -r0, lsr #6]!
40011810:	6b536e69 	blvs	414ed1bc <startIf+0x14cc7e4>
40011814:	25207765 	strcs	r7, [r0, #-1893]!	; 0x765
40011818:	6e652064 	cdpvs	0, 6, cr2, cr5, cr4, {3}
4001181c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40011820:	77656b53 			; <UNDEFINED> instruction: 0x77656b53
40011824:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011828:	53727563 	cmnpl	r2, #415236096	; 0x18c00000
4001182c:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40011830:	2078614d 	rsbscs	r6, r8, sp, asr #2
40011834:	63206425 	teqvs	r0, #620756992	; 0x25000000
40011838:	6e457275 	mcrvs	2, 2, r7, cr5, cr5, {3}
4001183c:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
40011840:	206e694d 	rsbcs	r6, lr, sp, asr #18
40011844:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40011848:	74537375 	ldrbvc	r7, [r3], #-885	; 0x375
4001184c:	206e6957 	rsbcs	r6, lr, r7, asr r9
40011850:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
40011854:	6e457375 	mcrvs	3, 2, r7, cr5, cr5, {3}
40011858:	6e695764 	cdpvs	7, 6, cr5, cr9, cr4, {3}
4001185c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011860:	6977000a 	ldmdbvs	r7!, {r1, r3}^
40011864:	6176206e 	cmnvs	r6, lr, rrx
40011868:	2c64696c 	stclcs	9, cr6, [r4], #-432	; 0xfffffe50
4001186c:	74617020 	strbtvc	r7, [r1], #-32
40011870:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011874:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40011878:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
4001187c:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40011880:	66000a20 	strvs	r0, [r0], -r0, lsr #20
40011884:	206c6961 	rsbcs	r6, ip, r1, ror #18
40011888:	2c6e6977 	stclcs	9, cr6, [lr], #-476	; 0xfffffe24
4001188c:	74617020 	strbtvc	r7, [r1], #-32
40011890:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011894:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40011898:	75702064 	ldrbvc	r2, [r0, #-100]!	; 0x64
4001189c:	64252070 	strtvs	r2, [r5], #-112	; 0x70
400118a0:	73756220 	cmnvc	r5, #32, 4
400118a4:	69577453 	ldmdbvs	r7, {r0, r1, r4, r6, sl, ip, sp, lr}^
400118a8:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
400118ac:	73756220 	cmnvc	r5, #32, 4
400118b0:	57646e45 	strbpl	r6, [r4, -r5, asr #28]!
400118b4:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
400118b8:	54000a64 	strpl	r0, [r0], #-2660	; 0xa64
400118bc:	70732078 	rsbsvc	r2, r3, r8, ror r0
400118c0:	61696365 	cmnvs	r9, r5, ror #6
400118c4:	6170206c 	cmnvs	r0, ip, rrx
400118c8:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
400118cc:	000a206e 	andeq	r2, sl, lr, rrx
400118d0:	20575353 	subscs	r5, r7, r3, asr r3
400118d4:	4254202d 	subsmi	r2, r4, #45	; 0x2d
400118d8:	46492044 	strbmi	r2, [r9], -r4, asr #32
400118dc:	20642520 	rsbcs	r2, r4, r0, lsr #10
400118e0:	20707570 	rsbscs	r7, r0, r0, ror r5
400118e4:	000a6425 	andeq	r6, sl, r5, lsr #8
400118e8:	20574553 	subscs	r4, r7, r3, asr r5
400118ec:	4254202d 	subsmi	r2, r4, #45	; 0x2d
400118f0:	46492044 	strbmi	r2, [r9], -r4, asr #32
400118f4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400118f8:	20707570 	rsbscs	r7, r0, r0, ror r5
400118fc:	000a6425 	andeq	r6, sl, r5, lsr #8
40011900:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40011904:	4649202c 	strbmi	r2, [r9], -ip, lsr #32
40011908:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001190c:	20707570 	rsbscs	r7, r0, r0, ror r5
40011910:	000a6425 	andeq	r6, sl, r5, lsr #8
40011914:	73756220 	cmnvc	r5, #32, 4
40011918:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
4001191c:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40011920:	25203d73 	strcs	r3, [r0, #-3443]!	; 0xd73
40011924:	53000a64 	movwpl	r0, #2660	; 0xa64
40011928:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
4001192c:	203a6c61 	eorscs	r6, sl, r1, ror #24
40011930:	20746170 	rsbscs	r6, r4, r0, ror r1
40011934:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
40011938:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001193c:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40011940:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011944:	73676552 	cmnvc	r7, #343932928	; 0x14800000
40011948:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
4001194c:	30207825 	eorcc	r7, r0, r5, lsr #16
40011950:	20782578 	rsbscs	r2, r8, r8, ror r5
40011954:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011958:	25783020 	ldrbcs	r3, [r8, #-32]!
4001195c:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40011960:	30207825 	eorcc	r7, r0, r5, lsr #16
40011964:	20782578 	rsbscs	r2, r8, r8, ror r5
40011968:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001196c:	25783020 	ldrbcs	r3, [r8, #-32]!
40011970:	53000a78 	movwpl	r0, #2680	; 0xa78
40011974:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40011978:	203a6c61 	eorscs	r6, sl, r1, ror #24
4001197c:	20707550 	rsbscs	r7, r0, r0, asr r5
40011980:	6b636f6c 	blvs	418ed738 <startIf+0x18ccd60>
40011984:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40011988:	70202c6c 	eorvc	r2, r0, ip, ror #24
4001198c:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40011990:	46492064 	strbmi	r2, [r9], -r4, rrx
40011994:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011998:	20707570 	rsbscs	r7, r0, r0, ror r5
4001199c:	0a206425 	beq	4082aa38 <startIf+0x80a060>
400119a0:	65705300 	ldrbvs	r5, [r0, #-768]!	; 0x300
400119a4:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
400119a8:	4250203a 	subsmi	r2, r0, #58	; 0x3a
400119ac:	203a3a53 	eorscs	r3, sl, r3, asr sl
400119b0:	23462f49 	movtcs	r2, #28489	; 0x6f49
400119b4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400119b8:	7542202c 	strbvc	r2, [r2, #-44]	; 0x2c
400119bc:	25202373 	strcs	r2, [r0, #-883]!	; 0x373
400119c0:	69662064 	stmdbvs	r6!, {r2, r5, r6, sp}^
400119c4:	6c612078 	wstrhvs	wr2, [r1], #-120
400119c8:	206e6769 	rsbcs	r6, lr, r9, ror #14
400119cc:	74206f74 	strtvc	r6, [r0], #-3956	; 0xf74
400119d0:	4c206568 	stcmi	5, cr6, [r0], #-416	; 0xfffffe60
400119d4:	20746665 	rsbscs	r6, r4, r5, ror #12
400119d8:	7053000a 	subsvc	r0, r3, sl
400119dc:	61696365 	cmnvs	r9, r5, ror #6
400119e0:	50203a6c 	eorpl	r3, r0, ip, ror #20
400119e4:	3a3a5342 	bcc	40ea66f4 <startIf+0xe85d1c>
400119e8:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
400119ec:	64252023 	strtvs	r2, [r5], #-35	; 0x23
400119f0:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
400119f4:	20237375 	eorcs	r7, r3, r5, ror r3
400119f8:	66206425 	strtvs	r6, [r0], -r5, lsr #8
400119fc:	61207869 	teqvs	r0, r9, ror #16
40011a00:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
40011a04:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40011a08:	20656874 	rsbcs	r6, r5, r4, ror r8
40011a0c:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40011a10:	000a2074 	andeq	r2, sl, r4, ror r0
40011a14:	63657053 	cmnvs	r5, #83	; 0x53
40011a18:	3a6c6169 	bcc	41b29fc4 <startIf+0x1b095ec>
40011a1c:	6e695720 	cdpvs	7, 6, cr5, cr9, cr0, {1}
40011a20:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
40011a24:	462f4920 	strtmi	r4, [pc], -r0, lsr #18
40011a28:	64252023 	strtvs	r2, [r5], #-35	; 0x23
40011a2c:	42202c20 	eormi	r2, r0, #32, 24	; 0x2000
40011a30:	20237375 	eorcs	r7, r3, r5, ror r3
40011a34:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
40011a38:	64252073 	strtvs	r2, [r5], #-115	; 0x73
40011a3c:	6543000a 	strbvs	r0, [r3, #-10]
40011a40:	6172746e 	cmnvs	r2, lr, ror #8
40011a44:	617a696c 	cmnvs	sl, ip, ror #18
40011a48:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011a4c:	73655220 	cmnvc	r5, #32, 4
40011a50:	73746c75 	cmnvc	r4, #29952	; 0x7500
40011a54:	2f49000a 	svccs	0x0049000a
40011a58:	52203046 	eorpl	r3, r0, #70	; 0x46
40011a5c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40011a60:	20305b74 	eorscs	r5, r0, r4, ror fp
40011a64:	7573202d 	ldrbvc	r2, [r3, #-45]!	; 0x2d
40011a68:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40011a6c:	2d312073 	wldrbcs	wr2, [r1, #-115]!
40011a70:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40011a74:	2d203220 	stccs	2, cr3, [r0, #-128]!	; 0xffffff80
40011a78:	61747320 	cmnvs	r4, r0, lsr #6
40011a7c:	325f6574 	subscc	r6, pc, #116, 10	; 0x1d000000
40011a80:	2d203320 	stccs	3, cr3, [r0, #-128]!	; 0xffffff80
40011a84:	61747320 	cmnvs	r4, r0, lsr #6
40011a88:	335f6574 	cmpcc	pc, #116, 10	; 0x1d000000
40011a8c:	2e2e205d 	tmiatbcs	wr2, sp, r2
40011a90:	25000a2e 	strcs	r0, [r0, #-2606]	; 0xa2e
40011a94:	0a2c2064 	beq	40b19c2c <startIf+0xaf9254>
40011a98:	746f4e00 	strbtvc	r4, [pc], #-3584	; 40011aa0 <mvSysEnvReadPcieGenSetting+0x2f94>
40011a9c:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40011aa0:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40011aa4:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40011aa8:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
40011aac:	6f742064 	svcvs	0x00742064
40011ab0:	4d415220 	stclmi	2, cr5, [r1, #-128]	; 0xffffff80
40011ab4:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
40011ab8:	74616369 	strbtvc	r6, [r1], #-873	; 0x369
40011abc:	0a6e6f69 	beq	41bad868 <startIf+0x1b8ce90>
40011ac0:	74654400 	strbtvc	r4, [r5], #-1024	; 0x400
40011ac4:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40011ac8:	75732064 	ldrbvc	r2, [r3, #-100]!	; 0x64
40011acc:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
40011ad0:	6f742064 	svcvs	0x00742064
40011ad4:	4d415220 	stclmi	2, cr5, [r1, #-128]	; 0xffffff80
40011ad8:	646e6920 	strbtvs	r6, [lr], #-2336	; 0x920
40011adc:	74616369 	strbtvc	r6, [r1], #-873	; 0x369
40011ae0:	0a6e6f69 	beq	41bad88c <startIf+0x1b8ceb4>
40011ae4:	74655200 	strbtvc	r5, [r5], #-512	; 0x200
40011ae8:	696e7275 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^
40011aec:	7420676e 	strtvc	r6, [r0], #-1902	; 0x76e
40011af0:	534f206f 	movtpl	r2, #61551	; 0xf06f
40011af4:	6f70000a 	svcvs	0x0070000a
40011af8:	704f6c6c 	subvc	r6, pc, ip, ror #24
40011afc:	63657845 	cmnvs	r5, #4521984	; 0x450000
40011b00:	3a657475 	bcc	4196ecdc <startIf+0x194e304>
40011b04:	4d495420 	stclmi	4, cr5, [r9, #-128]	; 0xffffff80
40011b08:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
40011b0c:	766d000a 	strbtvc	r0, [sp], -sl
40011b10:	45716553 	ldrbmi	r6, [r1, #-1363]!	; 0x553
40011b14:	45636578 	strbmi	r6, [r3, #-1400]!	; 0x578
40011b18:	453a7478 	ldrmi	r7, [sl, #-1144]!	; 0x478
40011b1c:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40011b20:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
40011b24:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
40011b28:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
40011b2c:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40011b30:	20736920 	rsbscs	r6, r3, r0, lsr #18
40011b34:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40011b38:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
40011b3c:	25000a64 	strcs	r0, [r0, #-2660]	; 0xa64
40011b40:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40011b44:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40011b48:	6552203a 	ldrbvs	r2, [r2, #-58]	; 0x3a
40011b4c:	43206461 	teqmi	r0, #1627389952	; 0x61000000
40011b50:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40011b54:	61727567 	cmnvs	r2, r7, ror #10
40011b58:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011b5c:	6f726620 	svcvs	0x00726620
40011b60:	4f49206d 	svcmi	0x0049206d
40011b64:	70784520 	rsbsvc	r4, r8, r0, lsr #10
40011b68:	65646e61 	strbvs	r6, [r4, #-3681]!	; 0xe61
40011b6c:	61662072 	smcvs	25090	; 0x6202
40011b70:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40011b74:	7325000a 	teqvc	r5, #10
40011b78:	7245203a 	subvc	r2, r5, #58	; 0x3a
40011b7c:	3a726f72 	bcc	41cad94c <startIf+0x1c8cf74>
40011b80:	72696420 	rsbvc	r6, r9, #32, 8	; 0x20000000
40011b84:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
40011b88:	57206e6f 	strpl	r6, [r0, -pc, ror #28]!
40011b8c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40011b90:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40011b94:	45204f49 	strmi	r4, [r0, #-3913]!	; 0xf49
40011b98:	6e617078 	mcrvs	0, 3, r7, cr1, cr8, {3}
40011b9c:	20726564 	rsbscs	r6, r2, r4, ror #10
40011ba0:	30207461 	eorcc	r7, r0, r1, ror #8
40011ba4:	20782578 	rsbscs	r2, r8, r8, ror r5
40011ba8:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40011bac:	000a6465 	andeq	r6, sl, r5, ror #8
40011bb0:	6961460a 	stmdbvs	r1!, {r1, r3, r9, sl, lr}^
40011bb4:	2064656c 	rsbcs	r6, r4, ip, ror #10
40011bb8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
40011bbc:	20676e69 	rsbcs	r6, r7, r9, ror #28
40011bc0:	70737553 	rsbsvc	r7, r3, r3, asr r5
40011bc4:	2d646e65 	stclcs	14, cr6, [r4, #-404]!	; 0xfffffe6c
40011bc8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
40011bcc:	69207075 	stmdbvs	r0!, {r0, r2, r4, r5, r6, ip, sp, lr}
40011bd0:	726f666e 	rsbvc	r6, pc, #115343360	; 0x6e00000
40011bd4:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
40011bd8:	28206e6f 	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
40011bdc:	61766e69 	cmnvs	r6, r9, ror #28
40011be0:	2064696c 	rsbcs	r6, r4, ip, ror #18
40011be4:	72616f62 	rsbvc	r6, r1, #392	; 0x188
40011be8:	44492064 	strbmi	r2, [r9], #-100	; 0x64
40011bec:	25000a29 	strcs	r0, [r0, #-2601]	; 0xa29
40011bf0:	72453a73 	subvc	r3, r5, #471040	; 0x73000
40011bf4:	20726f72 	rsbscs	r6, r2, r2, ror pc
40011bf8:	72746572 	rsbsvc	r6, r4, #478150656	; 0x1c800000
40011bfc:	69766569 	ldmdbvs	r6!, {r0, r3, r5, r6, r8, sl, sp, lr}^
40011c00:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
40011c04:	63697665 	cmnvs	r9, #105906176	; 0x6500000
40011c08:	44492065 	strbmi	r2, [r9], #-101	; 0x65
40011c0c:	78252820 	stmdavc	r5!, {r5, fp, sp}
40011c10:	75202c29 	strvc	r2, [r0, #-3113]!	; 0xc29
40011c14:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
40011c18:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
40011c1c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
40011c20:	20444920 	subcs	r4, r4, r0, lsr #18
40011c24:	7825203d 	stmdavc	r5!, {r0, r2, r3, r4, r5, sp}
40011c28:	25000a20 	strcs	r0, [r0, #-2592]	; 0xa20
40011c2c:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
40011c30:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
40011c34:	7257203a 	subsvc	r2, r7, #58	; 0x3a
40011c38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
40011c3c:	74696e75 	strbtvc	r6, [r9], #-3701	; 0xe75
40011c40:	70797420 	rsbsvc	r7, r9, r0, lsr #8
40011c44:	25282065 	strcs	r2, [r8, #-101]!	; 0x65
40011c48:	000a2975 	andeq	r2, sl, r5, ror r9
40011c4c:	6961460a 	stmdbvs	r1!, {r1, r3, r9, sl, lr}^
40011c50:	2064656c 	rsbcs	r6, r4, ip, ror #10
40011c54:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
40011c58:	20676e69 	rsbcs	r6, r7, r9, ror #28
40011c5c:	20425355 	subcs	r5, r2, r5, asr r3
40011c60:	53554256 	cmppl	r5, #1610612741	; 0x60000005
40011c64:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
40011c68:	6e69204f 	wsrlhvs	wr2, wr9, wr15
40011c6c:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
40011c70:	6f697461 	svcvs	0x00697461
40011c74:	6928206e 	stmdbvs	r8!, {r1, r2, r3, r5, r6, sp}
40011c78:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
40011c7c:	62206469 	eorvs	r6, r0, #1761607680	; 0x69000000
40011c80:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
40011c84:	29444920 	stmdbcs	r4, {r5, r8, fp, lr}^
40011c88:	6544000a 	strbvs	r0, [r4, #-10]
40011c8c:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
40011c90:	44206465 	strtmi	r6, [r0], #-1125	; 0x465
40011c94:	63697665 	cmnvs	r9, #105906176	; 0x6500000
40011c98:	44492065 	strbmi	r2, [r9], #-101	; 0x65
40011c9c:	0a732520 	beq	41cdb124 <startIf+0x1cba74c>
40011ca0:	3a732500 	bcc	41cdb0a8 <startIf+0x1cba6d0>
40011ca4:	53575420 	cmppl	r7, #32, 8	; 0x20000000
40011ca8:	65522049 	ldrbvs	r2, [r2, #-73]	; 0x49
40011cac:	6f206461 	svcvs	0x00206461
40011cb0:	61532066 	cmpvs	r3, r6, rrx
40011cb4:	66205274 			; <UNDEFINED> instruction: 0x66205274
40011cb8:	646c6569 	strbtvs	r6, [ip], #-1385	; 0x569
40011cbc:	73692720 	cmnvc	r9, #32, 14	; 0x800000
40011cc0:	63726f46 	cmnvs	r2, #280	; 0x118
40011cc4:	6e654765 	cdpvs	7, 6, cr4, cr5, cr5, {3}
40011cc8:	61662031 	cmnvs	r6, r1, lsr r0
40011ccc:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40011cd0:	3836000a 	ldmdacc	r6!, {r1, r3}
40011cd4:	36003031 			; <UNDEFINED> instruction: 0x36003031
40011cd8:	00303238 	eorseq	r3, r0, r8, lsr r2
40011cdc:	31313836 	teqcc	r1, r6, lsr r8
40011ce0:	32383600 	eorscc	r3, r8, #0, 12
40011ce4:	4f4e0038 	svcmi	0x004e0038
40011ce8:	3600454e 	strcc	r4, [r0], -lr, asr #10
40011cec:	00303239 	eorseq	r3, r0, r9, lsr r2
40011cf0:	38323936 	ldmdacc	r2!, {r1, r2, r4, r5, r8, fp, ip, sp}
40011cf4:	32393600 	eorscc	r3, r9, #0, 12
40011cf8:	414d0035 	cmpmi	sp, r5, lsr r0
40011cfc:	57485f58 	smlsldpl	r5, r8, r8, pc	; <UNPREDICTABLE>
40011d00:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
40011d04:	0044495f 	subeq	r4, r4, pc, asr r9
40011d08:	32325736 	eorscc	r5, r2, #14155776	; 0xd80000
40011d0c:	32573600 	subscc	r3, r7, #0, 12
40011d10:	Address 0x40011d10 is out of bounds.


Disassembly of section .rodata:

40011d14 <.rodata>:
40011d14:	00000000 	andeq	r0, r0, r0
40011d18:	00006810 	andeq	r6, r0, r0, lsl r8
40011d1c:	071fd7f3 			; <UNDEFINED> instruction: 0x071fd7f3
40011d20:	00000000 	andeq	r0, r0, r0
40011d24:	00000001 	andeq	r0, r0, r1
40011d28:	00006820 	andeq	r6, r0, r0, lsr #16
40011d2c:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40011d30:	00000000 	andeq	r0, r0, r0
40011d34:	00000002 	andeq	r0, r0, r2
40011d38:	00006811 	andeq	r6, r0, r1, lsl r8
40011d3c:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40011d40:	00000000 	andeq	r0, r0, r0
40011d44:	00000003 	andeq	r0, r0, r3
40011d48:	00006828 	andeq	r6, r0, r8, lsr #16
40011d4c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011d50:	00000000 	andeq	r0, r0, r0
40011d54:	00000004 	andeq	r0, r0, r4
	...
40011d64:	00000005 	andeq	r0, r0, r5
40011d68:	00006920 	andeq	r6, r0, r0, lsr #18
40011d6c:	057fcfff 	ldrbeq	ip, [pc, #-4095]!	; 40010d75 <mvSysEnvReadPcieGenSetting+0x2269>
40011d70:	00000000 	andeq	r0, r0, r0
40011d74:	00000006 	andeq	r0, r0, r6
40011d78:	00006928 	andeq	r6, r0, r8, lsr #18
40011d7c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011d80:	00000000 	andeq	r0, r0, r0
40011d84:	00000007 	andeq	r0, r0, r7
40011d88:	00006925 	andeq	r6, r0, r5, lsr #18
40011d8c:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011d90:	00000000 	andeq	r0, r0, r0
40011d94:	00000008 	andeq	r0, r0, r8
	...
40011da4:	00000009 	andeq	r0, r0, r9
40011da8:	00006823 	andeq	r6, r0, r3, lsr #16
40011dac:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011db0:	00000000 	andeq	r0, r0, r0
40011db4:	0000000a 	andeq	r0, r0, sl
40011db8:	00006824 	andeq	r6, r0, r4, lsr #16
40011dbc:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011dc0:	00000000 	andeq	r0, r0, r0
40011dc4:	00000001 	andeq	r0, r0, r1
40011dc8:	00000002 	andeq	r0, r0, r2
40011dcc:	00000003 	andeq	r0, r0, r3
40011dd0:	00000004 	andeq	r0, r0, r4
40011dd4:	00000005 	andeq	r0, r0, r5
40011dd8:	00000006 	andeq	r0, r0, r6
40011ddc:	00000007 	andeq	r0, r0, r7
	...
40011de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dec:	00000000 	andeq	r0, r0, r0
40011df0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011df4:	00000002 	andeq	r0, r0, r2
40011df8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dfc:	00000000 	andeq	r0, r0, r0
40011e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e08:	00000000 	andeq	r0, r0, r0
40011e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e14:	00000002 	andeq	r0, r0, r2
40011e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e20:	40011cd2 	ldrdmi	r1, [r1], -r2
40011e24:	40011cd7 	ldrdmi	r1, [r1], -r7
40011e28:	40011cdc 	ldrdmi	r1, [r1], -ip
40011e2c:	40011ce1 	andmi	r1, r1, r1, ror #25
40011e30:	40011ce6 	andmi	r1, r1, r6, ror #25
40011e34:	40011ceb 	andmi	r1, r1, fp, ror #25
40011e38:	40011cf0 	strdmi	r1, [r1], -r0
40011e3c:	40011cf5 	strdmi	r1, [r1], -r5
40011e40:	40011cfa 	strdmi	r1, [r1], -sl
40011e44:	40011d08 	andmi	r1, r1, r8, lsl #26
40011e48:	40011d0d 	andmi	r1, r1, sp, lsl #26

Disassembly of section .rodata.__func__.1520:

40011e4c <__func__.1520>:
40011e4c:	6544766d 	strbvs	r7, [r4, #-1645]	; 0x66d
40011e50:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40011e54:	6f436449 	svcvs	0x00436449
40011e58:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
	...

Disassembly of section .rodata.__func__.1840:

40011e5d <__func__.1840>:
40011e5d:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011e61:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011e65:	58736564 	ldmdapl	r3!, {r2, r5, r6, r8, sl, sp, lr}^
40011e69:	54495541 	strbpl	r5, [r9], #-1345	; 0x541
40011e6d:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40011e71:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
40011e75:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40011e79:	Address 0x40011e79 is out of bounds.


Disassembly of section .rodata.__func__.1994:

40011e7b <__func__.1994>:
40011e7b:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011e7f:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011e83:	50736564 	rsbspl	r6, r3, r4, ror #10
40011e87:	65527865 	ldrbvs	r7, [r2, #-2149]	; 0x865
40011e8b:	6f6c4366 	svcvs	0x006c4366
40011e8f:	61536b63 	cmpvs	r3, r3, ror #22
40011e93:	65475274 	strbvs	r5, [r7, #-628]	; 0x274
40011e97:	Address 0x40011e97 is out of bounds.


Disassembly of section .rodata.__func__.1844:

40011e99 <__func__.1844>:
40011e99:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011e9d:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011ea1:	50736564 	rsbspl	r6, r3, r4, ror #10
40011ea5:	34584943 	ldrbcc	r4, [r8], #-2371	; 0x943
40011ea9:	6f706f54 	svcvs	0x00706f54
40011ead:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011eb1:	69726556 	ldmdbvs	r2!, {r1, r2, r4, r6, r8, sl, sp, lr}^
40011eb5:	Address 0x40011eb5 is out of bounds.


Disassembly of section .rodata.serdesTypeToUnitInfo:

40011eb8 <serdesTypeToUnitInfo>:
40011eb8:	01000000 	mrseq	r0, (UNDEF: 0)
40011ebc:	03000200 	movweq	r0, #512	; 0x200
40011ec0:	01040004 	tsteq	r4, r4
40011ec4:	03040204 	movweq	r0, #16900	; 0x4204
40011ec8:	01010001 	tsteq	r1, r1
40011ecc:	00050201 	andeq	r0, r5, r1, lsl #4
40011ed0:	01020002 	tsteq	r2, r2
40011ed4:	00010003 	andeq	r0, r1, r3
40011ed8:	02010101 	andeq	r0, r1, #1073741824	; 0x40000000
40011edc:	00060301 	andeq	r0, r6, r1, lsl #6
40011ee0:	Address 0x40011ee0 is out of bounds.


Disassembly of section .rodata.__func__.2001:

40011ee2 <__func__.2001>:
40011ee2:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011ee6:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011eea:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
40011eee:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
40011ef2:	6f6c4366 	svcvs	0x006c4366
40011ef6:	61566b63 	cmpvs	r6, r3, ror #22
40011efa:	Address 0x40011efa is out of bounds.


Disassembly of section .rodata.__func__.2093:

40011efc <__func__.2093>:
40011efc:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011f00:	64705573 	ldrbtvs	r5, [r0], #-1395	; 0x573
40011f04:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
40011f08:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011f0c:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
40011f10:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
40011f14:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
40011f18:	Address 0x40011f18 is out of bounds.


Disassembly of section .rodata.__func__.2107:

40011f1a <__func__.2107>:
40011f1a:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011f1e:	66655273 			; <UNDEFINED> instruction: 0x66655273
40011f22:	636f6c43 	cmnvs	pc, #17152	; 0x4300
40011f26:	7465536b 	strbtvc	r5, [r5], #-875	; 0x36b
	...

Disassembly of section .rodata.__func__.1836:

40011f2b <__func__.1836>:
40011f2b:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011f2f:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011f33:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
40011f37:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40011f3b:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
40011f3f:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40011f43:	Address 0x40011f43 is out of bounds.


Disassembly of section .rodata.serdesTypeToString:

40011f48 <serdesTypeToString>:
40011f48:	4000f2df 	ldrdmi	pc, [r0], -pc	; <UNPREDICTABLE>
40011f4c:	4000f2eb 	andmi	pc, r0, fp, ror #5
40011f50:	4000f2f7 	strdmi	pc, [r0], -r7
40011f54:	4000f303 	andmi	pc, r0, r3, lsl #6
40011f58:	4000f30f 	andmi	pc, r0, pc, lsl #6
40011f5c:	4000f31b 	andmi	pc, r0, fp, lsl r3	; <UNPREDICTABLE>
40011f60:	4000f327 	andmi	pc, r0, r7, lsr #6
40011f64:	4000f333 	andmi	pc, r0, r3, lsr r3	; <UNPREDICTABLE>
40011f68:	4000f33f 	andmi	pc, r0, pc, lsr r3	; <UNPREDICTABLE>
40011f6c:	4000f34b 	andmi	pc, r0, fp, asr #6
40011f70:	4000f357 	andmi	pc, r0, r7, asr r3	; <UNPREDICTABLE>
40011f74:	4000f363 	andmi	pc, r0, r3, ror #6
40011f78:	4000f36f 	andmi	pc, r0, pc, ror #6
40011f7c:	4000f37b 	andmi	pc, r0, fp, ror r3	; <UNPREDICTABLE>
40011f80:	4000f387 	andmi	pc, r0, r7, lsl #7
40011f84:	4000f393 	mulmi	r0, r3, r3
40011f88:	4000f39f 	mulmi	r0, pc, r3	; <UNPREDICTABLE>
40011f8c:	4000f3ab 	andmi	pc, r0, fp, lsr #7
40011f90:	4000f3b7 			; <UNDEFINED> instruction: 0x4000f3b7
40011f94:	4000f3c3 	andmi	pc, r0, r3, asr #7
40011f98:	4000f3cf 	andmi	pc, r0, pc, asr #7
40011f9c:	4000f3db 	ldrdmi	pc, [r0], -fp
40011fa0:	4000f3ea 	andmi	pc, r0, sl, ror #7

Disassembly of section .rodata.__func__.1799:

40011fa4 <__func__.1799>:
40011fa4:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011fa8:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011fac:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
40011fb0:	614d7465 	cmpvs	sp, r5, ror #8
40011fb4:	6e614c78 	mcrvs	12, 3, r4, cr1, cr8, {3}
40011fb8:	Address 0x40011fb8 is out of bounds.


Disassembly of section .rodata.__func__.1804:

40011fba <__func__.1804>:
40011fba:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011fbe:	53734973 	cmnpl	r3, #1884160	; 0x1cc000
40011fc2:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011fc6:	74634173 	strbtvc	r4, [r3], #-371	; 0x173
40011fca:	00657669 	rsbeq	r7, r5, r9, ror #12

Disassembly of section .rodata.CSWTCH.109:

40011fd0 <CSWTCH.109>:
40011fd0:	4000fce6 	andmi	pc, r0, r6, ror #25
40011fd4:	4000fcf8 	strdmi	pc, [r0], -r8
40011fd8:	4000fcfc 	strdmi	pc, [r0], -ip
40011fdc:	4000fd00 	andmi	pc, r0, r0, lsl #26
40011fe0:	4000fd04 	andmi	pc, r0, r4, lsl #26
40011fe4:	4000fd08 	andmi	pc, r0, r8, lsl #26
40011fe8:	4000fd0c 	andmi	pc, r0, ip, lsl #26
40011fec:	4000fd11 	andmi	pc, r0, r1, lsl sp	; <UNPREDICTABLE>
40011ff0:	4000fd15 	andmi	pc, r0, r5, lsl sp	; <UNPREDICTABLE>
40011ff4:	4000fd19 	andmi	pc, r0, r9, lsl sp	; <UNPREDICTABLE>
40011ff8:	4000fd1d 	andmi	pc, r0, sp, lsl sp	; <UNPREDICTABLE>
40011ffc:	4000f9a1 	andmi	pc, r0, r1, lsr #19
40012000:	4000f9a1 	andmi	pc, r0, r1, lsr #19
40012004:	4000fd21 	andmi	pc, r0, r1, lsr #26
40012008:	4000fd25 	andmi	pc, r0, r5, lsr #26
4001200c:	4000fd32 	andmi	pc, r0, r2, lsr sp	; <UNPREDICTABLE>

Disassembly of section .rodata.CSWTCH.111:

40012010 <CSWTCH.111>:
40012010:	4000fd40 	andmi	pc, r0, r0, asr #26
40012014:	4000fd47 	andmi	pc, r0, r7, asr #26
40012018:	4000fd4c 	andmi	pc, r0, ip, asr #26
4001201c:	4000fd51 	andmi	pc, r0, r1, asr sp	; <UNPREDICTABLE>
40012020:	4000fd56 	andmi	pc, r0, r6, asr sp	; <UNPREDICTABLE>

Disassembly of section .rodata.CSWTCH.113:

40012024 <CSWTCH.113>:
40012024:	4000fccc 	andmi	pc, r0, ip, asr #25
40012028:	4000fcd3 	ldrdmi	pc, [r0], -r3
4001202c:	4000fcd8 	ldrdmi	pc, [r0], -r8

Disassembly of section .rodata.pageParam:

40012030 <pageParam>:
40012030:	00000201 	andeq	r0, r0, r1, lsl #4
40012034:	00000002 	andeq	r0, r0, r2
40012038:	00000201 	andeq	r0, r0, r1, lsl #4
4001203c:	00000003 	andeq	r0, r0, r3
40012040:	00000201 	andeq	r0, r0, r1, lsl #4
40012044:	00000000 	andeq	r0, r0, r0
40012048:	00000201 	andeq	r0, r0, r1, lsl #4
4001204c:	00000004 	andeq	r0, r0, r4
40012050:	00000202 	andeq	r0, r0, r2, lsl #4
40012054:	00000005 	andeq	r0, r0, r5

Disassembly of section .rodata.odpgDefaultValue:

40012058 <odpgDefaultValue>:
40012058:	00001034 	andeq	r1, r0, r4, lsr r0
4001205c:	00038000 	andeq	r8, r3, r0
40012060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012064:	00001038 	andeq	r1, r0, r8, lsr r0
40012068:	00000000 	andeq	r0, r0, r0
4001206c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012070:	000010b0 	strheq	r1, [r0], -r0
40012074:	00000000 	andeq	r0, r0, r0
40012078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001207c:	000010b8 	strheq	r1, [r0], -r8
40012080:	00000000 	andeq	r0, r0, r0
40012084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012088:	000010c0 	andeq	r1, r0, r0, asr #1
4001208c:	00000000 	andeq	r0, r0, r0
40012090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012094:	000010f0 	strdeq	r1, [r0], -r0
40012098:	00000000 	andeq	r0, r0, r0
4001209c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120a0:	000010f4 	strdeq	r1, [r0], -r4
400120a4:	00000000 	andeq	r0, r0, r0
400120a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120ac:	000010f8 	strdeq	r1, [r0], -r8
400120b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400120b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120b8:	000010fc 	strdeq	r1, [r0], -ip
400120bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400120c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120c4:	00001130 	andeq	r1, r0, r0, lsr r1
400120c8:	00000000 	andeq	r0, r0, r0
400120cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120d0:	00001830 	andeq	r1, r0, r0, lsr r8
400120d4:	02000000 	andeq	r0, r0, #0
400120d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120dc:	000014d0 	ldrdeq	r1, [r0], -r0
400120e0:	00000000 	andeq	r0, r0, r0
400120e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120e8:	000014d4 	ldrdeq	r1, [r0], -r4
400120ec:	00000000 	andeq	r0, r0, r0
400120f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400120f4:	000014d8 	ldrdeq	r1, [r0], -r8
400120f8:	00000000 	andeq	r0, r0, r0
400120fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012100:	000014dc 	ldrdeq	r1, [r0], -ip
40012104:	00000000 	andeq	r0, r0, r0
40012108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001210c:	00001454 	andeq	r1, r0, r4, asr r4
40012110:	00000000 	andeq	r0, r0, r0
40012114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012118:	00001594 	muleq	r0, r4, r5
4001211c:	00000000 	andeq	r0, r0, r0
40012120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012124:	00001598 	muleq	r0, r8, r5
40012128:	00000000 	andeq	r0, r0, r0
4001212c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012130:	0000159c 	muleq	r0, ip, r5
40012134:	00000000 	andeq	r0, r0, r0
40012138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001213c:	000015a0 	andeq	r1, r0, r0, lsr #11
40012140:	00000000 	andeq	r0, r0, r0
40012144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012148:	000015a4 	andeq	r1, r0, r4, lsr #11
4001214c:	00000000 	andeq	r0, r0, r0
40012150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012154:	000015a8 	andeq	r1, r0, r8, lsr #11
40012158:	00000000 	andeq	r0, r0, r0
4001215c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012160:	000015ac 	andeq	r1, r0, ip, lsr #11
40012164:	00000000 	andeq	r0, r0, r0
40012168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001216c:	00001604 	andeq	r1, r0, r4, lsl #12
40012170:	00000000 	andeq	r0, r0, r0
40012174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012178:	00001608 	andeq	r1, r0, r8, lsl #12
4001217c:	00000000 	andeq	r0, r0, r0
40012180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012184:	0000160c 	andeq	r1, r0, ip, lsl #12
40012188:	00000000 	andeq	r0, r0, r0
4001218c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012190:	00001610 	andeq	r1, r0, r0, lsl r6
40012194:	00000000 	andeq	r0, r0, r0
40012198:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001219c:	00001614 	andeq	r1, r0, r4, lsl r6
400121a0:	00000000 	andeq	r0, r0, r0
400121a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121a8:	00001618 	andeq	r1, r0, r8, lsl r6
400121ac:	00000000 	andeq	r0, r0, r0
400121b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121b4:	00001624 	andeq	r1, r0, r4, lsr #12
400121b8:	00000000 	andeq	r0, r0, r0
400121bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121c0:	00001690 	muleq	r0, r0, r6
400121c4:	00000000 	andeq	r0, r0, r0
400121c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121cc:	00001694 	muleq	r0, r4, r6
400121d0:	00000000 	andeq	r0, r0, r0
400121d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121d8:	00001698 	muleq	r0, r8, r6
400121dc:	00000000 	andeq	r0, r0, r0
400121e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121e4:	0000169c 	muleq	r0, ip, r6
400121e8:	00000000 	andeq	r0, r0, r0
400121ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121f0:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
400121f4:	00006f67 	andeq	r6, r0, r7, ror #30
400121f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400121fc:	00001630 	andeq	r1, r0, r0, lsr r6
40012200:	00000000 	andeq	r0, r0, r0
40012204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012208:	00001634 	andeq	r1, r0, r4, lsr r6
4001220c:	00000000 	andeq	r0, r0, r0
40012210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012214:	00001638 	andeq	r1, r0, r8, lsr r6
40012218:	00000000 	andeq	r0, r0, r0
4001221c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012220:	0000163c 	andeq	r1, r0, ip, lsr r6
40012224:	00000000 	andeq	r0, r0, r0
40012228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001222c:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
40012230:	00000000 	andeq	r0, r0, r0
40012234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012238:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
4001223c:	00000000 	andeq	r0, r0, r0
40012240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012244:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
40012248:	00000000 	andeq	r0, r0, r0
4001224c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012250:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
40012254:	00000000 	andeq	r0, r0, r0
40012258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001225c:	000016c0 	andeq	r1, r0, r0, asr #13
40012260:	00000000 	andeq	r0, r0, r0
40012264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012268:	000016c4 	andeq	r1, r0, r4, asr #13
4001226c:	00000000 	andeq	r0, r0, r0
40012270:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012274:	000016c8 	andeq	r1, r0, r8, asr #13
40012278:	00000000 	andeq	r0, r0, r0
4001227c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012280:	000016cc 	andeq	r1, r0, ip, asr #13
40012284:	00000001 	andeq	r0, r0, r1
40012288:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001228c:	000016f0 	strdeq	r1, [r0], -r0
40012290:	00000001 	andeq	r0, r0, r1
40012294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012298:	000016f4 	strdeq	r1, [r0], -r4
4001229c:	00000000 	andeq	r0, r0, r0
400122a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400122a4:	000016f8 	strdeq	r1, [r0], -r8
400122a8:	00000000 	andeq	r0, r0, r0
400122ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400122b0:	000016fc 	strdeq	r1, [r0], -ip
400122b4:	00000000 	andeq	r0, r0, r0
400122b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .rodata.memSizeConfig:

400122bc <memSizeConfig>:
400122bc:	04000302 	streq	r0, [r0], #-770	; 0x302
400122c0:	Address 0x400122c0 is out of bounds.


Disassembly of section .rodata.pupMaskTable:

400122c4 <pupMaskTable>:
400122c4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400122c8:	0000ff00 	andeq	pc, r0, r0, lsl #30
400122cc:	00ff0000 	rscseq	r0, pc, r0
400122d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000

Disassembly of section .rodata.rdSampleMask:

400122d4 <rdSampleMask>:
400122d4:	00000000 	andeq	r0, r0, r0
400122d8:	00000008 	andeq	r0, r0, r8
400122dc:	00000010 	andeq	r0, r0, r0, lsl r0
400122e0:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.__FUNCTION__.2767:

400122e4 <__FUNCTION__.2767>:
400122e4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400122e8:	57706954 			; <UNDEFINED> instruction: 0x57706954
400122ec:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
400122f0:	69646441 	stmdbvs	r4!, {r0, r6, sl, sp, lr}^
400122f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
400122f8:	644f6c61 	strbvs	r6, [pc], #-3169	; 40012300 <__FUNCTION__.2767+0x1c>
400122fc:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
40012300:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
	...

Disassembly of section .rodata.patternKillerPatternTableMap:

40012305 <patternKillerPatternTableMap>:
40012305:	00000001 	andeq	r0, r0, r1
40012309:	01010001 	tsteq	r1, r1
4001230d:	01000100 	mrseq	r0, (UNDEF: 16)
40012311:	01000001 	tsteq	r0, r1
40012315:	01000001 	tsteq	r0, r1
40012319:	00010001 	andeq	r0, r1, r1
4001231d:	00010100 	andeq	r0, r1, r0, lsl #2
40012321:	00000100 	andeq	r0, r0, r0, lsl #2
40012325:	00000101 	andeq	r0, r0, r1, lsl #2
40012329:	00000101 	andeq	r0, r0, r1, lsl #2
4001232d:	00000101 	andeq	r0, r0, r1, lsl #2
40012331:	00010101 	andeq	r0, r1, r1, lsl #2
40012335:	01010000 	mrseq	r0, (UNDEF: 1)
40012339:	01010000 	mrseq	r0, (UNDEF: 1)
4001233d:	00000000 	andeq	r0, r0, r0
40012341:	01000000 	mrseq	r0, (UNDEF: 0)
40012345:	01010100 	mrseq	r0, (UNDEF: 17)
40012349:	00000000 	andeq	r0, r0, r0
4001234d:	01010101 	tsteq	r1, r1, lsl #2
40012351:	01010000 	mrseq	r0, (UNDEF: 1)
40012355:	01010000 	mrseq	r0, (UNDEF: 1)
40012359:	00000101 	andeq	r0, r0, r1, lsl #2
4001235d:	01010000 	mrseq	r0, (UNDEF: 1)
40012361:	01010000 	mrseq	r0, (UNDEF: 1)
40012365:	00000100 	andeq	r0, r0, r0, lsl #2
40012369:	01000100 	mrseq	r0, (UNDEF: 16)
4001236d:	01010000 	mrseq	r0, (UNDEF: 1)
40012371:	00010101 	andeq	r0, r1, r1, lsl #2
40012375:	01010001 	tsteq	r1, r1
40012379:	01010101 	tsteq	r1, r1, lsl #2
4001237d:	01010101 	tsteq	r1, r1, lsl #2
40012381:	01010101 	tsteq	r1, r1, lsl #2

Disassembly of section .rodata.patternVrefPatternTableMap:

40012385 <patternVrefPatternTableMap>:
40012385:	8a5552b8 	bhi	41566e6d <startIf+0x1546495>
40012389:	fe6da633 	mcr2	6, 3, sl, cr13, cr3, {1}

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk25Mhz:

4001238e <A38xVcoFreqPerSarRefClk25Mhz>:
4001238e:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
40012392:	06400320 	strbeq	r0, [r0], -r0, lsr #6
40012396:	0854042a 	ldmdaeq	r4, {r1, r3, r5, sl}^
4001239a:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
4001239e:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
400123a2:	05dc05dc 	ldrbeq	r0, [ip, #1500]	; 0x5dc
400123a6:	06400640 	strbeq	r0, [r0], -r0, asr #12
400123aa:	06a406a4 	strteq	r0, [r4], r4, lsr #13
400123ae:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
400123b2:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
400123b6:	0fa007d0 	svceq	0x00a007d0
400123ba:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
400123be:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
400123c2:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
400123c6:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
400123ca:	Address 0x400123ca is out of bounds.


Disassembly of section .rodata.__func__.3039:

400123cc <__func__.3039>:
400123cc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
400123d0:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
400123d4:	4a746547 	bmi	41d2b8f8 <startIf+0x1d0af20>
400123d8:	54636e75 	strbtpl	r6, [r3], #-3701	; 0xe75
400123dc:	00706d65 	rsbseq	r6, r0, r5, ror #26

Disassembly of section .rodata.A38xRatePerFreq:

400123e0 <A38xRatePerFreq>:
400123e0:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
400123e4:	01030302 	tsteq	r3, r2, lsl #6
400123e8:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
400123ec:	02010201 	andeq	r0, r1, #268435456	; 0x10000000

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk40Mhz:

400123f0 <A38xVcoFreqPerSarRefClk40Mhz>:
400123f0:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
400123f4:	03200320 	teqeq	r0, #32, 6	; 0x80000000
400123f8:	042a042a 	strteq	r0, [sl], #-1066	; 0x42a
400123fc:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
40012400:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
40012404:	064005dc 			; <UNDEFINED> instruction: 0x064005dc
40012408:	06400640 	strbeq	r0, [r0], -r0, asr #12
4001240c:	061806a4 	ldreq	r0, [r8], -r4, lsr #13
40012410:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
40012414:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
40012418:	0fa007d0 	svceq	0x00a007d0
4001241c:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
40012420:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
40012424:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
40012428:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
4001242c:	Address 0x4001242c is out of bounds.


Disassembly of section .rodata.A38xBwPerFreq:

4001242e <A38xBwPerFreq>:
4001242e:	05040403 	streq	r0, [r4, #-1027]	; 0x403
40012432:	03050505 	movweq	r0, #21765	; 0x5505
40012436:	05050403 	streq	r0, [r5, #-1027]	; 0x403
4001243a:	05030503 	streq	r0, [r3, #-1283]	; 0x503

Disassembly of section .rodata.CSWTCH.6:

4001243e <CSWTCH.6>:
4001243e:	03030300 	movweq	r0, #13056	; 0x3300
40012442:	03030303 	movweq	r0, #13059	; 0x3303
40012446:	03030303 	movweq	r0, #13059	; 0x3303
4001244a:	03030303 	movweq	r0, #13059	; 0x3303
4001244e:	03030301 	movweq	r0, #13057	; 0x3301
40012452:	03030303 	movweq	r0, #13059	; 0x3303
40012456:	03030303 	movweq	r0, #13059	; 0x3303
4001245a:	03030303 	movweq	r0, #13059	; 0x3303
4001245e:	Address 0x4001245e is out of bounds.


Disassembly of section .rodata.__func__.1672:

4001245f <__func__.1672>:
4001245f:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40012463:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012467:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
4001246b:	7465476c 	strbtvc	r4, [r5], #-1900	; 0x76c
	...

Disassembly of section .rodata.__func__.1696:

40012470 <__func__.1696>:
40012470:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40012474:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012478:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
4001247c:	65696350 	strbvs	r6, [r9, #-848]!	; 0x350
40012480:	536e6547 	cmnpl	lr, #297795584	; 0x11c00000
40012484:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
40012488:	Address 0x40012488 is out of bounds.


Disassembly of section .rodata.__func__.1656:

4001248b <__func__.1656>:
4001248b:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
4001248f:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012493:	74696e55 	strbtvc	r6, [r9], #-3669	; 0xe55
40012497:	4e78614d 	wrorhgmi	wr6, wr8, reserved
4001249b:	65476d75 	strbvs	r6, [r7, #-3445]	; 0xd75
4001249f:	Address 0x4001249f is out of bounds.


Disassembly of section .data.componentTable:

400124a4 <componentTable>:
400124a4:	4000eb99 	mulmi	r0, r9, fp
400124a8:	40000bb5 			; <UNDEFINED> instruction: 0x40000bb5
400124ac:	4000ebb0 			; <UNDEFINED> instruction: 0x4000ebb0
400124b0:	40001d61 	andmi	r1, r0, r1, ror #26
400124b4:	4000ebc6 	andmi	lr, r0, r6, asr #23
400124b8:	400025ed 	andmi	r2, r0, sp, ror #11
400124bc:	4000ebda 	ldrdmi	lr, [r0], -sl
400124c0:	4000dbf5 	strdmi	sp, [r0], -r5
	...

Disassembly of section .data.commonPhysSelectorsPexBy4Lanes:

400124cc <commonPhysSelectorsPexBy4Lanes>:
400124cc:	02020201 	andeq	r0, r2, #268435456	; 0x10000000

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev1Params2:

400124d0 <sataAndSgmiiTxConfigSerdesRev1Params2>:
400124d0:	00018318 	andeq	r8, r1, r8, lsl r3
400124d4:	00000028 	andeq	r0, r0, r8, lsr #32
400124d8:	0000000c 	andeq	r0, r0, ip
400124dc:	0000000c 	andeq	r0, r0, ip
400124e0:	0000000c 	andeq	r0, r0, ip
	...
400124f0:	03e8000a 	mvneq	r0, #10
400124f4:	00018318 	andeq	r8, r1, r8, lsl r3
400124f8:	00000028 	andeq	r0, r0, r8, lsr #32
400124fc:	00000001 	andeq	r0, r0, r1
40012500:	00000001 	andeq	r0, r0, r1
40012504:	00000001 	andeq	r0, r0, r1
	...
40012514:	03e80001 	mvneq	r0, #1

Disassembly of section .data.usb3DeviceConfigParams:

40012518 <usb3DeviceConfigParams>:
40012518:	000a0620 	andeq	r0, sl, r0, lsr #12
4001251c:	00000800 	andeq	r0, r0, r0, lsl #16
40012520:	00000200 	andeq	r0, r0, r0, lsl #4
40012524:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.sataPort1PowerUpParams:

4001253c <sataPort1PowerUpParams>:
4001253c:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40012540:	00038000 	andeq	r8, r3, r0
40012544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012548:	00000048 	andeq	r0, r0, r8, asr #32
	...
40012560:	000a81fc 	strdeq	r8, [sl], -ip
40012564:	00038000 	andeq	r8, r3, r0
40012568:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
4001256c:	00006018 	andeq	r6, r0, r8, lsl r0
	...
40012584:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40012588:	00038000 	andeq	r8, r3, r0
4001258c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012590:	0000000a 	andeq	r0, r0, sl
	...
400125a8:	000a81fc 	strdeq	r8, [sl], -ip
400125ac:	00038000 	andeq	r8, r3, r0
400125b0:	00003000 	andeq	r3, r0, r0
	...
400125cc:	000a80a0 	andeq	r8, sl, r0, lsr #1
400125d0:	00038000 	andeq	r8, r3, r0
400125d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400125f0:	000a80a4 	andeq	r8, sl, r4, lsr #1
400125f4:	00038000 	andeq	r8, r3, r0
400125f8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400125fc:	00c44000 	sbceq	r4, r4, r0
	...

Disassembly of section .data.pexConfigRefClock40MHz:

40012614 <pexConfigRefClock40MHz>:
40012614:	000a0004 	andeq	r0, sl, r4
40012618:	00000800 	andeq	r0, r0, r0, lsl #16
4001261c:	0000001f 	andeq	r0, r0, pc, lsl r0
40012620:	00000003 	andeq	r0, r0, r3
	...
40012638:	000a013c 	andeq	r0, sl, ip, lsr r1
4001263c:	00000800 	andeq	r0, r0, r0, lsl #16
40012640:	00000400 	andeq	r0, r0, r0, lsl #8
40012644:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001265c:	000a0740 	andeq	r0, sl, r0, asr #14
40012660:	00000800 	andeq	r0, r0, r0, lsl #16
40012664:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012668:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .data.sataPort0PowerUpParams:

40012680 <sataPort0PowerUpParams>:
40012680:	000a8178 	andeq	r8, sl, r8, ror r1
40012684:	00038000 	andeq	r8, r3, r0
40012688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001268c:	00000048 	andeq	r0, r0, r8, asr #32
	...
400126a4:	000a817c 	andeq	r8, sl, ip, ror r1
400126a8:	00038000 	andeq	r8, r3, r0
400126ac:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
400126b0:	00006018 	andeq	r6, r0, r8, lsl r0
	...
400126c8:	000a8178 	andeq	r8, sl, r8, ror r1
400126cc:	00038000 	andeq	r8, r3, r0
400126d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400126d4:	0000000a 	andeq	r0, r0, sl
	...
400126ec:	000a817c 	andeq	r8, sl, ip, ror r1
400126f0:	00038000 	andeq	r8, r3, r0
400126f4:	00003000 	andeq	r3, r0, r0
	...
40012710:	000a80a0 	andeq	r8, sl, r0, lsr #1
40012714:	00038000 	andeq	r8, r3, r0
40012718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40012734:	000a80a4 	andeq	r8, sl, r4, lsr #1
40012738:	00038000 	andeq	r8, r3, r0
4001273c:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40012740:	00c40040 	sbceq	r0, r4, r0, asr #32
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev1Params:

40012758 <usb3ElectricalConfigSerdesRev1Params>:
40012758:	000a0620 	andeq	r0, sl, r0, lsr #12
4001275c:	00000800 	andeq	r0, r0, r0, lsl #16
40012760:	00000080 	andeq	r0, r0, r0, lsl #1
40012764:	00000080 	andeq	r0, r0, r0, lsl #1
	...
4001277c:	000a00f8 	strdeq	r0, [sl], -r8
40012780:	00000800 	andeq	r0, r0, r0, lsl #16
40012784:	0000fe40 	andeq	pc, r0, r0, asr #28
40012788:	00004440 	andeq	r4, r0, r0, asr #8
	...
400127a0:	000a0104 	andeq	r0, sl, r4, lsl #2
400127a4:	00000800 	andeq	r0, r0, r0, lsl #16
400127a8:	0000ff00 	andeq	pc, r0, r0, lsl #30
400127ac:	00004000 	andeq	r4, r0, r0
	...
400127c4:	000a0040 	andeq	r0, sl, r0, asr #32
400127c8:	00000800 	andeq	r0, r0, r0, lsl #16
400127cc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400127d0:	000003d2 	ldrdeq	r0, [r0], -r2
	...
400127e8:	000a0018 	andeq	r0, sl, r8, lsl r0
400127ec:	00000800 	andeq	r0, r0, r0, lsl #16
400127f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400127f4:	000000ef 	andeq	r0, r0, pc, ror #1
	...
4001280c:	000a0184 	andeq	r0, sl, r4, lsl #3
40012810:	00000800 	andeq	r0, r0, r0, lsl #16
40012814:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40012818:	00000070 	andeq	r0, r0, r0, ror r0
	...
40012830:	000a0168 	andeq	r0, sl, r8, ror #2
40012834:	00000800 	andeq	r0, r0, r0, lsl #16
40012838:	0000ff00 	andeq	pc, r0, r0, lsl #30
4001283c:	0000d500 	andeq	sp, r0, r0, lsl #10
	...
40012854:	000a0134 	andeq	r0, sl, r4, lsr r1
40012858:	00000800 	andeq	r0, r0, r0, lsl #16
4001285c:	00000038 	andeq	r0, r0, r8, lsr r0
40012860:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.pexElectricalConfigSerdesRev2Params:

40012878 <pexElectricalConfigSerdesRev2Params>:
40012878:	000a0034 	andeq	r0, sl, r4, lsr r0
4001287c:	00000800 	andeq	r0, r0, r0, lsl #16
40012880:	0000f000 	andeq	pc, r0, r0
40012884:	0000b000 	andeq	fp, r0, r0
	...
4001289c:	000a0038 	andeq	r0, sl, r8, lsr r0
400128a0:	00000800 	andeq	r0, r0, r0, lsl #16
400128a4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400128a8:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400128c0:	000a0440 	andeq	r0, sl, r0, asr #8
400128c4:	00000800 	andeq	r0, r0, r0, lsl #16
400128c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400128cc:	000000cf 	andeq	r0, r0, pc, asr #1
	...
400128e4:	000a0040 	andeq	r0, sl, r0, asr #32
400128e8:	00000800 	andeq	r0, r0, r0, lsl #16
400128ec:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400128f0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40012908:	000a0448 	andeq	r0, sl, r8, asr #8
4001290c:	00000800 	andeq	r0, r0, r0, lsl #16
40012910:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012914:	000000af 	andeq	r0, r0, pc, lsr #1
	...
4001292c:	000a044c 	andeq	r0, sl, ip, asr #8
40012930:	00000800 	andeq	r0, r0, r0, lsl #16
40012934:	00000300 	andeq	r0, r0, r0, lsl #6
40012938:	00000300 	andeq	r0, r0, r0, lsl #6
	...
40012950:	000a001c 	andeq	r0, sl, ip, lsl r0
40012954:	00000800 	andeq	r0, r0, r0, lsl #16
40012958:	00008000 	andeq	r8, r0, r0
4001295c:	00008000 	andeq	r8, r0, r0
	...
40012974:	000a0288 	andeq	r0, sl, r8, lsl #5
40012978:	00000800 	andeq	r0, r0, r0, lsl #16
4001297c:	00000f80 	andeq	r0, r0, r0, lsl #31
40012980:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
40012998:	000a0290 	muleq	sl, r0, r2
4001299c:	00000800 	andeq	r0, r0, r0, lsl #16
400129a0:	0000ff00 	andeq	pc, r0, r0, lsl #30
400129a4:	0000af00 	andeq	sl, r0, r0, lsl #30
	...
400129bc:	000a0620 	andeq	r0, sl, r0, lsr #12
400129c0:	00000800 	andeq	r0, r0, r0, lsl #16
400129c4:	00000008 	andeq	r0, r0, r8
400129c8:	00000008 	andeq	r0, r0, r8
	...
400129e0:	000a0104 	andeq	r0, sl, r4, lsl #2
400129e4:	00000800 	andeq	r0, r0, r0, lsl #16
400129e8:	0000ff00 	andeq	pc, r0, r0, lsl #30
400129ec:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev2Params:

40012a04 <usb3ElectricalConfigSerdesRev2Params>:
40012a04:	000a0620 	andeq	r0, sl, r0, lsr #12
40012a08:	00000800 	andeq	r0, r0, r0, lsl #16
40012a0c:	000000c2 	andeq	r0, r0, r2, asr #1
40012a10:	000000c0 	andeq	r0, r0, r0, asr #1
	...
40012a28:	000a0624 	andeq	r0, sl, r4, lsr #12
40012a2c:	00000800 	andeq	r0, r0, r0, lsl #16
40012a30:	00000003 	andeq	r0, r0, r3
40012a34:	00000003 	andeq	r0, r0, r3
	...
40012a4c:	000a00f8 	strdeq	r0, [sl], -r8
40012a50:	00000800 	andeq	r0, r0, r0, lsl #16
40012a54:	0000fe40 	andeq	pc, r0, r0, asr #28
40012a58:	00004440 	andeq	r4, r0, r0, asr #8
	...
40012a70:	000a0448 	andeq	r0, sl, r8, asr #8
40012a74:	00000800 	andeq	r0, r0, r0, lsl #16
40012a78:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012a7c:	000000ef 	andeq	r0, r0, pc, ror #1
	...
40012a94:	000a044c 	andeq	r0, sl, ip, asr #8
40012a98:	00000800 	andeq	r0, r0, r0, lsl #16
40012a9c:	00000300 	andeq	r0, r0, r0, lsl #6
40012aa0:	00000300 	andeq	r0, r0, r0, lsl #6
	...
40012ab8:	000a0150 	andeq	r0, sl, r0, asr r1
40012abc:	00000800 	andeq	r0, r0, r0, lsl #16
40012ac0:	00000300 	andeq	r0, r0, r0, lsl #6
40012ac4:	00000300 	andeq	r0, r0, r0, lsl #6
	...
40012adc:	000a0104 	andeq	r0, sl, r4, lsl #2
40012ae0:	00000800 	andeq	r0, r0, r0, lsl #16
40012ae4:	0000ff00 	andeq	pc, r0, r0, lsl #30
40012ae8:	00003000 	andeq	r3, r0, r0
	...
40012b00:	000a0624 	andeq	r0, sl, r4, lsr #12
40012b04:	00000800 	andeq	r0, r0, r0, lsl #16
40012b08:	00000003 	andeq	r0, r0, r3
40012b0c:	00000003 	andeq	r0, r0, r3
	...
40012b24:	000a013c 	andeq	r0, sl, ip, lsr r1
40012b28:	00000800 	andeq	r0, r0, r0, lsl #16
40012b2c:	0000042f 	andeq	r0, r0, pc, lsr #8
40012b30:	0000042a 	andeq	r0, r0, sl, lsr #8
	...
40012b48:	000a0004 	andeq	r0, sl, r4
40012b4c:	00000800 	andeq	r0, r0, r0, lsl #16
40012b50:	0000001f 	andeq	r0, r0, pc, lsl r0
40012b54:	00000002 	andeq	r0, r0, r2
	...
40012b6c:	000a0040 	andeq	r0, sl, r0, asr #32
40012b70:	00000800 	andeq	r0, r0, r0, lsl #16
40012b74:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012b78:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40012b90:	000a0184 	andeq	r0, sl, r4, lsl #3
40012b94:	00000800 	andeq	r0, r0, r0, lsl #16
40012b98:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40012b9c:	00000070 	andeq	r0, r0, r0, ror r0
	...
40012bb4:	000a0288 	andeq	r0, sl, r8, lsl #5
40012bb8:	00000800 	andeq	r0, r0, r0, lsl #16
40012bbc:	00000f80 	andeq	r0, r0, r0, lsl #31
40012bc0:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
40012bd8:	000a0134 	andeq	r0, sl, r4, lsr r1
40012bdc:	00000800 	andeq	r0, r0, r0, lsl #16
40012be0:	00000038 	andeq	r0, r0, r8, lsr r0
40012be4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
40012bfc:	000a0600 	andeq	r0, sl, r0, lsl #12
40012c00:	00000800 	andeq	r0, r0, r0, lsl #16
40012c04:	00000001 	andeq	r0, r0, r1
40012c08:	00000001 	andeq	r0, r0, r1
	...
40012c20:	000a0708 	andeq	r0, sl, r8, lsl #14
40012c24:	00000800 	andeq	r0, r0, r0, lsl #16
40012c28:	00000004 	andeq	r0, r0, r4
40012c2c:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .data.serdesPowerDownParams:

40012c44 <serdesPowerDownParams>:
40012c44:	00018300 	andeq	r8, r1, r0, lsl #6
40012c48:	00000028 	andeq	r0, r0, r8, lsr #32
40012c4c:	00007800 	andeq	r7, r0, r0, lsl #16
40012c50:	00001800 	andeq	r1, r0, r0, lsl #16
	...
40012c68:	00018300 	andeq	r8, r1, r0, lsl #6
40012c6c:	00000028 	andeq	r0, r0, r8, lsr #32
40012c70:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.pexConfigRefClock100MHz:

40012c8c <pexConfigRefClock100MHz>:
40012c8c:	000a0004 	andeq	r0, sl, r4
40012c90:	00000800 	andeq	r0, r0, r0, lsl #16
40012c94:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40012cb0:	000a013c 	andeq	r0, sl, ip, lsr r1
40012cb4:	00000800 	andeq	r0, r0, r0, lsl #16
40012cb8:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40012cd4:	000a0740 	andeq	r0, sl, r0, asr #14
40012cd8:	00000800 	andeq	r0, r0, r0, lsl #16
40012cdc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012ce0:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams2:

40012cf8 <qsgmiiPortTxConfigParams2>:
40012cf8:	00018318 	andeq	r8, r1, r8, lsl r3
40012cfc:	00000028 	andeq	r0, r0, r8, lsr #32
40012d00:	0000000c 	andeq	r0, r0, ip
40012d04:	0000000c 	andeq	r0, r0, ip
	...
40012d18:	03e8000a 	mvneq	r0, #10
40012d1c:	00018300 	andeq	r8, r1, r0, lsl #6
40012d20:	00000028 	andeq	r0, r0, r8, lsr #32
40012d24:	40080000 	andmi	r0, r8, r0
40012d28:	40000000 	andmi	r0, r0, r0
	...
40012d40:	00018318 	andeq	r8, r1, r8, lsl r3
40012d44:	00000028 	andeq	r0, r0, r8, lsr #32
40012d48:	00000001 	andeq	r0, r0, r1
40012d4c:	00000001 	andeq	r0, r0, r1
	...
40012d60:	03e80001 	mvneq	r0, #1
40012d64:	00018300 	andeq	r8, r1, r0, lsl #6
40012d68:	00000028 	andeq	r0, r0, r8, lsr #32
40012d6c:	40000000 	andmi	r0, r0, r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams1:

40012d88 <qsgmiiPortTxConfigParams1>:
40012d88:	000a0140 	andeq	r0, sl, r0, asr #2
40012d8c:	00000800 	andeq	r0, r0, r0, lsl #16
40012d90:	00001800 	andeq	r1, r0, r0, lsl #16
40012d94:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40012dac:	000a0148 	andeq	r0, sl, r8, asr #2
40012db0:	00000800 	andeq	r0, r0, r0, lsl #16
40012db4:	00000401 	andeq	r0, r0, r1, lsl #8
40012db8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012dd0:	000a0148 	andeq	r0, sl, r8, asr #2
40012dd4:	00000800 	andeq	r0, r0, r0, lsl #16
40012dd8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012df4:	000a0124 	andeq	r0, sl, r4, lsr #2
40012df8:	00000800 	andeq	r0, r0, r0, lsl #16
40012dfc:	00001000 	andeq	r1, r0, r0
40012e00:	00001000 	andeq	r1, r0, r0
	...
40012e18:	00018300 	andeq	r8, r1, r0, lsl #6
40012e1c:	00000028 	andeq	r0, r0, r8, lsr #32
40012e20:	00070000 	andeq	r0, r7, r0
40012e24:	00070000 	andeq	r0, r7, r0
	...
40012e3c:	00018300 	andeq	r8, r1, r0, lsl #6
40012e40:	00000028 	andeq	r0, r0, r8, lsr #32
40012e44:	00080000 	andeq	r0, r8, r0
40012e48:	00080000 	andeq	r0, r8, r0
	...

Disassembly of section .data.sataAndSgmiiTxConfigParams1:

40012e60 <sataAndSgmiiTxConfigParams1>:
40012e60:	000a0140 	andeq	r0, sl, r0, asr #2
40012e64:	00000800 	andeq	r0, r0, r0, lsl #16
40012e68:	00001800 	andeq	r1, r0, r0, lsl #16
40012e6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012e70:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40012e84:	000a0148 	andeq	r0, sl, r8, asr #2
40012e88:	00000800 	andeq	r0, r0, r0, lsl #16
40012e8c:	00000401 	andeq	r0, r0, r1, lsl #8
40012e90:	00000401 	andeq	r0, r0, r1, lsl #8
40012e94:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012ea8:	000a0148 	andeq	r0, sl, r8, asr #2
40012eac:	00000800 	andeq	r0, r0, r0, lsl #16
40012eb0:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012ecc:	00018300 	andeq	r8, r1, r0, lsl #6
40012ed0:	00000028 	andeq	r0, r0, r8, lsr #32
40012ed4:	000f0000 	andeq	r0, pc, r0
40012ed8:	00070000 	andeq	r0, r7, r0
40012edc:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.sataAndSgmiiPowerUpParams:

40012ef0 <sataAndSgmiiPowerUpParams>:
40012ef0:	00018300 	andeq	r8, r1, r0, lsl #6
40012ef4:	00000028 	andeq	r0, r0, r8, lsr #32
40012ef8:	00090006 	andeq	r0, r9, r6
40012efc:	00080002 	andeq	r0, r8, r2
40012f00:	00080002 	andeq	r0, r8, r2
	...
40012f14:	00018300 	andeq	r8, r1, r0, lsl #6
40012f18:	00000028 	andeq	r0, r0, r8, lsr #32
40012f1c:	00007800 	andeq	r7, r0, r0, lsl #16
40012f20:	00006000 	andeq	r6, r0, r0
40012f24:	00006000 	andeq	r6, r0, r0
	...
40012f38:	000a0004 	andeq	r0, sl, r4
40012f3c:	00000800 	andeq	r0, r0, r0, lsl #16
40012f40:	000000e0 	andeq	r0, r0, r0, ror #1
40012f44:	00000000 	andeq	r0, r0, r0
40012f48:	00000080 	andeq	r0, r0, r0, lsl #1
	...
40012f5c:	000a013c 	andeq	r0, sl, ip, lsr r1
40012f60:	00000800 	andeq	r0, r0, r0, lsl #16
40012f64:	00000440 	andeq	r0, r0, r0, asr #8
40012f68:	00000440 	andeq	r0, r0, r0, asr #8
40012f6c:	00000400 	andeq	r0, r0, r0, lsl #8
	...

Disassembly of section .data.SerdesLaneInUseCount:

40012f80 <SerdesLaneInUseCount>:
40012f80:	01010104 	tsteq	r1, r4, lsl #2
40012f84:	01010101 	tsteq	r1, r1, lsl #2
40012f88:	00000101 	andeq	r0, r0, r1, lsl #2
40012f8c:	00010101 	andeq	r0, r1, r1, lsl #2
40012f90:	01010101 	tsteq	r1, r1, lsl #2
40012f94:	00000001 	andeq	r0, r0, r1
40012f98:	00000004 	andeq	r0, r0, r4
40012f9c:	00000002 	andeq	r0, r0, r2

Disassembly of section .data.pexElectricalConfigSerdesRev1Params:

40012fa0 <pexElectricalConfigSerdesRev1Params>:
40012fa0:	000a0034 	andeq	r0, sl, r4, lsr r0
40012fa4:	00000800 	andeq	r0, r0, r0, lsl #16
40012fa8:	0000f000 	andeq	pc, r0, r0
40012fac:	0000b000 	andeq	fp, r0, r0
	...
40012fc4:	000a0038 	andeq	r0, sl, r8, lsr r0
40012fc8:	00000800 	andeq	r0, r0, r0, lsl #16
40012fcc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012fd0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40012fe8:	000a0040 	andeq	r0, sl, r0, asr #32
40012fec:	00000800 	andeq	r0, r0, r0, lsl #16
40012ff0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012ff4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
4001300c:	000a0620 	andeq	r0, sl, r0, lsr #12
40013010:	00000800 	andeq	r0, r0, r0, lsl #16
40013014:	00000008 	andeq	r0, r0, r8
40013018:	00000008 	andeq	r0, r0, r8
	...
40013030:	000a0018 	andeq	r0, sl, r8, lsl r0
40013034:	00000800 	andeq	r0, r0, r0, lsl #16
40013038:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001303c:	000000af 	andeq	r0, r0, pc, lsr #1
	...
40013054:	000a0104 	andeq	r0, sl, r4, lsl #2
40013058:	00000800 	andeq	r0, r0, r0, lsl #16
4001305c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013060:	00003000 	andeq	r3, r0, r0
	...
40013078:	000a0168 	andeq	r0, sl, r8, ror #2
4001307c:	00000800 	andeq	r0, r0, r0, lsl #16
40013080:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013084:	0000dc00 	andeq	sp, r0, r0, lsl #24
	...

Disassembly of section .data.pexBy4ConfigParams:

4001309c <pexBy4ConfigParams>:
4001309c:	000a0710 	andeq	r0, sl, r0, lsl r7
400130a0:	00000800 	andeq	r0, r0, r0, lsl #16
400130a4:	00000007 	andeq	r0, r0, r7
400130a8:	00000005 	andeq	r0, r0, r5
	...
400130b4:	00000002 	andeq	r0, r0, r2
	...
400130c0:	000a0124 	andeq	r0, sl, r4, lsr #2
400130c4:	00000800 	andeq	r0, r0, r0, lsl #16
400130c8:	00001000 	andeq	r1, r0, r0
	...
400130e4:	000a0008 	andeq	r0, sl, r8
400130e8:	00000800 	andeq	r0, r0, r0, lsl #16
400130ec:	00001000 	andeq	r1, r0, r0
400130f0:	00001000 	andeq	r1, r0, r0
400130f4:	00001000 	andeq	r1, r0, r0
400130f8:	00001000 	andeq	r1, r0, r0
400130fc:	00001000 	andeq	r1, r0, r0
	...
40013108:	000a0604 	andeq	r0, sl, r4, lsl #12
4001310c:	00000800 	andeq	r0, r0, r0, lsl #16
40013110:	00000600 	andeq	r0, r0, r0, lsl #12
40013114:	00000600 	andeq	r0, r0, r0, lsl #12
40013118:	00000600 	andeq	r0, r0, r0, lsl #12
4001311c:	00000600 	andeq	r0, r0, r0, lsl #12
40013120:	00000600 	andeq	r0, r0, r0, lsl #12
	...

Disassembly of section .data.qsgmiiPortSpeedConfigParams:

4001312c <qsgmiiPortSpeedConfigParams>:
4001312c:	00018300 	andeq	r8, r1, r0, lsl #6
40013130:	00000028 	andeq	r0, r0, r8, lsr #32
40013134:	3fc00000 	svccc	0x00c00000
40013138:	0cc00000 	wstrheq	wr0, [r0]
	...
40013150:	000a0098 	muleq	sl, r8, r0
40013154:	00000800 	andeq	r0, r0, r0, lsl #16
40013158:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001315c:	00000033 	andeq	r0, r0, r3, lsr r0
	...
40013174:	000a008c 	andeq	r0, sl, ip, lsl #1
40013178:	00000800 	andeq	r0, r0, r0, lsl #16
4001317c:	0000000e 	andeq	r0, r0, lr
40013180:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortElectricalConfigParams:

40013198 <qsgmiiPortElectricalConfigParams>:
40013198:	000a0034 	andeq	r0, sl, r4, lsr r0
4001319c:	00000800 	andeq	r0, r0, r0, lsl #16
400131a0:	00008000 	andeq	r8, r0, r0
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev1Params:

400131bc <pexAndUsb3PowerUpSerdesRev1Params>:
400131bc:	00018300 	andeq	r8, r1, r0, lsl #6
400131c0:	00000028 	andeq	r0, r0, r8, lsr #32
400131c4:	3fc7f806 	svccc	0x00c7f806
400131c8:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
400131cc:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
400131e0:	00018304 	andeq	r8, r1, r4, lsl #6
400131e4:	00000028 	andeq	r0, r0, r8, lsr #32
400131e8:	0000005c 	andeq	r0, r0, ip, asr r0
400131ec:	00000058 	andeq	r0, r0, r8, asr r0
400131f0:	00000058 	andeq	r0, r0, r8, asr r0
	...
40013204:	0001830c 	andeq	r8, r1, ip, lsl #6
40013208:	00000028 	andeq	r0, r0, r8, lsr #32
4001320c:	00000003 	andeq	r0, r0, r3
40013210:	00000001 	andeq	r0, r0, r1
40013214:	00000001 	andeq	r0, r0, r1
	...
40013228:	00018300 	andeq	r8, r1, r0, lsl #6
4001322c:	00000028 	andeq	r0, r0, r8, lsr #32
40013230:	00007800 	andeq	r7, r0, r0, lsl #16
40013234:	00006000 	andeq	r6, r0, r0
40013238:	0000e000 	andeq	lr, r0, r0
	...
4001324c:	000a0704 	andeq	r0, sl, r4, lsl #14
40013250:	00000800 	andeq	r0, r0, r0, lsl #16
40013254:	0000000d 	andeq	r0, r0, sp
40013258:	00000005 	andeq	r0, r0, r5
4001325c:	00000001 	andeq	r0, r0, r1
	...
40013270:	000a013c 	andeq	r0, sl, ip, lsr r1
40013274:	00000800 	andeq	r0, r0, r0, lsl #16
40013278:	000004c0 	andeq	r0, r0, r0, asr #9
4001327c:	00000080 	andeq	r0, r0, r0, lsl #1
40013280:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3TxConfigParams1:

40013294 <pexAndUsb3TxConfigParams1>:
40013294:	000a0704 	andeq	r0, sl, r4, lsl #14
40013298:	00000800 	andeq	r0, r0, r0, lsl #16
4001329c:	00000001 	andeq	r0, r0, r1
	...
400132d8:	0000000a 	andeq	r0, r0, sl

Disassembly of section .data.pexAndUsb3TxConfigParams2:

400132dc <pexAndUsb3TxConfigParams2>:
400132dc:	000a0148 	andeq	r0, sl, r8, asr #2
400132e0:	00000800 	andeq	r0, r0, r0, lsl #16
400132e4:	00000401 	andeq	r0, r0, r1, lsl #8
400132e8:	00000401 	andeq	r0, r0, r1, lsl #8
400132ec:	00000401 	andeq	r0, r0, r1, lsl #8
	...

Disassembly of section .data.pexAndUsb3TxConfigParams3:

40013300 <pexAndUsb3TxConfigParams3>:
40013300:	000a0148 	andeq	r0, sl, r8, asr #2
40013304:	00000800 	andeq	r0, r0, r0, lsl #16
40013308:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40013344:	0000000a 	andeq	r0, r0, sl
40013348:	000a0188 	andeq	r0, sl, r8, lsl #3
4001334c:	00000800 	andeq	r0, r0, r0, lsl #16
40013350:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013354:	000000dc 	ldrdeq	r0, [r0], -ip
40013358:	000000d8 	ldrdeq	r0, [r0], -r8
	...
4001336c:	000a0188 	andeq	r0, sl, r8, lsl #3
40013370:	00000800 	andeq	r0, r0, r0, lsl #16
40013374:	00000100 	andeq	r0, r0, r0, lsl #2
40013378:	00000100 	andeq	r0, r0, r0, lsl #2
4001337c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
40013390:	000a0188 	andeq	r0, sl, r8, lsl #3
40013394:	00000800 	andeq	r0, r0, r0, lsl #16
40013398:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev2Params:

400133b4 <pexAndUsb3PowerUpSerdesRev2Params>:
400133b4:	00018300 	andeq	r8, r1, r0, lsl #6
400133b8:	00000028 	andeq	r0, r0, r8, lsr #32
400133bc:	3fc7f806 	svccc	0x00c7f806
400133c0:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
400133c4:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
400133d8:	00018304 	andeq	r8, r1, r4, lsl #6
400133dc:	00000028 	andeq	r0, r0, r8, lsr #32
400133e0:	0000005c 	andeq	r0, r0, ip, asr r0
400133e4:	00000058 	andeq	r0, r0, r8, asr r0
400133e8:	00000058 	andeq	r0, r0, r8, asr r0
	...
400133fc:	0001830c 	andeq	r8, r1, ip, lsl #6
40013400:	00000028 	andeq	r0, r0, r8, lsr #32
40013404:	00000003 	andeq	r0, r0, r3
40013408:	00000001 	andeq	r0, r0, r1
4001340c:	00000001 	andeq	r0, r0, r1
	...
40013420:	00018300 	andeq	r8, r1, r0, lsl #6
40013424:	00000028 	andeq	r0, r0, r8, lsr #32
40013428:	00007800 	andeq	r7, r0, r0, lsl #16
4001342c:	00006000 	andeq	r6, r0, r0
40013430:	0000e000 	andeq	lr, r0, r0
	...
40013444:	000a0704 	andeq	r0, sl, r4, lsl #14
40013448:	00000800 	andeq	r0, r0, r0, lsl #16
4001344c:	0000003d 	andeq	r0, r0, sp, lsr r0
40013450:	00000035 	andeq	r0, r0, r5, lsr r0
40013454:	00000021 	andeq	r0, r0, r1, lsr #32
	...
40013468:	000a0718 	andeq	r0, sl, r8, lsl r7
4001346c:	00000800 	andeq	r0, r0, r0, lsl #16
40013470:	000000c0 	andeq	r0, r0, r0, asr #1
40013474:	00000000 	andeq	r0, r0, r0
40013478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4001348c:	000a013c 	andeq	r0, sl, ip, lsr r1
40013490:	00000800 	andeq	r0, r0, r0, lsl #16
40013494:	000004c0 	andeq	r0, r0, r0, asr #9
40013498:	00000080 	andeq	r0, r0, r0, lsl #1
4001349c:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3SpeedConfigParams:

400134b0 <pexAndUsb3SpeedConfigParams>:
400134b0:	000a0094 	muleq	sl, r4, r0
400134b4:	00000800 	andeq	r0, r0, r0, lsl #16
400134b8:	00000c00 	andeq	r0, r0, r0, lsl #24
400134bc:	00000400 	andeq	r0, r0, r0, lsl #8
400134c0:	00000400 	andeq	r0, r0, r0, lsl #8
400134c4:	00000400 	andeq	r0, r0, r0, lsl #8
400134c8:	00000400 	andeq	r0, r0, r0, lsl #8
400134cc:	00000400 	andeq	r0, r0, r0, lsl #8
400134d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.usb2PowerUpParams:

400134d4 <usb2PowerUpParams>:
400134d4:	00018440 	andeq	r8, r1, r0, asr #8
400134d8:	00000000 	andeq	r0, r0, r0
400134dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400134e0:	00000062 	andeq	r0, r0, r2, rrx
	...
400134f8:	00018444 	andeq	r8, r1, r4, asr #8
400134fc:	00000000 	andeq	r0, r0, r0
40013500:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013504:	00000062 	andeq	r0, r0, r2, rrx
	...
4001351c:	00018448 	andeq	r8, r1, r8, asr #8
40013520:	00000000 	andeq	r0, r0, r0
40013524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013528:	00000062 	andeq	r0, r0, r2, rrx
	...
40013540:	000c0000 	andeq	r0, ip, r0
40013544:	00000000 	andeq	r0, r0, r0
40013548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001354c:	40605205 	rsbmi	r5, r0, r5, lsl #4
	...
40013564:	000c001c 	andeq	r0, ip, ip, lsl r0
40013568:	00000000 	andeq	r0, r0, r0
4001356c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013570:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
40013588:	000c201c 	andeq	r2, ip, ip, lsl r0
4001358c:	00000000 	andeq	r0, r0, r0
40013590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013594:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
400135ac:	000c401c 	andeq	r4, ip, ip, lsl r0
400135b0:	00000000 	andeq	r0, r0, r0
400135b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400135b8:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
400135d0:	000c0004 	andeq	r0, ip, r4
400135d4:	00000000 	andeq	r0, r0, r0
400135d8:	00000001 	andeq	r0, r0, r1
400135dc:	00000001 	andeq	r0, r0, r1
	...
400135f4:	000c000c 	andeq	r0, ip, ip
400135f8:	00000000 	andeq	r0, r0, r0
400135fc:	01000000 	mrseq	r0, (UNDEF: 0)
40013600:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40013618:	000c200c 	andeq	r2, ip, ip
4001361c:	00000000 	andeq	r0, r0, r0
40013620:	01000000 	mrseq	r0, (UNDEF: 0)
40013624:	01000000 	mrseq	r0, (UNDEF: 0)
	...
4001363c:	000c400c 	andeq	r4, ip, ip
40013640:	00000000 	andeq	r0, r0, r0
40013644:	01000000 	mrseq	r0, (UNDEF: 0)
40013648:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40013660:	000c000c 	andeq	r0, ip, ip
40013664:	00000000 	andeq	r0, r0, r0
40013668:	0000f000 	andeq	pc, r0, r0
4001366c:	00001000 	andeq	r1, r0, r0
	...
40013684:	000c200c 	andeq	r2, ip, ip
40013688:	00000000 	andeq	r0, r0, r0
4001368c:	0000f000 	andeq	pc, r0, r0
40013690:	00001000 	andeq	r1, r0, r0
	...
400136a8:	000c400c 	andeq	r4, ip, ip
400136ac:	00000000 	andeq	r0, r0, r0
400136b0:	0000f000 	andeq	pc, r0, r0
400136b4:	00001000 	andeq	r1, r0, r0
	...
400136cc:	000c0008 	andeq	r0, ip, r8
400136d0:	00000000 	andeq	r0, r0, r0
400136d4:	00000700 	andeq	r0, r0, r0, lsl #14
400136d8:	00000600 	andeq	r0, r0, r0, lsl #12
	...
400136f0:	000c2008 	andeq	r2, ip, r8
400136f4:	00000000 	andeq	r0, r0, r0
400136f8:	00000700 	andeq	r0, r0, r0, lsl #14
400136fc:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40013714:	000c4008 	andeq	r4, ip, r8
40013718:	00000000 	andeq	r0, r0, r0
4001371c:	00000700 	andeq	r0, r0, r0, lsl #14
40013720:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40013738:	000c0014 	andeq	r0, ip, r4, lsl r0
4001373c:	00000000 	andeq	r0, r0, r0
40013740:	0000000f 	andeq	r0, r0, pc
40013744:	00000008 	andeq	r0, r0, r8
	...
4001375c:	000c2014 	andeq	r2, ip, r4, lsl r0
40013760:	00000000 	andeq	r0, r0, r0
40013764:	0000000f 	andeq	r0, r0, pc
40013768:	00000008 	andeq	r0, r0, r8
	...
40013780:	000c4014 	andeq	r4, ip, r4, lsl r0
40013784:	00000000 	andeq	r0, r0, r0
40013788:	0000000f 	andeq	r0, r0, pc
4001378c:	00000008 	andeq	r0, r0, r8
	...
400137a4:	000c0008 	andeq	r0, ip, r8
400137a8:	00000000 	andeq	r0, r0, r0
400137ac:	80800000 	addhi	r0, r0, r0
400137b0:	80800000 	addhi	r0, r0, r0
	...
400137c4:	03e80001 	mvneq	r0, #1
400137c8:	000c0018 	andeq	r0, ip, r8, lsl r0
400137cc:	00000000 	andeq	r0, r0, r0
400137d0:	80000000 	andhi	r0, r0, r0
400137d4:	80000000 	andhi	r0, r0, r0
	...
400137e8:	03e80001 	mvneq	r0, #1
400137ec:	000c0000 	andeq	r0, ip, r0
400137f0:	00000000 	andeq	r0, r0, r0
400137f4:	80000000 	andhi	r0, r0, r0
400137f8:	80000000 	andhi	r0, r0, r0
	...
4001380c:	03e80001 	mvneq	r0, #1
40013810:	000c0008 	andeq	r0, ip, r8
40013814:	00000000 	andeq	r0, r0, r0
40013818:	00002000 	andeq	r2, r0, r0
4001381c:	00002000 	andeq	r2, r0, r0
	...
40013854:	0000000a 	andeq	r0, r0, sl
40013858:	000c0008 	andeq	r0, ip, r8
4001385c:	00000000 	andeq	r0, r0, r0
40013860:	00002000 	andeq	r2, r0, r0
	...

Disassembly of section .data.sataElectricalConfigSerdesRev2Params:

4001387c <sataElectricalConfigSerdesRev2Params>:
4001387c:	000a0018 	andeq	r0, sl, r8, lsl r0
40013880:	00000800 	andeq	r0, r0, r0, lsl #16
40013884:	00000f00 	andeq	r0, r0, r0, lsl #30
40013888:	00000600 	andeq	r0, r0, r0, lsl #12
	...
400138a0:	0001830c 	andeq	r8, r1, ip, lsl #6
400138a4:	00000028 	andeq	r0, r0, r8, lsr #32
400138a8:	00400008 	subeq	r0, r0, r8
400138ac:	00400000 	subeq	r0, r0, r0
	...
400138c4:	000a0034 	andeq	r0, sl, r4, lsr r0
400138c8:	00000800 	andeq	r0, r0, r0, lsl #16
400138cc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400138d0:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
400138e8:	000a0038 	andeq	r0, sl, r8, lsr r0
400138ec:	00000800 	andeq	r0, r0, r0, lsl #16
400138f0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400138f4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
4001390c:	000a003c 	andeq	r0, sl, ip, lsr r0
40013910:	00000800 	andeq	r0, r0, r0, lsl #16
40013914:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013918:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
40013930:	000a0040 	andeq	r0, sl, r0, asr #32
40013934:	00000800 	andeq	r0, r0, r0, lsl #16
40013938:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001393c:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40013954:	000a0044 	andeq	r0, sl, r4, asr #32
40013958:	00000800 	andeq	r0, r0, r0, lsl #16
4001395c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013960:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
40013978:	000a0048 	andeq	r0, sl, r8, asr #32
4001397c:	00000800 	andeq	r0, r0, r0, lsl #16
40013980:	000047ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
40013984:	000007d2 	ldrdeq	r0, [r0], -r2
	...
4001399c:	000a0120 	andeq	r0, sl, r0, lsr #2
400139a0:	00000800 	andeq	r0, r0, r0, lsl #16
400139a4:	00001000 	andeq	r1, r0, r0
	...
400139c0:	000a0184 	andeq	r0, sl, r4, lsl #3
400139c4:	00000800 	andeq	r0, r0, r0, lsl #16
400139c8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400139cc:	00000070 	andeq	r0, r0, r0, ror r0
	...
400139e4:	000a0104 	andeq	r0, sl, r4, lsl #2
400139e8:	00000800 	andeq	r0, r0, r0, lsl #16
400139ec:	0000ff00 	andeq	pc, r0, r0, lsl #30
400139f0:	00003000 	andeq	r3, r0, r0
	...
40013a08:	000a001c 	andeq	r0, sl, ip, lsl r0
40013a0c:	00000800 	andeq	r0, r0, r0, lsl #16
40013a10:	0000a00f 	andeq	sl, r0, pc
40013a14:	0000800a 	andeq	r8, r0, sl
	...
40013a2c:	000a0028 	andeq	r0, sl, r8, lsr #32
40013a30:	00000800 	andeq	r0, r0, r0, lsl #16
40013a34:	0000c000 	andeq	ip, r0, r0
	...
40013a50:	000a0440 	andeq	r0, sl, r0, asr #8
40013a54:	00000800 	andeq	r0, r0, r0, lsl #16
40013a58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013a5c:	000000cf 	andeq	r0, r0, pc, asr #1
	...
40013a74:	000a0448 	andeq	r0, sl, r8, asr #8
40013a78:	00000800 	andeq	r0, r0, r0, lsl #16
40013a7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013a80:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013a98:	000a0450 	andeq	r0, sl, r0, asr r4
40013a9c:	00000800 	andeq	r0, r0, r0, lsl #16
40013aa0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013aa4:	000000cf 	andeq	r0, r0, pc, asr #1
	...
40013abc:	000a0454 	andeq	r0, sl, r4, asr r4
40013ac0:	00000800 	andeq	r0, r0, r0, lsl #16
40013ac4:	00000300 	andeq	r0, r0, r0, lsl #6
40013ac8:	00000300 	andeq	r0, r0, r0, lsl #6
	...

Disassembly of section .data.sataElectricalConfigSerdesRev1Params:

40013ae0 <sataElectricalConfigSerdesRev1Params>:
40013ae0:	0001830c 	andeq	r8, r1, ip, lsl #6
40013ae4:	00000028 	andeq	r0, r0, r8, lsr #32
40013ae8:	00400008 	subeq	r0, r0, r8
40013aec:	00400000 	subeq	r0, r0, r0
	...
40013b04:	000a0104 	andeq	r0, sl, r4, lsl #2
40013b08:	00000800 	andeq	r0, r0, r0, lsl #16
40013b0c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013b10:	00004000 	andeq	r4, r0, r0
	...
40013b28:	000a0018 	andeq	r0, sl, r8, lsl r0
40013b2c:	00000800 	andeq	r0, r0, r0, lsl #16
40013b30:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013b34:	000006cf 	andeq	r0, r0, pc, asr #13
	...
40013b4c:	000a0034 	andeq	r0, sl, r4, lsr r0
40013b50:	00000800 	andeq	r0, r0, r0, lsl #16
40013b54:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013b58:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
40013b70:	000a0038 	andeq	r0, sl, r8, lsr r0
40013b74:	00000800 	andeq	r0, r0, r0, lsl #16
40013b78:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013b7c:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40013b94:	000a003c 	andeq	r0, sl, ip, lsr r0
40013b98:	00000800 	andeq	r0, r0, r0, lsl #16
40013b9c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013ba0:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
40013bb8:	000a0040 	andeq	r0, sl, r0, asr #32
40013bbc:	00000800 	andeq	r0, r0, r0, lsl #16
40013bc0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013bc4:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40013bdc:	000a0044 	andeq	r0, sl, r4, asr #32
40013be0:	00000800 	andeq	r0, r0, r0, lsl #16
40013be4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013be8:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
40013c00:	000a0048 	andeq	r0, sl, r8, asr #32
40013c04:	00000800 	andeq	r0, r0, r0, lsl #16
40013c08:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013c0c:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40013c24:	000a0168 	andeq	r0, sl, r8, ror #2
40013c28:	00000800 	andeq	r0, r0, r0, lsl #16
40013c2c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013c30:	0000dd00 	andeq	sp, r0, r0, lsl #26
	...
40013c48:	000a0184 	andeq	r0, sl, r4, lsl #3
40013c4c:	00000800 	andeq	r0, r0, r0, lsl #16
40013c50:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40013c54:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .data.pexConfigRefClock25MHz:

40013c6c <pexConfigRefClock25MHz>:
40013c6c:	000a0004 	andeq	r0, sl, r4
40013c70:	00000800 	andeq	r0, r0, r0, lsl #16
40013c74:	0000001f 	andeq	r0, r0, pc, lsl r0
40013c78:	00000002 	andeq	r0, r0, r2
	...
40013c90:	000a013c 	andeq	r0, sl, ip, lsr r1
40013c94:	00000800 	andeq	r0, r0, r0, lsl #16
40013c98:	00000400 	andeq	r0, r0, r0, lsl #8
40013c9c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40013cb4:	000a0740 	andeq	r0, sl, r0, asr #14
40013cb8:	00000800 	andeq	r0, r0, r0, lsl #16
40013cbc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013cc0:	00000007 	andeq	r0, r0, r7
	...

Disassembly of section .data.sataAndSgmiiSpeedConfigParams:

40013cd8 <sataAndSgmiiSpeedConfigParams>:
40013cd8:	00018300 	andeq	r8, r1, r0, lsl #6
40013cdc:	00000028 	andeq	r0, r0, r8, lsr #32
40013ce0:	3fc00000 	svccc	0x00c00000
40013ce4:	08800000 	stmeq	r0, {}	; <UNPREDICTABLE>
40013ce8:	19800000 	stmibne	r0, {}	; <UNPREDICTABLE>
40013cec:	22000000 	andcs	r0, r0, #0
	...
40013cfc:	000a0094 	muleq	sl, r4, r0
40013d00:	00000800 	andeq	r0, r0, r0, lsl #16
40013d04:	00000c00 	andeq	r0, r0, r0, lsl #24
40013d08:	00000800 	andeq	r0, r0, r0, lsl #16
40013d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013d20:	000a0098 	muleq	sl, r8, r0
40013d24:	00000800 	andeq	r0, r0, r0, lsl #16
40013d28:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013d30:	00000066 	andeq	r0, r0, r6, rrx
40013d34:	00000066 	andeq	r0, r0, r6, rrx
	...
40013d44:	000a008c 	andeq	r0, sl, ip, lsl #1
40013d48:	00000800 	andeq	r0, r0, r0, lsl #16
40013d4c:	0000000e 	andeq	r0, r0, lr
40013d50:	00000004 	andeq	r0, r0, r4
40013d54:	00000002 	andeq	r0, r0, r2
40013d58:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortPowerUpParams:

40013d68 <qsgmiiPortPowerUpParams>:
40013d68:	00018494 	muleq	r1, r4, r4
40013d6c:	00000000 	andeq	r0, r0, r0
40013d70:	44000000 	strmi	r0, [r0], #-0
40013d74:	44000000 	strmi	r0, [r0], #-0
	...
40013d8c:	00018300 	andeq	r8, r1, r0, lsl #6
40013d90:	00000028 	andeq	r0, r0, r8, lsr #32
40013d94:	000f0006 	andeq	r0, pc, r6
40013d98:	00080002 	andeq	r0, r8, r2
	...
40013db0:	00018300 	andeq	r8, r1, r0, lsl #6
40013db4:	00000028 	andeq	r0, r0, r8, lsr #32
40013db8:	00007800 	andeq	r7, r0, r0, lsl #16
40013dbc:	00006000 	andeq	r6, r0, r0
	...
40013dd4:	000a0004 	andeq	r0, sl, r4
40013dd8:	00000800 	andeq	r0, r0, r0, lsl #16
40013ddc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013de0:	0000fc81 	andeq	pc, r0, r1, lsl #25
	...
40013df8:	000a013c 	andeq	r0, sl, ip, lsr r1
40013dfc:	00000800 	andeq	r0, r0, r0, lsl #16
40013e00:	000004c0 	andeq	r0, r0, r0, asr #9
40013e04:	00000480 	andeq	r0, r0, r0, lsl #9
	...

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev2Params2:

40013e1c <sataAndSgmiiTxConfigSerdesRev2Params2>:
40013e1c:	00018318 	andeq	r8, r1, r8, lsl r3
40013e20:	00000028 	andeq	r0, r0, r8, lsr #32
40013e24:	0000000c 	andeq	r0, r0, ip
40013e28:	0000000c 	andeq	r0, r0, ip
40013e2c:	0000000c 	andeq	r0, r0, ip
	...
40013e3c:	03e8000a 	mvneq	r0, #10
40013e40:	00018300 	andeq	r8, r1, r0, lsl #6
40013e44:	00000028 	andeq	r0, r0, r8, lsr #32
40013e48:	40000000 	andmi	r0, r0, r0
40013e4c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013e50:	40000000 	andmi	r0, r0, r0
	...
40013e64:	000a0098 	muleq	sl, r8, r0
40013e68:	00000800 	andeq	r0, r0, r0, lsl #16
40013e6c:	00000400 	andeq	r0, r0, r0, lsl #8
40013e70:	00000400 	andeq	r0, r0, r0, lsl #8
40013e74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013e88:	00018318 	andeq	r8, r1, r8, lsl r3
40013e8c:	00000028 	andeq	r0, r0, r8, lsr #32
40013e90:	00000001 	andeq	r0, r0, r1
40013e94:	00000001 	andeq	r0, r0, r1
40013e98:	00000001 	andeq	r0, r0, r1
	...
40013ea8:	03e80001 	mvneq	r0, #1
40013eac:	00018300 	andeq	r8, r1, r0, lsl #6
40013eb0:	00000028 	andeq	r0, r0, r8, lsr #32
40013eb4:	40000000 	andmi	r0, r0, r0
40013eb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013ed0:	000a0098 	muleq	sl, r8, r0
40013ed4:	00000800 	andeq	r0, r0, r0, lsl #16
40013ed8:	00000400 	andeq	r0, r0, r0, lsl #8
40013edc:	00000000 	andeq	r0, r0, r0
40013ee0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013ef4:	000a0188 	andeq	r0, sl, r8, lsl #3
40013ef8:	00000800 	andeq	r0, r0, r0, lsl #16
40013efc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013f00:	000000de 	ldrdeq	r0, [r0], -lr
40013f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013f18:	000a0188 	andeq	r0, sl, r8, lsl #3
40013f1c:	00000800 	andeq	r0, r0, r0, lsl #16
40013f20:	00000100 	andeq	r0, r0, r0, lsl #2
40013f24:	00000100 	andeq	r0, r0, r0, lsl #2
40013f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013f3c:	000a0188 	andeq	r0, sl, r8, lsl #3
40013f40:	00000800 	andeq	r0, r0, r0, lsl #16
40013f44:	00000100 	andeq	r0, r0, r0, lsl #2
40013f48:	00000000 	andeq	r0, r0, r0
40013f4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev2Map:

40013f60 <commonPhysSelectorsSerdesRev2Map>:
40013f60:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40013f64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013f68:	01ff01ff 	ldrsheq	r0, [pc, #31]	; 40013f8f <commonPhysSelectorsSerdesRev2Map+0x2f>
40013f6c:	ffff01ff 			; <UNDEFINED> instruction: 0xffff01ff
40013f70:	0107ffff 	strdeq	pc, [r7, -pc]
40013f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013f78:	ffffff01 			; <UNDEFINED> instruction: 0xffffff01
40013f7c:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
40013f80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013f84:	ffff03ff 			; <UNDEFINED> instruction: 0xffff03ff
40013f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013f8c:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
40013f90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013f94:	ffffff03 			; <UNDEFINED> instruction: 0xffffff03
40013f98:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
40013f9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013fa0:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40013fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013fa8:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
40013fac:	ff07ffff 			; <UNDEFINED> instruction: 0xff07ffff
40013fb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013fb4:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
40013fb8:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
40013fbc:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
40013fc0:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
40013fc4:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
40013fc8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013fcc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev2Params:

40013ffc <sgmiiElectricalConfigSerdesRev2Params>:
40013ffc:	000a0034 	andeq	r0, sl, r4, lsr r0
40014000:	00000800 	andeq	r0, r0, r0, lsl #16
40014004:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40014008:	000008fa 	strdeq	r0, [r0], -sl
4001400c:	000008fa 	strdeq	r0, [r0], -sl
	...
40014020:	000a0038 	andeq	r0, sl, r8, lsr r0
40014024:	00000800 	andeq	r0, r0, r0, lsl #16
40014028:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001402c:	000003c9 	andeq	r0, r0, r9, asr #7
40014030:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40014044:	000a0184 	andeq	r0, sl, r4, lsl #3
40014048:	00000800 	andeq	r0, r0, r0, lsl #16
4001404c:	00000004 	andeq	r0, r0, r4
	...
40014068:	000a0440 	andeq	r0, sl, r0, asr #8
4001406c:	00000800 	andeq	r0, r0, r0, lsl #16
40014070:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014074:	0000008f 	andeq	r0, r0, pc, lsl #1
40014078:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
4001408c:	000a0104 	andeq	r0, sl, r4, lsl #2
40014090:	00000800 	andeq	r0, r0, r0, lsl #16
40014094:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014098:	00003000 	andeq	r3, r0, r0
4001409c:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.sataPort0TxConfigParams:

400140b0 <sataPort0TxConfigParams>:
400140b0:	000a80a0 	andeq	r8, sl, r0, lsr #1
400140b4:	00038000 	andeq	r8, r3, r0
400140b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400140d4:	000a80a4 	andeq	r8, sl, r4, lsr #1
400140d8:	00038000 	andeq	r8, r3, r0
400140dc:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
400140e0:	00c40000 	sbceq	r0, r4, r0
	...
400140f8:	000a80a0 	andeq	r8, sl, r0, lsr #1
400140fc:	00038000 	andeq	r8, r3, r0
40014100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014104:	00000004 	andeq	r0, r0, r4
	...
4001411c:	000a80a4 	andeq	r8, sl, r4, lsr #1
40014120:	00038000 	andeq	r8, r3, r0
40014124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014128:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev1Params:

40014140 <sgmiiElectricalConfigSerdesRev1Params>:
40014140:	000a0038 	andeq	r0, sl, r8, lsr r0
40014144:	00000800 	andeq	r0, r0, r0, lsl #16
40014148:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001414c:	000003c9 	andeq	r0, r0, r9, asr #7
40014150:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40014164:	000a0018 	andeq	r0, sl, r8, lsl r0
40014168:	00000800 	andeq	r0, r0, r0, lsl #16
4001416c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40014170:	0000008f 	andeq	r0, r0, pc, lsl #1
40014174:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40014188:	000a0104 	andeq	r0, sl, r4, lsl #2
4001418c:	00000800 	andeq	r0, r0, r0, lsl #16
40014190:	0000ff00 	andeq	pc, r0, r0, lsl #30
40014194:	00004000 	andeq	r4, r0, r0
40014198:	00004000 	andeq	r4, r0, r0
	...

Disassembly of section .data.sataPort1TxConfigParams:

400141ac <sataPort1TxConfigParams>:
400141ac:	000a80a0 	andeq	r8, sl, r0, lsr #1
400141b0:	00038000 	andeq	r8, r3, r0
400141b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400141d0:	000a80a4 	andeq	r8, sl, r4, lsr #1
400141d4:	00038000 	andeq	r8, r3, r0
400141d8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400141dc:	00c40000 	sbceq	r0, r4, r0
	...
400141f4:	000a80a0 	andeq	r8, sl, r0, lsr #1
400141f8:	00038000 	andeq	r8, r3, r0
400141fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014200:	00000004 	andeq	r0, r0, r4
	...
40014218:	000a80a4 	andeq	r8, sl, r4, lsr #1
4001421c:	00038000 	andeq	r8, r3, r0
40014220:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40014224:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev1Map:

4001423c <commonPhysSelectorsSerdesRev1Map>:
4001423c:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40014240:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40014244:	01ff0102 	mvnseq	r0, r2, lsl #2
40014248:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
4001424c:	01ffff02 	mvnseq	pc, r2, lsl #30
40014250:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40014254:	00ffff01 	rscseq	pc, pc, r1, lsl #30
40014258:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
4001425c:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40014260:	02ff03ff 	rscseq	r0, pc, #-67108861	; 0xfc000003
40014264:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40014268:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
4001426c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40014270:	00ffff03 	rscseq	pc, pc, r3, lsl #30
40014274:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
40014278:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
4001427c:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40014280:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40014284:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
40014288:	ff07ff00 			; <UNDEFINED> instruction: 0xff07ff00
4001428c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40014290:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
40014294:	ff00ff04 			; <UNDEFINED> instruction: 0xff00ff04
40014298:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
4001429c:	ffff0004 			; <UNDEFINED> instruction: 0xffff0004
400142a0:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
	...

Disassembly of section .data.CustomerBoardTopologyConfig:

400142d8 <CustomerBoardTopologyConfig>:
400142d8:	00040815 	andeq	r0, r4, r5, lsl r8
	...
400142e4:	00040815 	andeq	r0, r4, r5, lsl r8
	...
400142f0:	00040009 	andeq	r0, r4, r9
	...
400142fc:	00040815 	andeq	r0, r4, r5, lsl r8
	...
40014308:	00000502 	andeq	r0, r0, r2, lsl #10
	...
4001432c:	00000500 	andeq	r0, r0, r0, lsl #10
	...
40014338:	00040304 	andeq	r0, r4, r4, lsl #6
	...
40014344:	00040305 	andeq	r0, r4, r5, lsl #6
	...
40014350:	00040307 	andeq	r0, r4, r7, lsl #6
	...
4001435c:	00040306 	andeq	r0, r4, r6, lsl #6
	...
40014368:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
40014380:	00040304 	andeq	r0, r4, r4, lsl #6
	...
4001438c:	00040009 	andeq	r0, r4, r9
	...
40014398:	00000501 	andeq	r0, r0, r1, lsl #10
	...
400143a4:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
400143b0:	00000502 	andeq	r0, r0, r2, lsl #10
	...
400143bc:	0004000a 	andeq	r0, r4, sl
	...

Disassembly of section .data.loadTopologyFuncArr:

400143d4 <loadTopologyFuncArr>:
400143d4:	400022f5 	strdmi	r2, [r0], -r5
400143d8:	400022f5 	strdmi	r2, [r0], -r5
400143dc:	400022f5 	strdmi	r2, [r0], -r5

Disassembly of section .data.ddr3DlbConfigTable:

400143e0 <ddr3DlbConfigTable>:
400143e0:	00001700 	andeq	r1, r0, r0, lsl #14
400143e4:	2000005c 	andcs	r0, r0, ip, asr r0
400143e8:	00001704 	andeq	r1, r0, r4, lsl #14
400143ec:	00880000 	addeq	r0, r8, r0
400143f0:	00001708 	andeq	r1, r0, r8, lsl #14
400143f4:	0f7f007f 	svceq	0x007f007f
400143f8:	0000170c 	andeq	r1, r0, ip, lsl #14
400143fc:	0000129f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
40014400:	00001710 	andeq	r1, r0, r0, lsl r7
40014404:	00ff0000 	rscseq	r0, pc, r0
40014408:	00001770 	andeq	r1, r0, r0, ror r7
4001440c:	04030802 	streq	r0, [r3], #-2050	; 0x802
40014410:	00001774 	andeq	r1, r0, r4, ror r7
40014414:	00000a02 	andeq	r0, r0, r2, lsl #20
40014418:	00001778 	andeq	r1, r0, r8, ror r7
4001441c:	09000a01 	stmdbeq	r0, {r0, r9, fp}
40014420:	0000177c 	andeq	r1, r0, ip, ror r7
40014424:	00020005 	andeq	r0, r2, r5
40014428:	00001780 	andeq	r1, r0, r0, lsl #15
4001442c:	00060f10 	andeq	r0, r6, r0, lsl pc
40014430:	00001784 	andeq	r1, r0, r4, lsl #15
40014434:	00000543 	andeq	r0, r0, r3, asr #10
40014438:	00001788 	andeq	r1, r0, r8, lsl #15
4001443c:	00000000 	andeq	r0, r0, r0
40014440:	00001714 	andeq	r1, r0, r4, lsl r7
	...

Disassembly of section .data.ddrType:

40014450 <ddrType>:
40014450:	4000f794 	mulmi	r0, r4, r7

Disassembly of section .data.genericInitController:

40014454 <genericInitController>:
40014454:	Address 0x40014454 is out of bounds.


Disassembly of section .data.TopologyMap:

40014458 <TopologyMap>:
40014458:	00000001 	andeq	r0, r0, r1
4001445c:	00000001 	andeq	r0, r0, r1
	...
4001446c:	00000001 	andeq	r0, r0, r1
	...
4001447c:	00000001 	andeq	r0, r0, r1
	...
4001448c:	00000001 	andeq	r0, r0, r1
	...
4001449c:	00000001 	andeq	r0, r0, r1
	...
400144ac:	0602020f 	streq	r0, [r2], -pc, lsl #4
400144b0:	00020000 	andeq	r0, r2, r0
400144b4:	00000003 	andeq	r0, r0, r3
400144b8:	00000001 	andeq	r0, r0, r1
400144bc:	00000001 	andeq	r0, r0, r1
	...
400144cc:	00000001 	andeq	r0, r0, r1
	...
400144dc:	00000001 	andeq	r0, r0, r1
	...
400144ec:	00000001 	andeq	r0, r0, r1
	...
400144fc:	00000001 	andeq	r0, r0, r1
	...
4001450c:	0402020f 	streq	r0, [r2], #-527	; 0x20f
40014510:	00000000 	andeq	r0, r0, r0
40014514:	00000003 	andeq	r0, r0, r3
40014518:	00000001 	andeq	r0, r0, r1
4001451c:	00000001 	andeq	r0, r0, r1
	...
4001452c:	00000001 	andeq	r0, r0, r1
	...
4001453c:	00000001 	andeq	r0, r0, r1
	...
4001454c:	00000001 	andeq	r0, r0, r1
	...
4001455c:	00000001 	andeq	r0, r0, r1
	...
4001456c:	0402020c 	streq	r0, [r2], #-524	; 0x20c
40014570:	00000000 	andeq	r0, r0, r0
40014574:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingAccess:

40014578 <debugTrainingAccess>:
40014578:	Address 0x40014578 is out of bounds.


Disassembly of section .data.debugTraining:

40014579 <debugTraining>:
40014579:	Address 0x40014579 is out of bounds.


Disassembly of section .data.isBistResetBit:

4001457a <isBistResetBit>:
4001457a:	Address 0x4001457a is out of bounds.


Disassembly of section .data.sweepPatternIndexStart:

4001457b <sweepPatternIndexStart>:
4001457b:	Address 0x4001457b is out of bounds.


Disassembly of section .data.sweepPatternIndexEnd:

4001457c <sweepPatternIndexEnd>:
4001457c:	Address 0x4001457c is out of bounds.


Disassembly of section .data.debugCentralization:

4001457d <debugCentralization>:
4001457d:	Address 0x4001457d is out of bounds.


Disassembly of section .data.debugTrainingStatic:

4001457e <debugTrainingStatic>:
4001457e:	Address 0x4001457e is out of bounds.


Disassembly of section .data.debugLeveling:

4001457f <debugLeveling>:
4001457f:	Address 0x4001457f is out of bounds.


Disassembly of section .data.debugTrainingA38x:

40014580 <debugTrainingA38x>:
40014580:	Address 0x40014580 is out of bounds.


Disassembly of section .data.sweepCnt:

40014581 <sweepCnt>:
40014581:	Address 0x40014581 is out of bounds.


Disassembly of section .data.debugPbs:

40014584 <debugPbs>:
40014584:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingHwAlg:

40014588 <debugTrainingHwAlg>:
40014588:	Address 0x40014588 is out of bounds.


Disassembly of section .data.sweepPattern:

40014589 <sweepPattern>:
40014589:	Address 0x40014589 is out of bounds.


Disassembly of section .data.bistOffset:

4001458c <bistOffset>:
4001458c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.ckDelay:

40014590 <ckDelay>:
40014590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtData:

40014594 <gZnodtData>:
40014594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtConfig:

40014598 <odtConfig>:
40014598:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpodtCtrl:

4001459c <gZpodtCtrl>:
4001459c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gRttNom:

400145a0 <gRttNom>:
400145a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gDic:

400145a4 <gDic>:
400145a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.isAdllCalibBeforeInit:

400145a8 <isAdllCalibBeforeInit>:
400145a8:	Address 0x400145a8 is out of bounds.


Disassembly of section .data.PhyReg1Val:

400145ac <PhyReg1Val>:
400145ac:	00000008 	andeq	r0, r0, r8

Disassembly of section .data.vrefInitialValue:

400145b0 <vrefInitialValue>:
400145b0:	00000004 	andeq	r0, r0, r4

Disassembly of section .data.gZnriCtrl:

400145b4 <gZnriCtrl>:
400145b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnriData:

400145b8 <gZnriData>:
400145b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtCtrl:

400145bc <gZnodtCtrl>:
400145bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpriData:

400145c0 <gZpriData>:
400145c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.clampTbl:

400145c4 <clampTbl>:
400145c4:	00000003 	andeq	r0, r0, r3
400145c8:	00000003 	andeq	r0, r0, r3
400145cc:	00000003 	andeq	r0, r0, r3
400145d0:	00000003 	andeq	r0, r0, r3
400145d4:	00000003 	andeq	r0, r0, r3
400145d8:	00000003 	andeq	r0, r0, r3
400145dc:	00000003 	andeq	r0, r0, r3
400145e0:	00000003 	andeq	r0, r0, r3
400145e4:	00000003 	andeq	r0, r0, r3
400145e8:	00000003 	andeq	r0, r0, r3
400145ec:	00000003 	andeq	r0, r0, r3
400145f0:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.xsbValidationBaseAddress:

400145f4 <xsbValidationBaseAddress>:
400145f4:	0000f000 	andeq	pc, r0, r0

Disassembly of section .data.maskTuneFunc:

400145f8 <maskTuneFunc>:
400145f8:	003150f0 	ldrshteq	r5, [r1], -r0

Disassembly of section .data.uiODTConfig:

400145fc <uiODTConfig>:
400145fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpodtData:

40014600 <gZpodtData>:
40014600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mode2T:

40014604 <mode2T>:
40014604:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .data.PhyReg3Val:

40014608 <PhyReg3Val>:
40014608:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtAdditional:

4001460c <odtAdditional>:
4001460c:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpriCtrl:

40014610 <gZpriCtrl>:
40014610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.initFreq:

40014614 <initFreq>:
40014614:	Address 0x40014614 is out of bounds.


Disassembly of section .data.gRttWR:

40014618 <gRttWR>:
40014618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.maskResultsDqRegMap:

4001461c <maskResultsDqRegMap>:
4001461c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40014620:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40014624:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40014628:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
4001462c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40014630:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40014634:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40014638:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
4001463c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40014640:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40014644:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40014648:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
4001464c:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40014650:	1a3019fc 	bne	40c1ae48 <startIf+0xbfa470>
40014654:	1a381a34 	bne	40e1af2c <startIf+0xdfa554>
40014658:	1ab01a3c 	bne	3ec1af50 <MV_CPU_LE+0x3ec1af4f>
4001465c:	1ab81ab4 	bne	3ee1b134 <MV_CPU_LE+0x3ee1b133>
40014660:	1ac01abc 	bne	3f01b158 <MV_CPU_LE+0x3f01b157>
40014664:	1ac81ac4 	bne	3f21b17c <MV_CPU_LE+0x3f21b17b>
40014668:	1af01acc 	bne	3fc1b1a0 <MV_CPU_LE+0x3fc1b19f>

Disassembly of section .data.maskResultsDqRegMapPup3ECC:

4001466c <maskResultsDqRegMapPup3ECC>:
4001466c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40014670:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40014674:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40014678:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
4001467c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40014680:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40014684:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40014688:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
4001468c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40014690:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40014694:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40014698:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
4001469c:	1ab81ab4 	bne	3ee1b174 <MV_CPU_LE+0x3ee1b173>
400146a0:	1ac01abc 	bne	3f01b198 <MV_CPU_LE+0x3f01b197>
400146a4:	1ac81ac4 	bne	3f21b1bc <MV_CPU_LE+0x3f21b1bb>
400146a8:	1af01acc 	bne	3fc1b1e0 <MV_CPU_LE+0x3fc1b1df>
400146ac:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
400146b0:	1a3019fc 	bne	40c1aea8 <startIf+0xbfa4d0>
400146b4:	1a381a34 	bne	40e1af8c <startIf+0xdfa5b4>
400146b8:	1ab01a3c 	bne	3ec1afb0 <MV_CPU_LE+0x3ec1afaf>

Disassembly of section .data.patternTable_16:

400146bc <patternTable_16>:
400146bc:	01020101 	tsteq	r2, r1, lsl #2
400146c0:	00000080 	andeq	r0, r0, r0, lsl #1
400146c4:	00000002 	andeq	r0, r0, r2
400146c8:	01020101 	tsteq	r2, r1, lsl #2
400146cc:	000000c0 	andeq	r0, r0, r0, asr #1
400146d0:	00000002 	andeq	r0, r0, r2
400146d4:	01020101 	tsteq	r2, r1, lsl #2
400146d8:	00000380 	andeq	r0, r0, r0, lsl #7
400146dc:	00000002 	andeq	r0, r0, r2
400146e0:	01020101 	tsteq	r2, r1, lsl #2
400146e4:	00000040 	andeq	r0, r0, r0, asr #32
400146e8:	00000002 	andeq	r0, r0, r2
400146ec:	01020101 	tsteq	r2, r1, lsl #2
400146f0:	00000100 	andeq	r0, r0, r0, lsl #2
400146f4:	00000002 	andeq	r0, r0, r2
400146f8:	01020101 	tsteq	r2, r1, lsl #2
400146fc:	00000000 	andeq	r0, r0, r0
40014700:	00000002 	andeq	r0, r0, r2
40014704:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014708:	00000140 	andeq	r0, r0, r0, asr #2
4001470c:	00000010 	andeq	r0, r0, r0, lsl r0
40014710:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014714:	00000190 	muleq	r0, r0, r1
40014718:	00000010 	andeq	r0, r0, r0, lsl r0
4001471c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014720:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014724:	00000010 	andeq	r0, r0, r0, lsl r0
40014728:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001472c:	00000210 	andeq	r0, r0, r0, lsl r2
40014730:	00000010 	andeq	r0, r0, r0, lsl r0
40014734:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014738:	00000250 	andeq	r0, r0, r0, asr r2
4001473c:	00000010 	andeq	r0, r0, r0, lsl r0
40014740:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014744:	00000290 	muleq	r0, r0, r2
40014748:	00000010 	andeq	r0, r0, r0, lsl r0
4001474c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014750:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014754:	00000010 	andeq	r0, r0, r0, lsl r0
40014758:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001475c:	00000310 	andeq	r0, r0, r0, lsl r3
40014760:	00000010 	andeq	r0, r0, r0, lsl r0
40014764:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014768:	00000350 	andeq	r0, r0, r0, asr r3
4001476c:	00000010 	andeq	r0, r0, r0, lsl r0
40014770:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014774:	000004c0 	andeq	r0, r0, r0, asr #9
40014778:	00000010 	andeq	r0, r0, r0, lsl r0
4001477c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014780:	000003c0 	andeq	r0, r0, r0, asr #7
40014784:	00000010 	andeq	r0, r0, r0, lsl r0
40014788:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001478c:	00000400 	andeq	r0, r0, r0, lsl #8
40014790:	00000010 	andeq	r0, r0, r0, lsl r0
40014794:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014798:	00000440 	andeq	r0, r0, r0, asr #8
4001479c:	00000010 	andeq	r0, r0, r0, lsl r0
400147a0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147a4:	00000480 	andeq	r0, r0, r0, lsl #9
400147a8:	00000010 	andeq	r0, r0, r0, lsl r0
400147ac:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147b0:	00006280 	andeq	r6, r0, r0, lsl #5
400147b4:	00000010 	andeq	r0, r0, r0, lsl r0
400147b8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147bc:	00006680 	andeq	r6, r0, r0, lsl #13
400147c0:	00000010 	andeq	r0, r0, r0, lsl r0
400147c4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147c8:	00006a80 	andeq	r6, r0, r0, lsl #21
400147cc:	00000010 	andeq	r0, r0, r0, lsl r0
400147d0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147d4:	00006e80 	andeq	r6, r0, r0, lsl #29
400147d8:	00000010 	andeq	r0, r0, r0, lsl r0
400147dc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147e0:	00007280 	andeq	r7, r0, r0, lsl #5
400147e4:	00000010 	andeq	r0, r0, r0, lsl r0
400147e8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147ec:	00007680 	andeq	r7, r0, r0, lsl #13
400147f0:	00000010 	andeq	r0, r0, r0, lsl r0
400147f4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400147f8:	00007a80 	andeq	r7, r0, r0, lsl #21
400147fc:	00000010 	andeq	r0, r0, r0, lsl r0
40014800:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014804:	00007e80 	andeq	r7, r0, r0, lsl #29
40014808:	00000010 	andeq	r0, r0, r0, lsl r0
4001480c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014810:	00008280 	andeq	r8, r0, r0, lsl #5
40014814:	00000010 	andeq	r0, r0, r0, lsl r0
40014818:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001481c:	00008680 	andeq	r8, r0, r0, lsl #13
40014820:	00000010 	andeq	r0, r0, r0, lsl r0
40014824:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014828:	00008a80 	andeq	r8, r0, r0, lsl #21
4001482c:	00000010 	andeq	r0, r0, r0, lsl r0
40014830:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014834:	00008e80 	andeq	r8, r0, r0, lsl #29
40014838:	00000010 	andeq	r0, r0, r0, lsl r0
4001483c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014840:	00009280 	andeq	r9, r0, r0, lsl #5
40014844:	00000010 	andeq	r0, r0, r0, lsl r0
40014848:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001484c:	00009680 	andeq	r9, r0, r0, lsl #13
40014850:	00000010 	andeq	r0, r0, r0, lsl r0
40014854:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014858:	00009a80 	andeq	r9, r0, r0, lsl #21
4001485c:	00000010 	andeq	r0, r0, r0, lsl r0
40014860:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014864:	00009e80 	andeq	r9, r0, r0, lsl #29
40014868:	00000010 	andeq	r0, r0, r0, lsl r0
4001486c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014870:	0000a280 	andeq	sl, r0, r0, lsl #5
40014874:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .data.maskResultsPupRegMap:

40014878 <maskResultsPupRegMap>:
40014878:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
4001487c:	183c1838 	ldmdane	ip!, {r3, r4, r5, fp, ip}
40014880:	Address 0x40014880 is out of bounds.


Disassembly of section .data.maskResultsPupRegMapPup3ECC:

40014882 <maskResultsPupRegMapPup3ECC>:
40014882:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40014886:	18b01838 	ldmne	r0!, {r3, r4, r5, fp, ip}
4001488a:	Address 0x4001488a is out of bounds.


Disassembly of section .data.maxPollingForDone:

4001488c <maxPollingForDone>:
4001488c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data.patternTable_32:

40014890 <patternTable_32>:
40014890:	03020303 	movweq	r0, #8963	; 0x2303
40014894:	00000080 	andeq	r0, r0, r0, lsl #1
40014898:	00000004 	andeq	r0, r0, r4
4001489c:	03020303 	movweq	r0, #8963	; 0x2303
400148a0:	000000c0 	andeq	r0, r0, r0, asr #1
400148a4:	00000004 	andeq	r0, r0, r4
400148a8:	03020303 	movweq	r0, #8963	; 0x2303
400148ac:	00000380 	andeq	r0, r0, r0, lsl #7
400148b0:	00000004 	andeq	r0, r0, r4
400148b4:	03020303 	movweq	r0, #8963	; 0x2303
400148b8:	00000040 	andeq	r0, r0, r0, asr #32
400148bc:	00000004 	andeq	r0, r0, r4
400148c0:	03020303 	movweq	r0, #8963	; 0x2303
400148c4:	00000100 	andeq	r0, r0, r0, lsl #2
400148c8:	00000004 	andeq	r0, r0, r4
400148cc:	03020303 	movweq	r0, #8963	; 0x2303
400148d0:	00000000 	andeq	r0, r0, r0
400148d4:	00000004 	andeq	r0, r0, r4
400148d8:	0f020f1f 	svceq	0x00020f1f
400148dc:	00000140 	andeq	r0, r0, r0, asr #2
400148e0:	00000020 	andeq	r0, r0, r0, lsr #32
400148e4:	0f020f1f 	svceq	0x00020f1f
400148e8:	00000190 	muleq	r0, r0, r1
400148ec:	00000020 	andeq	r0, r0, r0, lsr #32
400148f0:	0f020f1f 	svceq	0x00020f1f
400148f4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400148f8:	00000020 	andeq	r0, r0, r0, lsr #32
400148fc:	0f020f1f 	svceq	0x00020f1f
40014900:	00000210 	andeq	r0, r0, r0, lsl r2
40014904:	00000020 	andeq	r0, r0, r0, lsr #32
40014908:	0f020f1f 	svceq	0x00020f1f
4001490c:	00000250 	andeq	r0, r0, r0, asr r2
40014910:	00000020 	andeq	r0, r0, r0, lsr #32
40014914:	0f020f1f 	svceq	0x00020f1f
40014918:	00000290 	muleq	r0, r0, r2
4001491c:	00000020 	andeq	r0, r0, r0, lsr #32
40014920:	0f020f1f 	svceq	0x00020f1f
40014924:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014928:	00000020 	andeq	r0, r0, r0, lsr #32
4001492c:	0f020f1f 	svceq	0x00020f1f
40014930:	00000310 	andeq	r0, r0, r0, lsl r3
40014934:	00000020 	andeq	r0, r0, r0, lsr #32
40014938:	0f020f1f 	svceq	0x00020f1f
4001493c:	00000350 	andeq	r0, r0, r0, asr r3
40014940:	00000020 	andeq	r0, r0, r0, lsr #32
40014944:	0f020f1f 	svceq	0x00020f1f
40014948:	000004c0 	andeq	r0, r0, r0, asr #9
4001494c:	00000020 	andeq	r0, r0, r0, lsr #32
40014950:	0f020f1f 	svceq	0x00020f1f
40014954:	000003c0 	andeq	r0, r0, r0, asr #7
40014958:	00000020 	andeq	r0, r0, r0, lsr #32
4001495c:	0f020f1f 	svceq	0x00020f1f
40014960:	00000400 	andeq	r0, r0, r0, lsl #8
40014964:	00000020 	andeq	r0, r0, r0, lsr #32
40014968:	0f020f1f 	svceq	0x00020f1f
4001496c:	00000440 	andeq	r0, r0, r0, asr #8
40014970:	00000020 	andeq	r0, r0, r0, lsr #32
40014974:	0f020f1f 	svceq	0x00020f1f
40014978:	00000480 	andeq	r0, r0, r0, lsl #9
4001497c:	00000020 	andeq	r0, r0, r0, lsr #32
40014980:	0f020f1f 	svceq	0x00020f1f
40014984:	00006280 	andeq	r6, r0, r0, lsl #5
40014988:	00000020 	andeq	r0, r0, r0, lsr #32
4001498c:	0f020f1f 	svceq	0x00020f1f
40014990:	00006680 	andeq	r6, r0, r0, lsl #13
40014994:	00000020 	andeq	r0, r0, r0, lsr #32
40014998:	0f020f1f 	svceq	0x00020f1f
4001499c:	00006a80 	andeq	r6, r0, r0, lsl #21
400149a0:	00000020 	andeq	r0, r0, r0, lsr #32
400149a4:	0f020f1f 	svceq	0x00020f1f
400149a8:	00006e80 	andeq	r6, r0, r0, lsl #29
400149ac:	00000020 	andeq	r0, r0, r0, lsr #32
400149b0:	0f020f1f 	svceq	0x00020f1f
400149b4:	00007280 	andeq	r7, r0, r0, lsl #5
400149b8:	00000020 	andeq	r0, r0, r0, lsr #32
400149bc:	0f020f1f 	svceq	0x00020f1f
400149c0:	00007680 	andeq	r7, r0, r0, lsl #13
400149c4:	00000020 	andeq	r0, r0, r0, lsr #32
400149c8:	0f020f1f 	svceq	0x00020f1f
400149cc:	00007a80 	andeq	r7, r0, r0, lsl #21
400149d0:	00000020 	andeq	r0, r0, r0, lsr #32
400149d4:	0f020f1f 	svceq	0x00020f1f
400149d8:	00007e80 	andeq	r7, r0, r0, lsl #29
400149dc:	00000020 	andeq	r0, r0, r0, lsr #32
400149e0:	0f020f1f 	svceq	0x00020f1f
400149e4:	00008280 	andeq	r8, r0, r0, lsl #5
400149e8:	00000020 	andeq	r0, r0, r0, lsr #32
400149ec:	0f020f1f 	svceq	0x00020f1f
400149f0:	00008680 	andeq	r8, r0, r0, lsl #13
400149f4:	00000020 	andeq	r0, r0, r0, lsr #32
400149f8:	0f020f1f 	svceq	0x00020f1f
400149fc:	00008a80 	andeq	r8, r0, r0, lsl #21
40014a00:	00000020 	andeq	r0, r0, r0, lsr #32
40014a04:	0f020f1f 	svceq	0x00020f1f
40014a08:	00008e80 	andeq	r8, r0, r0, lsl #29
40014a0c:	00000020 	andeq	r0, r0, r0, lsr #32
40014a10:	0f020f1f 	svceq	0x00020f1f
40014a14:	00009280 	andeq	r9, r0, r0, lsl #5
40014a18:	00000020 	andeq	r0, r0, r0, lsr #32
40014a1c:	0f020f1f 	svceq	0x00020f1f
40014a20:	00009680 	andeq	r9, r0, r0, lsl #13
40014a24:	00000020 	andeq	r0, r0, r0, lsr #32
40014a28:	0f020f1f 	svceq	0x00020f1f
40014a2c:	00009a80 	andeq	r9, r0, r0, lsl #21
40014a30:	00000020 	andeq	r0, r0, r0, lsr #32
40014a34:	0f020f1f 	svceq	0x00020f1f
40014a38:	00009e80 	andeq	r9, r0, r0, lsl #29
40014a3c:	00000020 	andeq	r0, r0, r0, lsr #32
40014a40:	0f020f1f 	svceq	0x00020f1f
40014a44:	0000a280 	andeq	sl, r0, r0, lsl #5
40014a48:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.vrefWindowSizeTh:

40014a4c <vrefWindowSizeTh>:
40014a4c:	Address 0x40014a4c is out of bounds.


Disassembly of section .data.rfcTable:

40014a4e <rfcTable>:
40014a4e:	006e005a 	rsbeq	r0, lr, sl, asr r0
40014a52:	010400a0 	smlatbeq	r4, r0, r0, r0
40014a56:	Address 0x40014a56 is out of bounds.


Disassembly of section .data.freqVal:

40014a58 <freqVal>:
40014a58:	00000000 	andeq	r0, r0, r0
40014a5c:	00000190 	muleq	r0, r0, r1
40014a60:	00000215 	andeq	r0, r0, r5, lsl r2
40014a64:	0000029a 	muleq	r0, sl, r2
40014a68:	00000320 	andeq	r0, r0, r0, lsr #6
40014a6c:	000003a5 	andeq	r0, r0, r5, lsr #7
40014a70:	0000042a 	andeq	r0, r0, sl, lsr #8
40014a74:	00000137 	andeq	r0, r0, r7, lsr r1
40014a78:	0000014d 	andeq	r0, r0, sp, asr #2
40014a7c:	000001d3 	ldrdeq	r0, [r0], -r3
40014a80:	00000352 	andeq	r0, r0, r2, asr r3
40014a84:	00000258 	andeq	r0, r0, r8, asr r2
40014a88:	0000012c 	andeq	r0, r0, ip, lsr #2
40014a8c:	00000384 	andeq	r0, r0, r4, lsl #7
40014a90:	00000168 	andeq	r0, r0, r8, ror #2
40014a94:	000003e8 	andeq	r0, r0, r8, ror #7

Disassembly of section .data.casWriteLatencyTable:

40014a98 <casWriteLatencyTable>:
40014a98:	00000505 	andeq	r0, r0, r5, lsl #10
40014a9c:	05000000 	streq	r0, [r0, #-0]
40014aa0:	00000005 	andeq	r0, r0, r5
40014aa4:	00050005 	andeq	r0, r5, r5
40014aa8:	00000505 	andeq	r0, r0, r5, lsl #10
40014aac:	05000000 	streq	r0, [r0, #-0]
40014ab0:	00000005 	andeq	r0, r0, r5
40014ab4:	00050005 	andeq	r0, r5, r5
40014ab8:	00060505 	andeq	r0, r6, r5, lsl #10
40014abc:	05000000 	streq	r0, [r0, #-0]
40014ac0:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014ac4:	00050005 	andeq	r0, r5, r5
40014ac8:	00060505 	andeq	r0, r6, r5, lsl #10
40014acc:	05000000 	streq	r0, [r0, #-0]
40014ad0:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014ad4:	00050005 	andeq	r0, r5, r5
40014ad8:	00060505 	andeq	r0, r6, r5, lsl #10
40014adc:	05000000 	streq	r0, [r0, #-0]
40014ae0:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014ae4:	00050005 	andeq	r0, r5, r5
40014ae8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014aec:	05000000 	streq	r0, [r0, #-0]
40014af0:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014af4:	00050005 	andeq	r0, r5, r5
40014af8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014afc:	05000000 	streq	r0, [r0, #-0]
40014b00:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b04:	00050005 	andeq	r0, r5, r5
40014b08:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b0c:	05000000 	streq	r0, [r0, #-0]
40014b10:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b14:	00050005 	andeq	r0, r5, r5
40014b18:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b1c:	05000000 	streq	r0, [r0, #-0]
40014b20:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b24:	00050005 	andeq	r0, r5, r5
40014b28:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b2c:	05000008 	streq	r0, [r0, #-8]
40014b30:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b34:	00050005 	andeq	r0, r5, r5
40014b38:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b3c:	05000008 	streq	r0, [r0, #-8]
40014b40:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b44:	00050005 	andeq	r0, r5, r5
40014b48:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b4c:	05000008 	streq	r0, [r0, #-8]
40014b50:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b54:	00050005 	andeq	r0, r5, r5
40014b58:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b5c:	05000008 	streq	r0, [r0, #-8]
40014b60:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014b64:	00050005 	andeq	r0, r5, r5
40014b68:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b6c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014b70:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014b74:	00050005 	andeq	r0, r5, r5
40014b78:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b7c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014b80:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014b84:	00050005 	andeq	r0, r5, r5
40014b88:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b8c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014b90:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014b94:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40014b98:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014b9c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014ba0:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014ba4:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40014ba8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bac:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40014bb0:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014bb4:	0a050905 	beq	40156fd0 <startIf+0x1365f8>
40014bb8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bbc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40014bc0:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014bc4:	0a050905 	beq	40156fe0 <startIf+0x136608>
40014bc8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bcc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40014bd0:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014bd4:	0a050905 	beq	40156ff0 <startIf+0x136618>
40014bd8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bdc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
40014be0:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014be4:	0a050905 	beq	40157000 <startIf+0x136628>
40014be8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bec:	05000000 	streq	r0, [r0, #-0]
40014bf0:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014bf4:	00050005 	andeq	r0, r5, r5
40014bf8:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014bfc:	05000008 	streq	r0, [r0, #-8]
40014c00:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014c04:	00050005 	andeq	r0, r5, r5
40014c08:	07060505 	streq	r0, [r6, -r5, lsl #10]
40014c0c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014c10:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014c14:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}

Disassembly of section .data.cwlMaskTable:

40014c18 <cwlMaskTable>:
40014c18:	00000000 	andeq	r0, r0, r0
40014c1c:	02010000 	andeq	r0, r1, #0
40014c20:	06050403 	streq	r0, [r5], -r3, lsl #8
40014c24:	09090807 	stmdbeq	r9, {r0, r1, r2, fp}

Disassembly of section .data.speedBinTableTRc:

40014c28 <speedBinTableTRc>:
40014c28:	0000c350 	andeq	ip, r0, r0, asr r3
40014c2c:	0000cd14 	andeq	ip, r0, r4, lsl sp
40014c30:	0000be6e 	andeq	fp, r0, lr, ror #28
40014c34:	0000c5c1 	andeq	ip, r0, r1, asr #11
40014c38:	0000cd14 	andeq	ip, r0, r4, lsl sp
40014c3c:	0000b5a4 	andeq	fp, r0, r4, lsr #11
40014c40:	0000bb80 	andeq	fp, r0, r0, lsl #23
40014c44:	0000c15c 	andeq	ip, r0, ip, asr r1
40014c48:	0000c738 	andeq	ip, r0, r8, lsr r7
40014c4c:	0000afc8 	andeq	sl, r0, r8, asr #31
40014c50:	0000b4aa 	andeq	fp, r0, sl, lsr #9
40014c54:	0000b98c 	andeq	fp, r0, ip, lsl #19
40014c58:	0000be6e 	andeq	fp, r0, lr, ror #28
40014c5c:	0000ae9c 	muleq	r0, ip, lr
40014c60:	0000b2ca 	andeq	fp, r0, sl, asr #5
40014c64:	0000b6f8 	strdeq	fp, [r0], -r8
40014c68:	0000bb26 	andeq	fp, r0, r6, lsr #22
40014c6c:	0000a915 	andeq	sl, r0, r5, lsl r9
40014c70:	0000acbc 			; <UNDEFINED> instruction: 0x0000acbc
40014c74:	0000b063 	andeq	fp, r0, r3, rrx
40014c78:	0000b40a 	andeq	fp, r0, sl, lsl #8

Disassembly of section .data.clMaskTable:

40014c7c <clMaskTable>:
40014c7c:	00000000 	andeq	r0, r0, r0
40014c80:	06040200 	streq	r0, [r4], -r0, lsl #4
40014c84:	0e0c0a08 	vmlaeq.f32	s0, s24, s16
40014c88:	05050301 	streq	r0, [r5, #-769]	; 0x301

Disassembly of section .data.speedBinTableTRcdTRp:

40014c8c <speedBinTableTRcdTRp>:
40014c8c:	000030d4 	ldrdeq	r3, [r0], -r4
40014c90:	00003a98 	muleq	r0, r8, sl
40014c94:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40014c98:	00003345 	andeq	r3, r0, r5, asr #6
40014c9c:	00003a98 	muleq	r0, r8, sl
40014ca0:	00002904 	andeq	r2, r0, r4, lsl #18
40014ca4:	00002ee0 	andeq	r2, r0, r0, ror #29
40014ca8:	000034bc 			; <UNDEFINED> instruction: 0x000034bc
40014cac:	00003a98 	muleq	r0, r8, sl
40014cb0:	00002710 	andeq	r2, r0, r0, lsl r7
40014cb4:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40014cb8:	000030d4 	ldrdeq	r3, [r0], -r4
40014cbc:	000035b6 			; <UNDEFINED> instruction: 0x000035b6
40014cc0:	000029cc 	andeq	r2, r0, ip, asr #19
40014cc4:	00002dfa 	strdeq	r2, [r0], -sl
40014cc8:	00003228 	andeq	r3, r0, r8, lsr #4
40014ccc:	00003656 	andeq	r3, r0, r6, asr r6
40014cd0:	0000282d 	andeq	r2, r0, sp, lsr #16
40014cd4:	00002bd4 	ldrdeq	r2, [r0], -r4
40014cd8:	00002f7b 	andeq	r2, r0, fp, ror pc
40014cdc:	00003322 	andeq	r3, r0, r2, lsr #6

Disassembly of section .data.twrMaskTable:

40014ce0 <twrMaskTable>:
40014ce0:	0a0a0a0a 	beq	40297510 <startIf+0x276b38>
40014ce4:	0302010a 	movweq	r0, #8458	; 0x210a
40014ce8:	0a050a04 	beq	40157500 <startIf+0x136b28>
40014cec:	0a070a06 	beq	401d750c <startIf+0x1b6b34>
	...

Disassembly of section .data.casLatencyTable:

40014cf1 <casLatencyTable>:
40014cf1:	00000506 	andeq	r0, r0, r6, lsl #10
40014cf5:	05000000 	streq	r0, [r0, #-0]
40014cf9:	00000005 	andeq	r0, r0, r5
40014cfd:	00050005 	andeq	r0, r5, r5
40014d01:	00000606 	andeq	r0, r0, r6, lsl #12
40014d05:	06000000 	streq	r0, [r0], -r0
40014d09:	00000006 	andeq	r0, r0, r6
40014d0d:	00060006 	andeq	r0, r6, r6
40014d11:	00060506 	andeq	r0, r6, r6, lsl #10
40014d15:	05000000 	streq	r0, [r0, #-0]
40014d19:	00000605 	andeq	r0, r0, r5, lsl #12
40014d1d:	00050005 	andeq	r0, r5, r5
40014d21:	00070606 	andeq	r0, r7, r6, lsl #12
40014d25:	06000000 	streq	r0, [r0], -r0
40014d29:	00000706 	andeq	r0, r0, r6, lsl #14
40014d2d:	00060006 	andeq	r0, r6, r6
40014d31:	00080606 	andeq	r0, r8, r6, lsl #12
40014d35:	06000000 	streq	r0, [r0], -r0
40014d39:	00000806 	andeq	r0, r0, r6, lsl #16
40014d3d:	00060006 	andeq	r0, r6, r6
40014d41:	07060506 	streq	r0, [r6, -r6, lsl #10]
40014d45:	05000000 	streq	r0, [r0, #-0]
40014d49:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014d4d:	00050005 	andeq	r0, r5, r5
40014d51:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40014d55:	05000000 	streq	r0, [r0, #-0]
40014d59:	08000705 	stmdaeq	r0, {r0, r2, r8, r9, sl}
40014d5d:	00050005 	andeq	r0, r5, r5
40014d61:	09080606 	stmdbeq	r8, {r1, r2, r9, sl}
40014d65:	06000000 	streq	r0, [r0], -r0
40014d69:	09000806 	stmdbeq	r0, {r1, r2, fp}
40014d6d:	00060006 	andeq	r0, r6, r6
40014d71:	0a080606 	beq	40216591 <startIf+0x1f5bb9>
40014d75:	06000000 	streq	r0, [r0], -r0
40014d79:	0a000806 	beq	40016d99 <mvSysEnvSocUnitNums+0x1e5d>
40014d7d:	00060006 	andeq	r0, r6, r6
40014d81:	07060506 	streq	r0, [r6, -r6, lsl #10]
40014d85:	05000008 	streq	r0, [r0, #-8]
40014d89:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014d8d:	00050005 	andeq	r0, r5, r5
40014d91:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40014d95:	05000009 	streq	r0, [r0, #-9]
40014d99:	08000605 	stmdaeq	r0, {r0, r2, r9, sl}
40014d9d:	00050005 	andeq	r0, r5, r5
40014da1:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40014da5:	0500000a 	streq	r0, [r0, #-10]
40014da9:	09000705 	stmdbeq	r0, {r0, r2, r8, r9, sl}
40014dad:	00050005 	andeq	r0, r5, r5
40014db1:	0a080606 	beq	402165d1 <startIf+0x1f5bf9>
40014db5:	0600000b 	streq	r0, [r0], -fp
40014db9:	0a000806 	beq	40016dd9 <mvSysEnvSocUnitNums+0x1e9d>
40014dbd:	00060006 	andeq	r0, r6, r6
40014dc1:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40014dc5:	05000b09 	streq	r0, [r0, #-2825]	; 0xb09
40014dc9:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
40014dcd:	00050005 	andeq	r0, r5, r5
40014dd1:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40014dd5:	05000b0a 	streq	r0, [r0, #-2826]	; 0xb0a
40014dd9:	080b0705 	stmdaeq	fp, {r0, r2, r8, r9, sl}
40014ddd:	0b050b05 	bleq	401579f9 <startIf+0x137021>
40014de1:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014de5:	06000c0b 	streq	r0, [r0], -fp, lsl #24
40014de9:	090c0706 	stmdbeq	ip, {r1, r2, r8, r9, sl}
40014ded:	0c060c06 	stceq	12, cr0, [r6], {6}
40014df1:	0a080606 	beq	40216611 <startIf+0x1f5c39>
40014df5:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40014df9:	0a0d0806 	beq	40356e19 <startIf+0x336441>
40014dfd:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8
40014e01:	07060506 	streq	r0, [r6, -r6, lsl #10]
40014e05:	050b0a09 	streq	r0, [fp, #-2569]	; 0xa09
40014e09:	070a0605 	streq	r0, [sl, -r5, lsl #12]
40014e0d:	0b050b05 	bleq	40157a29 <startIf+0x137051>
40014e11:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40014e15:	050c0b09 	streq	r0, [ip, #-2825]	; 0xb09
40014e19:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
40014e1d:	0c050c05 	stceq	12, cr0, [r5], {5}
40014e21:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40014e25:	050d0c0a 	streq	r0, [sp, #-3082]	; 0xc0a
40014e29:	090c0705 	stmdbeq	ip, {r0, r2, r8, r9, sl}
40014e2d:	0d050d05 	stceq	13, cr0, [r5, #-20]	; 0xffffffec
40014e31:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014e35:	060e0d0b 	streq	r0, [lr], -fp, lsl #26
40014e39:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40014e3d:	0e060e06 	cdpeq	14, 0, cr0, cr6, cr6, {0}
40014e41:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014e45:	06000000 	streq	r0, [r0], -r0
40014e49:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40014e4d:	00060006 	andeq	r0, r6, r6
40014e51:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014e55:	0600000b 	streq	r0, [r0], -fp
40014e59:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40014e5d:	00060006 	andeq	r0, r6, r6
40014e61:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014e65:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40014e69:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40014e6d:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8

Disassembly of section .data.DQbitMap2Phypin:

40014e74 <DQbitMap2Phypin>:
40014e74:	00000001 	andeq	r0, r0, r1
40014e78:	00000000 	andeq	r0, r0, r0
40014e7c:	00000002 	andeq	r0, r0, r2
40014e80:	00000006 	andeq	r0, r0, r6
40014e84:	00000009 	andeq	r0, r0, r9
40014e88:	00000008 	andeq	r0, r0, r8
40014e8c:	00000003 	andeq	r0, r0, r3
40014e90:	00000007 	andeq	r0, r0, r7
40014e94:	00000008 	andeq	r0, r0, r8
40014e98:	00000009 	andeq	r0, r0, r9
40014e9c:	00000001 	andeq	r0, r0, r1
40014ea0:	00000007 	andeq	r0, r0, r7
40014ea4:	00000002 	andeq	r0, r0, r2
40014ea8:	00000006 	andeq	r0, r0, r6
40014eac:	00000003 	andeq	r0, r0, r3
40014eb0:	00000000 	andeq	r0, r0, r0
40014eb4:	00000003 	andeq	r0, r0, r3
40014eb8:	00000009 	andeq	r0, r0, r9
40014ebc:	00000007 	andeq	r0, r0, r7
40014ec0:	00000008 	andeq	r0, r0, r8
40014ec4:	00000001 	andeq	r0, r0, r1
40014ec8:	00000000 	andeq	r0, r0, r0
40014ecc:	00000002 	andeq	r0, r0, r2
40014ed0:	00000006 	andeq	r0, r0, r6
40014ed4:	00000001 	andeq	r0, r0, r1
40014ed8:	00000000 	andeq	r0, r0, r0
40014edc:	00000006 	andeq	r0, r0, r6
40014ee0:	00000002 	andeq	r0, r0, r2
40014ee4:	00000008 	andeq	r0, r0, r8
40014ee8:	00000003 	andeq	r0, r0, r3
40014eec:	00000007 	andeq	r0, r0, r7
40014ef0:	00000009 	andeq	r0, r0, r9
40014ef4:	00000000 	andeq	r0, r0, r0
40014ef8:	00000001 	andeq	r0, r0, r1
40014efc:	00000002 	andeq	r0, r0, r2
40014f00:	00000009 	andeq	r0, r0, r9
40014f04:	00000007 	andeq	r0, r0, r7
40014f08:	00000008 	andeq	r0, r0, r8
40014f0c:	00000003 	andeq	r0, r0, r3
40014f10:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.hwsOsExactDelayPtr:

40014f14 <hwsOsExactDelayPtr>:
40014f14:	4000bebd 			; <UNDEFINED> instruction: 0x4000bebd

Disassembly of section .data.pbsPattern:

40014f18 <pbsPattern>:
40014f18:	Address 0x40014f18 is out of bounds.


Disassembly of section .data.endPattern:

40014f1c <endPattern>:
40014f1c:	0000000e 	andeq	r0, r0, lr

Disassembly of section .data.startPattern:

40014f20 <startPattern>:
40014f20:	00000007 	andeq	r0, r0, r7

Disassembly of section .data.opExecuteFuncArr:

40014f24 <opExecuteFuncArr>:
40014f24:	4000e58d 	andmi	lr, r0, sp, lsl #11
40014f28:	4000e5cf 	andmi	lr, r0, pc, asr #11
40014f2c:	4000e5e5 	andmi	lr, r0, r5, ror #11

Disassembly of section .data.gDevId:

40014f30 <gDevId>:
40014f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.flagTwsiInit:

40014f34 <flagTwsiInit>:
40014f34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gBoardId:

40014f38 <gBoardId>:
40014f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mvSysEnvSocUnitNums:

40014f3c <mvSysEnvSocUnitNums>:
40014f3c:	04030304 	streq	r0, [r3], #-772	; 0x304
40014f40:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
40014f44:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
40014f48:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40014f4c:	01010101 	tsteq	r1, r1, lsl #2
40014f50:	00000101 	andeq	r0, r0, r1, lsl #2
40014f54:	04020202 	streq	r0, [r2], #-514	; 0x202
40014f58:	00010101 	andeq	r0, r1, r1, lsl #2
40014f5c:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .bss.serdesUnitCount:

4002094a <serdesUnitCount>:
	...

Disassembly of section .bss.isValidateWindowPerPup:

40020952 <isValidateWindowPerPup>:
	...

Disassembly of section .bss.isValidateWindowPerIf:

40020953 <isValidateWindowPerIf>:
	...

Disassembly of section .bss.isRunLevelingSweepTests:

40020954 <isRunLevelingSweepTests>:
	...

Disassembly of section .bss.startXsbOffset:

40020958 <startXsbOffset>:
40020958:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isRegDump:

4002095c <isRegDump>:
	...

Disassembly of section .bss.dqMapTable:

40020960 <dqMapTable>:
40020960:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rlMidFreqWA:

40020964 <rlMidFreqWA>:
40020964:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.effective_cs:

40020968 <effective_cs>:
40020968:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isPllBeforeInit:

4002096c <isPllBeforeInit>:
	...

Disassembly of section .bss.trainingStage:

4002096d <trainingStage>:
	...

Disassembly of section .bss.lowFreq:

4002096e <lowFreq>:
	...

Disassembly of section .bss.windowMemAddr:

40020970 <windowMemAddr>:
40020970:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg0Val:

40020974 <PhyReg0Val>:
40020974:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.delayEnable:

40020978 <delayEnable>:
40020978:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.xsbValidateType:

4002097c <xsbValidateType>:
4002097c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.firstActiveIf:

40020980 <firstActiveIf>:
40020980:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.debugMode:

40020984 <debugMode>:
40020984:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg2Val:

40020988 <PhyReg2Val>:
40020988:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.max_cs.2772:

4002098c <max_cs.2772>:
4002098c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3TipCentralizationSkipMinWindowCheck:

40020990 <ddr3TipCentralizationSkipMinWindowCheck>:
40020990:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddrDevAttrInitDone:

40020994 <ddrDevAttrInitDone>:
40020994:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.topologyMapDb:

40020998 <topologyMapDb>:
40020998:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3AsyncModeAtTF:

4002099c <ddr3AsyncModeAtTF>:
4002099c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.initDone.2672:

400209a0 <initDone.2672>:
400209a0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsMaskBackup:

400209a4 <uiXorRegsMaskBackup>:
	...

Disassembly of section .bss.uiXorRegsCtrlBackup:

400209b8 <uiXorRegsCtrlBackup>:
400209b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsBaseBackup:

400209bc <uiXorRegsBaseBackup>:
	...

Disassembly of section .bss.ddr3TipSpecialRxRunOnceFlag:

400209d0 <ddr3TipSpecialRxRunOnceFlag>:
	...

Disassembly of section .bss.endIf:

400209d4 <endIf>:
400209d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.startIf:

400209d8 <startIf>:
400209d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12020a02 	andne	r0, r2, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	614d2820 	cmpvs	sp, r0, lsr #16
   8:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
   c:	4347206c 	movtmi	r2, #28780	; 0x706c
  10:	65722043 	ldrbvs	r2, [r2, #-67]!	; 0x43
  14:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  18:	30322065 	eorscc	r2, r2, r5, rrx
  1c:	32303631 	eorscc	r3, r0, #51380224	; 0x3100000
  20:	632d3632 	teqvs	sp, #52428800	; 0x3200000
  24:	37666134 			; <UNDEFINED> instruction: 0x37666134
  28:	20623333 	rsbcs	r3, r2, r3, lsr r3
  2c:	204b3436 	subcs	r3, fp, r6, lsr r4
  30:	5058414d 	subspl	r4, r8, sp, asr #2
  34:	53454741 	movtpl	r4, #22337	; 0x5741
  38:	20455a49 	subcs	r5, r5, r9, asr #20
  3c:	47494c41 	strbmi	r4, [r9, -r1, asr #24]
  40:	3420294e 	strtcc	r2, [r0], #-2382	; 0x94e
  44:	342e362e 	strtcc	r3, [lr], #-1582	; 0x62e
	...

Disassembly of section .bss:

40020000 <serdesSeqDb>:
	...

400201c8 <serdesConfigurationMap>:
	...

4002021c <ctrlSweepres>:
	...

4002049c <ctrlADLL1>:
	...

400204ec <ctrlLevelPhase>:
	...

4002053c <ctrlADLL>:
	...

4002058c <configFuncInfo>:
	...

400205b8 <trainingResult>:
	...

400205d0 <gRttNomCS1>:
400205d0:	00000000 	andeq	r0, r0, r0

400205d4 <mediumFreq>:
400205d4:	00000000 	andeq	r0, r0, r0

400205d8 <topologyMap>:
400205d8:	00000000 	andeq	r0, r0, r0

400205dc <dfsLowFreq>:
400205dc:	00000000 	andeq	r0, r0, r0

400205e0 <calibrationUpdateControl>:
400205e0:	00000000 	andeq	r0, r0, r0

400205e4 <gRttNomCS0>:
400205e4:	00000000 	andeq	r0, r0, r0

400205e8 <trainEdgeCompare>:
	...

400205e9 <traintrainCsType>:
400205e9:	00000000 	andeq	r0, r0, r0

400205ec <trainingRes>:
	...

4002072c <trainIfAcess>:
4002072c:	00000000 	andeq	r0, r0, r0

40020730 <trainControlElement>:
	...

40020731 <trainPattern>:
40020731:	00000000 	andeq	r0, r0, r0

40020734 <trainIfSelect>:
40020734:	00000000 	andeq	r0, r0, r0

40020738 <trainDevNum>:
40020738:	00000000 	andeq	r0, r0, r0

4002073c <phyRegBk>:
	...

400207dc <trainResultType>:
	...

400207dd <trainDirection>:
400207dd:	00000000 	andeq	r0, r0, r0

400207e0 <trainInitValue>:
400207e0:	00000000 	andeq	r0, r0, r0

400207e4 <traineSearchDir>:
400207e4:	00000000 	andeq	r0, r0, r0

400207e8 <trainIfId>:
400207e8:	00000000 	andeq	r0, r0, r0

400207ec <trainPupAccess>:
400207ec:	00000000 	andeq	r0, r0, r0

400207f0 <trainNumberIterations>:
400207f0:	00000000 	andeq	r0, r0, r0

400207f4 <trainPupNum>:
400207f4:	00000000 	andeq	r0, r0, r0

400207f8 <trainCsNum>:
400207f8:	00000000 	andeq	r0, r0, r0

400207fc <writeSuppResultTable>:
	...

40020824 <lastVref>:
40020824:	00000000 	andeq	r0, r0, r0
	...

40020829 <interfaceState>:
	...

4002082a <pupState>:
4002082a:	00000000 	andeq	r0, r0, r0
	...

4002082f <vrefWindowSize>:
4002082f:	00000000 	andeq	r0, r0, r0
	...

40020834 <caDelay>:
40020834:	00000000 	andeq	r0, r0, r0

40020838 <currentVref>:
40020838:	00000000 	andeq	r0, r0, r0
	...

4002083e <lastValidWindow>:
	...

40020848 <limVref>:
40020848:	00000000 	andeq	r0, r0, r0
	...

4002084e <currentValidWindow>:
	...

40020858 <ddrDevAttributes>:
	...

40020868 <gtStatus>:
40020868:	00000000 	andeq	r0, r0, r0

4002086c <trainStatus>:
	...

4002086d <pbsDelayPerPup>:
	...

40020895 <MinADLLPerPup>:
40020895:	00000000 	andeq	r0, r0, r0
	...

4002089a <MaxPBSPerPup>:
4002089a:	00000000 	andeq	r0, r0, r0
	...

4002089f <PupState>:
4002089f:	00000000 	andeq	r0, r0, r0
	...

400208a4 <ADLL_SHIFT_Lock>:
400208a4:	00000000 	andeq	r0, r0, r0
	...

400208a9 <MinPBSPerPup>:
400208a9:	00000000 	andeq	r0, r0, r0
	...

400208ae <MaxADLLPerPup>:
400208ae:	00000000 	andeq	r0, r0, r0
	...

400208b3 <Result_MAT_RX_DQS>:
	...

400208c8 <nominalAdll>:
	...

400208dc <ADLL_SHIFT_val>:
400208dc:	00000000 	andeq	r0, r0, r0
	...

400208e1 <Result_MAT>:
	...

40020909 <ResultAllBit>:
	...

40020931 <busStartWindow>:
	...

4002093b <busEndWindow>:
	...

40020945 <centralizationState>:
40020945:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c010001 	wstrbvc	wr0, [r1], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	400000ac 	andmi	r0, r0, ip, lsr #1
  1c:	000001ec 	andeq	r0, r0, ip, ror #3
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c010001 	wstrbvc	wr0, [r1], #-1
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
  3c:	00000220 	andeq	r0, r0, r0, lsr #4
