Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May  4 15:03:28 2017
| Host         : SchoolComputer running 64-bit Ubuntu 16.10
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10937 |     0 |    274080 |  3.99 |
|   LUT as Logic             |  8903 |     0 |    274080 |  3.25 |
|   LUT as Memory            |  2034 |     0 |    144000 |  1.41 |
|     LUT as Distributed RAM |   936 |     0 |           |       |
|     LUT as Shift Register  |  1098 |     0 |           |       |
| CLB Registers              |  9530 |     0 |    548160 |  1.74 |
|   Register as Flip Flop    |  9529 |     0 |    548160 |  1.74 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    548160 | <0.01 |
| CARRY8                     |    66 |     0 |     34260 |  0.19 |
| F7 Muxes                   |   114 |     0 |    137040 |  0.08 |
| F8 Muxes                   |     0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 432   |          Yes |         Set |            - |
| 9097  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 2187 |     0 |     34260 |  6.38 |
|   CLBL                                    |  901 |     0 |           |       |
|   CLBM                                    | 1286 |     0 |           |       |
| LUT as Logic                              | 8903 |     0 |    274080 |  3.25 |
|   using O5 output only                    |  294 |       |           |       |
|   using O6 output only                    | 7037 |       |           |       |
|   using O5 and O6                         | 1572 |       |           |       |
| LUT as Memory                             | 2034 |     0 |    144000 |  1.41 |
|   LUT as Distributed RAM                  |  936 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |  936 |       |           |       |
|   LUT as Shift Register                   | 1098 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  | 1064 |       |           |       |
|     using O5 and O6                       |   34 |       |           |       |
| LUT Flip Flop Pairs                       | 4611 |     0 |    274080 |  1.68 |
|   fully used LUT-FF pairs                 |  694 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 3807 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 2885 |       |           |       |
| Unique Control Sets                       |  581 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   32 |     0 |       912 |  3.51 |
|   RAMB36/FIFO*    |   32 |     0 |       912 |  3.51 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |      2520 |  0.24 |
|   DSP48E2 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    0 |     0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9097 |            Register |
| LUT6     | 3639 |                 CLB |
| LUT5     | 2153 |                 CLB |
| LUT4     | 2122 |                 CLB |
| RAMD32   | 1622 |                 CLB |
| LUT3     | 1474 |                 CLB |
| SRLC32E  |  980 |                 CLB |
| LUT2     |  898 |                 CLB |
| FDSE     |  432 |            Register |
| RAMS32   |  250 |                 CLB |
| LUT1     |  189 |                 CLB |
| SRL16E   |  152 |                 CLB |
| MUXF7    |  114 |                 CLB |
| CARRY8   |   66 |                 CLB |
| RAMB36E2 |   32 |           Block Ram |
| DSP48E2  |    6 |          Arithmetic |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| AND2B1L  |    1 |              Others |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0  |    1 |
| design_1_rst_ps8_0_99M_0      |    1 |
| design_1_microblaze_0_0       |    1 |
| design_1_lmb_bram_0           |    1 |
| design_1_ilmb_v10_0           |    1 |
| design_1_dlmb_v10_0           |    1 |
| design_1_dlmb_bram_if_cntlr_0 |    1 |
| design_1_axi_uartlite_1_0     |    1 |
| design_1_axi_uartlite_0_0     |    1 |
| design_1_axi_smc_0            |    1 |
| design_1_axi_gpio_0_0         |    1 |
| design_1_axi_bram_ctrl_0_0    |    1 |
+-------------------------------+------+


