#include "SimpleLsu.h"
#include "AbstractLsu.h"
#include "config.h"
#include "oracle.h"
#include "util.h"
#include <cstdint>
#include <cstring>

// å¤–éƒ¨è¾…åŠ©å‡½æ•°å£°æ˜
extern uint32_t *p_memory;

SimpleLsu::SimpleLsu(SimContext *ctx) : AbstractLsu(ctx), cache(ctx) {
  // Initialize MMU
  mmu = new SimpleMmu(ctx, this);

  stq_head = 0;
  stq_tail = 0;
  stq_commit = 0;
  stq_count = 0;

  // åˆå§‹åŒ–æ‰€æœ‰ STQ æ¡ç›®ï¼Œé˜²æ­¢æœªåˆå§‹åŒ–å†…å­˜å¯¼è‡´çš„ç ´å
  for (int i = 0; i < STQ_NUM; i++) {
    stq[i].valid = false;
    stq[i].addr_valid = false;
    stq[i].data_valid = false;
    stq[i].committed = false;
    stq[i].addr = 0;
    stq[i].data = 0;
    stq[i].tag = 0;
    stq[i].rob_idx = 0;
    stq[i].rob_flag = 0;
    stq[i].func3 = 0;
  }
}

void SimpleLsu::init() {}

// =========================================================
// 1. Dispatch é˜¶æ®µ: STQ åˆ†é…åé¦ˆ
// =========================================================

void SimpleLsu::comb_lsu2dis_info() {
  // è¿™é‡Œçš„é€»è¾‘å¾ˆç®€å•ï¼šåªè¯»å½“å‰çŠ¶æ€ï¼Œç»ä¸å†™ next_ çŠ¶æ€
  // å°±åƒæˆ‘åœ¨å¾®ä¿¡ä¸Šå‘Šè¯‰ä½ ï¼šâ€œåœŸåœŸï¼Œä»Šæ™šæœ‰ç©ºã€‚â€ï¼ˆæˆ‘è¿˜æ²¡å†³å®šå»å“ªï¼‰
  out.lsu2dis->stq_tail = this->stq_tail;

  // æ³¨æ„ï¼šè¿™é‡Œçš„ count å¿…é¡»æ˜¯å½“å‰å‘¨æœŸçš„å‡†ç¡®å€¼
  out.lsu2dis->stq_free = STQ_NUM - this->stq_count;
  out.lsu2dis->ldq_free = MAX_INFLIGHT_LOADS - this->inflight_loads.size();
}

void SimpleLsu::comb_stq_alloc() {
  // è®¡ç®—åˆ†é…å¢é‡ï¼šéå†æ‰€æœ‰å¯èƒ½çš„è¯·æ±‚ç«¯å£
  int alloc_count = 0;
  for (int i = 0; i < MAX_STQ_DISPATCH_WIDTH; i++) {
    if (in.dis2lsu->alloc_req[i])
      alloc_count++;
  }

  next_stq_tail = (this->stq_tail + alloc_count) % STQ_NUM;
}

// =========================================================
// 2. Execute é˜¶æ®µ: æ¥æ”¶ AGU/SDU è¯·æ±‚ (å¤šç«¯å£è½®è¯¢)
// =========================================================
void SimpleLsu::comb_recv() {
  // 1. ä¼˜å…ˆçº§ï¼šStore Data (æ¥è‡ª SDU)
  // ç¡®ä¿åœ¨æ¶ˆè´¹è€…æ£€æŸ¥ä¹‹å‰æ•°æ®å°±ç»ª
  for (int i = 0; i < LSU_SDU_COUNT; i++) {
    if (in.exe2lsu->sdu_req[i].valid) {
      handle_store_data(in.exe2lsu->sdu_req[i].uop);
    }
  }

  // 2. ä¼˜å…ˆçº§ï¼šStore Addr (æ¥è‡ª AGU)
  // ç¡®ä¿åœ°å€å¯¹äºåˆ«åæ£€æŸ¥æœ‰æ•ˆ
  for (int i = 0; i < LSU_AGU_COUNT; i++) {
    if (in.exe2lsu->agu_req[i].valid) {
      const auto &uop = in.exe2lsu->agu_req[i].uop;
      if (uop.op == UOP_STA) {
        handle_store_addr(uop);
      }
    }
  }

  // 3. ä¼˜å…ˆçº§ï¼šLoads (æ¥è‡ª AGU)
  // æœ€åå¤„ç† Loadï¼Œä½¿å…¶èƒ½çœ‹åˆ°æœ¬å‘¨æœŸæœ€æ–°çš„ Store (STLF)
  for (int i = 0; i < LSU_AGU_COUNT; i++) {
    if (in.exe2lsu->agu_req[i].valid) {
      const auto &uop = in.exe2lsu->agu_req[i].uop;
      if (uop.op == UOP_LOAD) {
        handle_load_req(uop);
      }
    }
  }
}

// =========================================================
// 3. Writeback é˜¶æ®µ: è¾“å‡º Load ç»“æœ (å¤šç«¯å£å†™å›)
// =========================================================
void SimpleLsu::comb_load_res() {
  // 1. å…ˆæ¸…ç©ºæ‰€æœ‰å†™å›ç«¯å£
  for (int i = 0; i < LSU_LOAD_WB_WIDTH; i++) {
    out.lsu2exe->wb_req[i].valid = false;
  }

  // 2. ä»å®Œæˆé˜Ÿåˆ—å¡«å……ç«¯å£ (Load)
  for (int i = 0; i < LSU_LOAD_WB_WIDTH; i++) {
    if (!finished_loads.empty()) {
      out.lsu2exe->wb_req[i].valid = true;
      out.lsu2exe->wb_req[i].uop = finished_loads.front();

      finished_loads.pop_front();
    } else {
      break;
    }
  }

  // 3. ä»å®Œæˆé˜Ÿåˆ—å¡«å……ç«¯å£ (STA)
  for (int i = 0; i < LSU_STA_COUNT; i++) {
    if (!finished_sta_reqs.empty()) {
      out.lsu2exe->sta_wb_req[i].valid = true;
      out.lsu2exe->sta_wb_req[i].uop = finished_sta_reqs.front();
      finished_sta_reqs.pop_front();
    } else {
      out.lsu2exe->sta_wb_req[i].valid = false;
    }
  }
}

// å†…éƒ¨è¾…åŠ©: å¯åŠ¨ Load æµç¨‹ (åŸ dispatch_load)
void SimpleLsu::handle_load_req(const InstUop &inst) {
  // æ³¨æ„ï¼šè¿™é‡Œæ˜¯ç»„åˆé€»è¾‘ï¼Œä¸èƒ½ç›´æ¥ä¿®æ”¹ inflight_loads (è¿™æ˜¯ seq çš„çŠ¶æ€)
  // ä½†ä¸ºäº†ç®€åŒ–ä»£ç ï¼Œæˆ‘ä»¬å‡è®¾è¿™é‡Œæ˜¯ä¸€ä¸ª "Next State Logic"ï¼Œæˆ–è€…æœ‰ä¸€ä¸ª input
  // latch ä¸¥æ ¼çš„ç¡¬ä»¶æ¨¡æ‹Ÿåº”è¯¥æŠŠ task æ”¾å…¥ä¸€ä¸ª new_tasks åˆ—è¡¨ï¼Œåœ¨ seq é‡Œ merge

  // è¿™é‡Œé‡‡ç”¨ç®€åŒ–åšæ³•ï¼šç›´æ¥æ“ä½œ inflight_loadsï¼Œä½†åœ¨ seq é‡Œå¤„ç†æ—¶é—´æ¨è¿›
  // åªè¦ inflight_loads ä¸è¢«å½“ä½œå¯„å­˜å™¨è¾“å‡ºå›ç¯å³å¯

  InstUop task = inst;
  uint32_t p_addr;
  bool ret = mmu->translate(p_addr, task.result, 1, in.csr_status);

  if (!ret) {
    task.page_fault_load = true;
    task.cplt_time = sim_time + 1;
  } else {
    task.paddr = p_addr;

    // [Fix] Disable Store-to-Load Forwarding for MMIO ranges
    // These addresses involve side effects and must read from consistent memory
    bool is_mmio = ((p_addr & UART_ADDR_MASK) == UART_ADDR_BASE) ||
                   ((p_addr & PLIC_ADDR_MASK) == PLIC_ADDR_BASE);

    task.flush_pipe = is_mmio;
    auto fwd_res =
        is_mmio ? std::make_pair(0, 0u) : check_store_forward(p_addr, inst);

    if (fwd_res.first == 1) {
      // è¿™é‡Œçš„ Store ç»™äº†æˆ‘ä»¬æ•°æ®ï¼ä¸ç”¨æŸ¥ç¼“å­˜äº†ï¼
      // è¿™å°±æ˜¯æ‰€è°“çš„â€œStore-to-Load Forwarding Latencyâ€ (é€šå¸¸å¾ˆçŸ­ï¼Œ0 æˆ– 1)
      task.result = fwd_res.second;
      task.cplt_time = sim_time + 0; // è¿™ä¸€æ‹ç›´æ¥å®Œæˆï¼

      // æ³¨æ„ï¼šå¦‚æœæ˜¯ Stall é€»è¾‘ (Store åœ°å€åŒ¹é…ä½†æ•°æ®æœªå°±ç»ª)ï¼Œ
      // è¿™é‡Œçš„ check_store_forwarding åº”è¯¥è¿”å›ç‰¹æ®ŠçŠ¶æ€ï¼Œæˆ–è€…åœ¨è¿™é‡Œä¸åš
      // push_back
    } else if (fwd_res.first == 0) {
      // âŒ STQ é‡Œæ²¡æœ‰ï¼Œå»è¯»å†…å­˜
      // æ¨¡æ‹Ÿ Cache è®¿é—®
      int latency = cache.cache_access(p_addr);
      task.cplt_time = sim_time + latency;
      uint32_t mem_val = p_memory[p_addr >> 2];

      // Simple MMIO Read Interception
      // Sync with Oracle's timer to prevent execution divergence
      if (p_addr == 0x1fd0e000) {
#ifdef CONFIG_BPU
        mem_val = sim_time;
#else
        mem_val = get_oracle_timer();
#endif
        task.difftest_skip = true;
      } else if (p_addr == 0x1fd0e004) {
        mem_val = 0;
        task.difftest_skip = true;
      } else {
        // Normal Memory Access (or Garbage). DO NOT SKIP.
        // Let Difftest catch divergence.
        task.difftest_skip = false;
      }

      task.result = extract_data(mem_val, p_addr, inst.func3);
    } else {
      // ğŸ”„ [Retry] Store åœ°å€åŒ¹é…ä½†æ•°æ®æœªå°±ç»ª (Stall)
      // è®¾ç½®ç‰¹æ®Šå®Œæˆæ—¶é—´ï¼Œè®© seq ä¸­çš„é€»è¾‘ä¸æ–­é‡è¯•
      task.cplt_time = 0x7FFFFFFFFFFFFFFF; // LLONG_MAX
    }
  }

  // æ ‡è®°ä¸ºæ–°è¿›å…¥çš„ loadï¼Œseq ä¸­ä¼šç»Ÿä¸€å¤„ç†
  inflight_loads.push_back(task);
}

void SimpleLsu::handle_store_addr(const InstUop &inst) {
  int idx = inst.stq_idx;
  stq[idx].addr = inst.result; // VA
  // Translate VA -> PA
  uint32_t pa = inst.result;
  bool ret = mmu->translate(pa, inst.result, 2, in.csr_status); // 2=Store

  if (!ret) {
    // âš ï¸ Store Page Fault Detected!
    // Report to ROB via Writeback/Exception path
    InstUop fault_op = inst;
    fault_op.page_fault_store = true;
    fault_op.cplt_time = sim_time; // Immediate failure

    // Store address calculation completed (with exception)
    finished_sta_reqs.push_back(fault_op);
  } else {
    // Normal STA completion (Optional: we could also return it through Port 5
    // to ensure ROB only considers it complete AFTER MMU translation.
    // Given the user's advice, we will let ALL STA results go through Port 5
    // via LSU.)
    InstUop success_op = inst;
    success_op.cplt_time = sim_time;
    bool is_mmio = ((pa & UART_ADDR_MASK) == UART_ADDR_BASE) ||
                   ((pa & PLIC_ADDR_MASK) == PLIC_ADDR_BASE);
    success_op.flush_pipe = is_mmio;
    finished_sta_reqs.push_back(success_op);
  }

  stq[idx].p_addr = pa;
  stq[idx].addr_valid = true;
}

void SimpleLsu::handle_store_data(const InstUop &inst) {
  stq[inst.stq_idx].data = inst.result;
  stq[inst.stq_idx].data_valid = true;
}

// =========================================================
// 4. Commit é˜¶æ®µ: æäº¤ Store
// =========================================================
void SimpleLsu::comb_commit() {
  next_stq_commit = this->stq_commit;

  for (int i = 0; i < COMMIT_WIDTH; i++) {
    if (in.rob_commit->commit_entry[i].valid &&
        is_store(in.rob_commit->commit_entry[i].uop)) {
      int idx = in.rob_commit->commit_entry[i].uop.stq_idx;
      stq[idx].committed = true;
      Assert(this->next_stq_commit == idx);
      next_stq_commit = (this->next_stq_commit + 1) % STQ_NUM;
    }
  }
}

// =========================================================
// 5. Exception: Flush å¤„ç†
// =========================================================

void SimpleLsu::comb_flush() {
  if (in.rob_bcast->flush) {
    // 1. æ¸…ç©ºé£è¡Œä¸­çš„ Load
    inflight_loads.clear();
    finished_loads.clear();
    finished_sta_reqs.clear();

    // 2. STQ å›æ»š: Tail -> Commit
    // ä¸¢å¼ƒæ‰€æœ‰æŠ•æœºçŠ¶æ€ï¼Œåªä¿ç•™å·²æäº¤çŠ¶æ€
    next_stq_tail = stq_commit;
  }
}

// =========================================================
// 6. Sequential Logic: çŠ¶æ€æ›´æ–°ä¸æ—¶åºæ¨¡æ‹Ÿ
// =========================================================
void SimpleLsu::seq() {
  // === Step 1: å‡†å¤‡å˜é‡ ===
  bool is_flush = in.rob_bcast->flush;
  bool is_mispred = in.dec_bcast->mispred;

  // ä¸´æ—¶å˜é‡ï¼Œç”¨äºè®¡ç®—æœ¬å‘¨æœŸçš„å˜åŒ–é‡
  int push_count = 0; // è¿›é˜Ÿæ•°é‡ (Dispatch)
  int pop_count = 0;  // å‡ºé˜Ÿæ•°é‡ (Writeback/Retire)

  // === Step 2: å¤„ç† Flush / Mispred (ä¼˜å…ˆçº§æœ€é«˜) ===

  if (is_flush) {
    // å…¨å±€å†²åˆ·ï¼šç›´æ¥åº”ç”¨ flush é€»è¾‘ç®—å¥½çš„å€¼
    int old_tail = stq_tail;
    stq_tail = stq_commit; // å›æ»šåˆ°éæŠ•æœºç‚¹
    // stq_head ä¿æŒä¸å˜ (å·²æäº¤çš„ä¸èƒ½æ‰”)

    // é‡æ–°è®¡ç®— Count (ä¿¡èµ–æŒ‡é’ˆå·®å€¼ï¼Œå› ä¸º Flush åä¸ä¼šæ»¡)
    stq_count = (stq_tail - stq_head + STQ_NUM) % STQ_NUM;

    // ä¿®æ­£ï¼šæ˜ç¡®æ¸…é™¤å†²åˆ·æ‰çš„æ¡ç›®ä»¥é˜²æ­¢â€œåƒµå°¸â€æ¡ç›®
    int ptr = stq_tail;
    while (ptr != old_tail) {
      stq[ptr].valid = false;
      stq[ptr].addr_valid = false;
      stq[ptr].data_valid = false;
      ptr = (ptr + 1) % STQ_NUM;
    }

    return; // â›” Flush è¿™ä¸€æ‹ä¸å¤„ç†æ­£å¸¸çš„è¿›å‡ºé˜Ÿï¼Œç›´æ¥è¿”å›
  }

  if (is_mispred) {
    uint64_t mask = in.dec_bcast->br_mask;
    // æ¸…é™¤ inflight_loads ä¸­è¢« Squash çš„æŒ‡ä»¤
    auto it_inflight = inflight_loads.begin();
    while (it_inflight != inflight_loads.end()) {
      if ((1ULL << it_inflight->tag) & mask) {
        it_inflight = inflight_loads.erase(it_inflight);
      } else {
        ++it_inflight;
      }
    }

    // æ¸…é™¤ finished_sta_reqs ä¸­è¢« Squash çš„æŒ‡ä»¤
    auto it_sta = finished_sta_reqs.begin();
    while (it_sta != finished_sta_reqs.end()) {
      if ((1ULL << it_sta->tag) & mask) {
        it_sta = finished_sta_reqs.erase(it_sta);
      } else {
        ++it_sta;
      }
    }

    // [Fix] Also clear finished_loads that are waiting for WB
    auto it_finished = finished_loads.begin();
    while (it_finished != finished_loads.end()) {
      if ((1ULL << it_finished->tag) & mask) {
        it_finished = finished_loads.erase(it_finished);
      } else {
        ++it_finished;
      }
    }

    // åˆ†æ”¯è¯¯é¢„æµ‹ï¼šTail å›æ»šåˆ°æŸä¸ªä¸­é—´ç‚¹
    int recovery_tail = find_recovery_tail(mask);

    if (recovery_tail != -1) {
      int old_tail = stq_tail;
      stq_tail = recovery_tail;
      // é‡æ–°è®¡ç®— Count
      stq_count = (stq_tail - stq_head + STQ_NUM) % STQ_NUM;

      // ä¿®æ­£ï¼šæ˜ç¡®æ¸…é™¤å†²åˆ·æ‰çš„æ¡ç›®
      int ptr = stq_tail;

      if (old_tail == stq_tail) {
        // ç‰¹æ®Šæƒ…å†µï¼šå°†æ»¡é˜Ÿåˆ—å›æ»šåˆ°ç›¸åŒçš„æŒ‡é’ˆ
        do {
          stq[ptr].valid = false;
          stq[ptr].addr_valid = false;
          stq[ptr].data_valid = false;
          ptr = (ptr + 1) % STQ_NUM;
        } while (ptr != old_tail);
      } else {
        while (ptr != old_tail) {
          stq[ptr].valid = false;
          stq[ptr].addr_valid = false;
          stq[ptr].data_valid = false;
          ptr = (ptr + 1) % STQ_NUM;
        }
      }
    }

    // å…³é”®ä¿®æ­£ï¼šå³ä½¿æ²¡æœ‰å›æ»š (recovery_tail == stq_tail)ï¼Œ
    // æˆ‘ä»¬åœ¨æ­¤è¯¯é¢„æµ‹å‘¨æœŸå†…ä¹Ÿç»å¯¹ä¸èƒ½æ¥å—æ–°çš„åˆ†é…ï¼
    // æ­¤æ—¶æœ¬å‘¨æœŸåˆ†æ´¾çš„æŒ‡ä»¤è‚¯å®šæ˜¯åœ¨é”™è¯¯è·¯å¾„ä¸Šçš„ã€‚
    return;
  }

  // === Step 3: æ­£å¸¸çš„å…¥é˜Ÿé€»è¾‘ (Alloc) ===
  // åªæœ‰æ²¡æ»¡çš„æ—¶å€™æ‰å…è®¸å…¥é˜Ÿ (Dispatch é˜¶æ®µä¿è¯äº† lsu2dis->stq_free > 0)

  for (int i = 0; i < MAX_STQ_DISPATCH_WIDTH; i++) {
    if (in.dis2lsu->alloc_req[i]) {
      // 1. å†™å…¥ Payload
      stq[stq_tail].valid = true;
      stq[stq_tail].addr_valid = false;
      stq[stq_tail].data_valid = false;
      stq[stq_tail].committed = false;

      stq[stq_tail].tag = in.dis2lsu->tag[i];
      stq[stq_tail].rob_idx = in.dis2lsu->rob_idx[i];
      stq[stq_tail].rob_flag = in.dis2lsu->rob_flag[i];
      stq[stq_tail].func3 = in.dis2lsu->func3[i];

      // 2. ç§»åŠ¨ Tail
      stq_tail = (stq_tail + 1) % STQ_NUM;

      // 3. ç´¯åŠ è¿›é˜Ÿè®¡æ•°
      push_count++;
    }
  }

  // === Step 4: æ­£å¸¸çš„å‡ºé˜Ÿé€»è¾‘ (Retire/Writeback) ===
  // åªè¦ Head != Commitï¼Œè¯´æ˜æœ‰ä¸œè¥¿å·²ç» Commit äº†ï¼Œå¯ä»¥å†™å†…å­˜
  // [Note] ä¿æŒå•ç«¯å£æäº¤ä»¥éš”ç¦» coherent_read ä¿®å¤

  if (stq_head != stq_commit) {
    StqEntry &head = stq[stq_head];

    // åªæœ‰å½“è¿™ä¸€é¡¹å®Œå…¨ Ready æ—¶æ‰å‡ºé˜Ÿ
    if (head.valid && head.addr_valid && head.data_valid) {
      // 1. å†™å†…å­˜ (Memory Access)
      cache.cache_access(head.p_addr);
      uint32_t paddr = head.p_addr;
      uint32_t word_idx = paddr >> 2;
      uint32_t old_val = p_memory[word_idx];
      uint32_t new_val =
          merge_data_to_word(old_val, head.data, paddr, head.func3);
      p_memory[word_idx] = new_val;

      // Simple MMIO Write Side Effect
      if (paddr == UART_ADDR_BASE) {
        char temp = new_val & 0xFF;
        std::cout << temp << std::flush;
        p_memory[word_idx] &= 0xFFFFFF00;
      } else if (paddr == UART_ADDR_BASE + 1) {
        uint8_t cmd = head.data & 0xff;
        if (cmd == 7) {
          p_memory[PLIC_CLAIM_ADDR / 4] = 0xa;
          p_memory[UART_ADDR_BASE / 4] &= 0xfff0ffff;
        } else if (cmd == 5) {
          p_memory[UART_ADDR_BASE / 4] =
              (p_memory[UART_ADDR_BASE / 4] & 0xfff0ffff) | 0x00030000;
        }
      } else if (paddr == PLIC_CLAIM_ADDR) {
        if ((head.data & 0xff) == 0xa) {
          p_memory[PLIC_CLAIM_ADDR / 4] = 0x0;
        }
      }

      // 2. æ¸…ç†æ¡ç›®
      head.valid = false;
      head.committed = false;
      head.addr_valid = false;
      head.data_valid = false;
      head.addr = 0;
      head.data = 0;

      // 3. ç§»åŠ¨ Head
      stq_head = (stq_head + 1) % STQ_NUM;

      // 4. ç´¯åŠ å‡ºé˜Ÿè®¡æ•°
      pop_count++;
    }
  }

  // === Step 5: æ›´æ–° Commit æŒ‡é’ˆ (æ¥è‡ª ROB) ===
  // Commit æŒ‡é’ˆåªæ˜¯åœ¨ Ring Buffer é‡Œå‘åæ»‘åŠ¨ï¼Œæ ‡è®° "å®‰å…¨çº¿"
  // å®ƒä¸æ”¹å˜ Count (Count æ˜¯ Head åˆ° Tail çš„æ€»é•¿åº¦)

  // å¤ç”¨ä½ ä¹‹å‰çš„é€»è¾‘ï¼Œä½†æ˜¯è¦å°å¿ƒä¸è¦è¶Šç•Œ
  for (int i = 0; i < COMMIT_WIDTH; i++) {
    if (in.rob_commit->commit_entry[i].valid &&
        is_store(in.rob_commit->commit_entry[i].uop)) {

      int idx = in.rob_commit->commit_entry[i].uop.stq_idx;

      // ç®€å•æ ¡éªŒ
      if (idx == stq_commit) {
        stq[idx].committed = true;
        stq_commit = (stq_commit + 1) % STQ_NUM;
      } else {
        // åº”è¯¥ Assertï¼ŒROB å¿…é¡»æŒ‰é¡ºåº Commit Store
        Assert(0 && "Store commit out of order?");
      }
    }
  }

  // === Step 6: æœ€ç»ˆæ›´æ–° Count (æ ¸å¿ƒä¿®å¤ï¼) âœ¨ ===
  // ä¸è¦ç”¨ Head/Tail é‡æ–°ç®—ï¼ç›´æ¥åŠ å‡ï¼
  // è¿™æ · 16(æ»¡) + 0 - 0 = 16ï¼Œä¸ä¼šå˜æˆ 0ã€‚

  stq_count = stq_count + push_count - pop_count;

  // ğŸ›¡ï¸ å®‰å…¨æ£€æŸ¥ (é˜²æ­¢é€»è¾‘é”™ä¹±å¯¼è‡´æº¢å‡º)
  if (stq_count < 0) {
    Assert(0 && "STQ Count Underflow! logic bug!");
  }
  if (stq_count > STQ_NUM) {
    Assert(0 && "STQ Count Overflow! logic bug!");
  }

  // å¤„ç† Load é˜Ÿåˆ—çš„ Tick (åŒ…å« Replay é€»è¾‘)
  auto it = inflight_loads.begin();
  while (it != inflight_loads.end()) {
    // ğŸ”„ Replay Check: å¦‚æœä»»åŠ¡å¤„äºç­‰å¾…çŠ¶æ€ (cplt_time == LLONG_MAX)
    if (it->cplt_time == 0x7FFFFFFFFFFFFFFF) {
      auto fwd_res = check_store_forward(it->paddr, *it);
      if (fwd_res.first == 1) { // Hit -> Success
        it->result = fwd_res.second;
        it->cplt_time = sim_time;      // å®Œæˆ
      } else if (fwd_res.first == 0) { // Miss -> Memory
        int lat = cache.cache_access(it->paddr);
        it->cplt_time = sim_time + lat;
        uint32_t mem_val = p_memory[it->paddr >> 2];
        it->result = extract_data(mem_val, it->paddr, it->func3);
      }
      // If 2 (Retry), keep waiting
    }

    if (it->cplt_time <= sim_time) {
      finished_loads.push_back(*it);
      it = inflight_loads.erase(it);
    } else {
      ++it;
    }
  }
}

// =========================================================
// è¾…åŠ©ï¼šåŸºäº Tag æŸ¥æ‰¾æ–°çš„ Tail
// =========================================================
int SimpleLsu::find_recovery_tail(mask_t br_mask) {
  // ä» Commit æŒ‡é’ˆï¼ˆå®‰å…¨ç‚¹ï¼‰å¼€å§‹ï¼Œå‘ Tail æ‰«æ
  // æˆ‘ä»¬è¦æ‰¾çš„æ˜¯â€œç¬¬ä¸€ä¸ªâ€è¢«è¯¯é¢„æµ‹å½±å“çš„æŒ‡ä»¤
  // å› ä¸ºæ˜¯é¡ºåºåˆ†é…ï¼Œä¸€æ—¦æ‰¾åˆ°ä¸€ä¸ªï¼Œåé¢ï¼ˆæ›´å¹´è½»ï¼‰çš„è‚¯å®šä¹Ÿéƒ½è¦ä¸¢å¼ƒ

  int ptr = stq_commit;

  // ä¿®æ­£ï¼šæ­£ç¡®è®¡ç®—æœªæäº¤æŒ‡ä»¤æ•°ï¼Œå¤„ç†é˜Ÿåˆ—å·²æ»¡çš„æƒ…å†µ (Tail == Commit)
  // stq_count è¿½è¸ªæ€»æœ‰æ•ˆæ¡ç›® (Head -> Tail)ã€‚
  // Head -> Commit ä¹‹é—´çš„æ¡ç›®å·²æäº¤ã€‚
  // Commit -> Tail ä¹‹é—´çš„æ¡ç›®æœªæäº¤ã€‚
  int committed_count = (stq_commit - stq_head + STQ_NUM) % STQ_NUM;
  int uncommitted_count = stq_count - committed_count;

  // å®‰å…¨æ£€æŸ¥
  if (uncommitted_count < 0)
    uncommitted_count = 0; // ä¸åº”è¯¥å‘ç”Ÿ
  int count = uncommitted_count;

  for (int i = 0; i < count; i++) {
    // æ£€æŸ¥å½“å‰æ¡ç›®æ˜¯å¦ä¾èµ–äºè¢«è¯¯é¢„æµ‹çš„åˆ†æ”¯
    if (stq[ptr].valid && ((1ULL << stq[ptr].tag) & br_mask)) {
      // æ‰¾åˆ°äº†ï¼è¿™ä¸ªä½ç½®å°±æ˜¯é”™è¯¯è·¯å¾„çš„å¼€å§‹
      // æ–°çš„ Tail åº”è¯¥å›æ»šåˆ°è¿™é‡Œ
      return ptr;
    }
    ptr = (ptr + 1) % STQ_NUM;
  }

  // æ‰«æå®Œæ‰€æœ‰æœªæäº¤æŒ‡ä»¤éƒ½æ²¡æ‰¾åˆ°ç›¸å…³ä¾èµ– -> ä¸éœ€è¦å›æ»š
  return -1;
}

bool SimpleLsu::is_store_older(int s_idx, int s_flag, int l_idx, int l_flag) {
  if (s_flag == l_flag) {
    return s_idx < l_idx;
  } else {
    return s_idx > l_idx;
  }
}

// =========================================================
// ğŸ›¡ï¸ [Nanako Implementation] å®Œæ•´çš„ STLF æ¨¡æ‹Ÿé€»è¾‘
// =========================================================
std::pair<int, uint32_t>
SimpleLsu::check_store_forward(uint32_t p_addr, const InstUop &load_uop) {

  // Load çš„èŒƒå›´
  int load_width = get_mem_width(load_uop.func3);
  uint32_t load_start = p_addr;
  uint32_t load_end = p_addr + load_width;

  // 1. ã€åº•æ¿å‡†å¤‡ã€‘ç›´æ¥ä» Memory è¯»å–æ•°æ®ä½œä¸º "é»˜è®¤èƒŒæ™¯" ğŸ–¼ï¸
  // å³ä½¿åé¢ STQ å®Œå…¨è¦†ç›–äº†å®ƒï¼Œè¯»ä¸€æ¬¡å†…å­˜çš„å¼€é”€åœ¨åŠŸèƒ½æ¨¡æ‹Ÿå™¨é‡Œä¹Ÿå¯ä»¥æ¥å—
  // è¿™æ ·ä¿è¯äº†é‚£äº›æ²¡æœ‰è¢« Store è¦†ç›–åˆ°çš„ "ç¼éš™" è‡ªåŠ¨æ‹¥æœ‰äº†å†…å­˜é‡Œçš„æ­£ç¡®å€¼

  uint8_t byte_buffer[8]; // è¿™é‡Œçš„ buffer ç›´æ¥åˆå§‹åŒ–ä¸ºå†…å­˜å€¼

  for (int k = 0; k < load_width; k++) {
    uint32_t curr_addr = load_start + k;
    // æ¨¡æ‹Ÿå­—èŠ‚ç²’åº¦è¯»å–å†…å­˜ (æå–å¯¹åº”çš„ Byte)
    // æ³¨æ„ï¼šè¿™é‡Œå‡è®¾ p_memory æ˜¯ uint32_t*ï¼Œéœ€è¦ç§»ä½æå–
    uint32_t mem_word = p_memory[curr_addr >> 2];
    int bit_offset = (curr_addr & 3) * 8;
    byte_buffer[k] = (mem_word >> bit_offset) & 0xFF;
  }

  // æ ‡è®°æ˜¯å¦å‘½ä¸­äº† STQ (è™½ç„¶æ•°æ®æ··åˆäº†ï¼Œä½†å¦‚æœæ²¡æœ‰å‘½ä¸­ä»»ä½• Storeï¼Œ
  // é€»è¾‘ä¸Šè¿™ä¸ç®—æ˜¯ä¸€æ¬¡ Forwardingï¼Œè€Œæ˜¯æ™®é€šçš„ Cache Accessã€‚
  // ä¸è¿‡ä¸ºäº†ç®€åŒ–ï¼Œå¦‚æœåªæƒ³å¤ç”¨è¿™ä¸ªæ··åˆç»“æœï¼Œè¿™é‡Œå…¶å®å¯ä»¥å¿½ç•¥ hit_anyï¼Œ
  // ä½†ä¸ºäº†æ¨¡æ‹Ÿå™¨çš„ç»Ÿè®¡å‡†ç¡®æ€§ï¼Œè¿˜æ˜¯è®°å½•ä¸€ä¸‹æ¯”è¾ƒå¥½)
  bool hit_any = false;

  // 2. ã€æ¶‚å±‚è¦†ç›–ã€‘æ­£å‘éå† STQ (Head -> Tail) ğŸ–Œï¸
  // åé¢çš„ Store ä¼šè‡ªåŠ¨è¦†ç›–å‰é¢çš„ Storeï¼Œä¹Ÿä¼šè¦†ç›–åº•æ¿ Memory

  int ptr = this->stq_head;
  int current_count = this->stq_count;

  for (int i = 0; i < current_count; i++) {
    StqEntry &entry = stq[ptr];

    // A. åŸºç¡€æœ‰æ•ˆæ€§ä¸å¹´é¾„æ£€æŸ¥
    // ğŸ›¡ï¸ CRITICAL FIX: å·²æäº¤çš„ Store åœ¨ç¨‹åºé¡ºåºä¸Šä¸€å®šæ¯”å½“å‰æŒ‡ä»¤è€
    bool is_older =
        entry.committed || is_store_older(entry.rob_idx, entry.rob_flag,
                                          load_uop.rob_idx, load_uop.rob_flag);

    if (entry.valid && is_older) {
      if (!entry.addr_valid) {
        return {
            2,
            0}; // ğŸ›¡ï¸ CRITICAL FIX: Stall if an older store's address is unknown
      }

      // B. åŒºé—´é‡å è®¡ç®—
      int store_width = get_mem_width(entry.func3);
      uint32_t s_start = entry.p_addr;
      uint32_t s_end = entry.p_addr + store_width;

      uint32_t overlap_start = (load_start > s_start) ? load_start : s_start;
      uint32_t overlap_end = (load_end < s_end) ? load_end : s_end;

      // C. å¦‚æœæœ‰é‡å 
      if (overlap_start < overlap_end) {
        hit_any = true;

        if (!entry.data_valid) {
          // å¿…é¡»ç­‰å¾…æ•°æ®å°±ç»ª
          // è¿”å› 2 (Retry) è®© Handle Load Req / Seq æš‚åœå¤„ç†
          return {2, 0};
        }

        // D. ã€å…³é”®ã€‘ç›´æ¥è¦†ç›–åº•æ¿ï¼
        for (uint32_t addr = overlap_start; addr < overlap_end; addr++) {
          int s_offset = addr - s_start;    // Store é‡Œçš„åç§»
          int l_offset = addr - load_start; // Buffer é‡Œçš„åç§»

          // æå– Store çš„å­—èŠ‚ï¼Œæ— æƒ…åœ°è¦†ç›–æ‰ Buffer é‡Œçš„ Memory å€¼ (æˆ–æ—§ Store
          // å€¼)
          byte_buffer[l_offset] = (entry.data >> (s_offset * 8)) & 0xFF;
        }
      }
    }

    ptr = (ptr + 1) % STQ_NUM;
  }

  // 3. æ‰“åŒ…ç»“æœ
  // å¦‚æœ hit_any = falseï¼Œè¯´æ˜å®Œå…¨æ²¡ç¢°åˆ° STQï¼Œbuffer é‡Œå°±æ˜¯çº¯ Memory æ•°æ®
  // å¦‚æœ hit_any = trueï¼Œè¯´æ˜ buffer é‡Œæ˜¯ Memory + Store çš„æ··åˆä½“ (å®Œç¾
  // Forwarding)

  // è¿™é‡Œçš„ç­–ç•¥å–å†³äºä½ æ˜¯å¦æƒ³æŠŠ "å®Œå…¨æ²¡å‘½ä¸­ STQ" ç®—ä½œ Forwarding æˆåŠŸ
  // é€šå¸¸ï¼š
  // - å¦‚æœå®Œå…¨æ²¡å‘½ä¸­ï¼Œè¿”å› falseï¼Œè®©å¤–éƒ¨èµ°æ ‡å‡†çš„ cache_access (ä¸ºäº†ç»Ÿè®¡ Cache
  // Miss/Hit)
  // - å¦‚æœå‘½ä¸­äº†ï¼ˆå“ªæ€•åªè¦†ç›–äº† 1 ä¸ªå­—èŠ‚ï¼‰ï¼Œå°±è¿”å› trueï¼Œç›´æ¥ç”¨è¿™é‡Œæ‹¼å¥½çš„æ•°æ®

  if (!hit_any) {
    return {false, 0};
  }

  uint32_t final_data = 0;
  for (int k = 0; k < load_width; k++) {
    final_data |= ((uint32_t)byte_buffer[k] << (k * 8));
  }

  // 4. ç¬¦å·æ‰©å±• (Sign Extension) ğŸ“
  // ä¸éœ€è¦ Offset ç§»åŠ¨ï¼åªéœ€è¦å¤„ç†ç¬¦å·ä½ï¼

  switch (load_uop.func3) {
  case 0x0: // LB (8-bit Signed)
    // æ£€æŸ¥ç¬¬ 7 ä½ï¼Œå¦‚æœæ˜¯ 1ï¼Œåˆ™é«˜ 24 ä½å…¨å¡« 1
    if (final_data & 0x80)
      final_data |= 0xFFFFFF00;
    break;

  case 0x1: // LH (16-bit Signed)
    // æ£€æŸ¥ç¬¬ 15 ä½ï¼Œå¦‚æœæ˜¯ 1ï¼Œåˆ™é«˜ 16 ä½å…¨å¡« 1
    if (final_data & 0x8000)
      final_data |= 0xFFFF0000;
    break;

    // LBU (0x4), LHU (0x5), LW (0x2) ä¸éœ€è¦åšä»»ä½•äº‹ï¼Œ
    // å› ä¸º final_data åˆå§‹åŒ–ä¸º 0ï¼Œé«˜ä½å¤©ç„¶æ˜¯ 0 (Zero Extended)
  }
  return {true, final_data};
}


uint32_t SimpleLsu::coherent_read(uint32_t p_addr) {
  // 1. åŸºå‡†å€¼ï¼šè¯»ç‰©ç†å†…å­˜
  uint32_t data = p_memory[p_addr >> 2];

  // 2. éå† STQ è¿›è¡Œè¦†ç›– (Coherent Check)
  // è™½ç„¶ MMU walk é€šå¸¸æ˜¯ 4 å­—èŠ‚å¯¹é½çš„ Word è®¿é—®ï¼Œ
  // ä½†æˆ‘ä»¬æ”¯æŒå­—èŠ‚åˆå¹¶ä»¥åº”å¯¹æ‰€æœ‰æ½œåœ¨å¯¹é½æƒ…å†µã€‚
  int ptr = stq_head;
  int count = stq_count;
  for (int i = 0; i < count; i++) {
    const auto &entry = stq[ptr];
    if (entry.valid && entry.addr_valid) {
      // æ£€æŸ¥åœ°å€èŒƒå›´æ˜¯å¦æœ‰é‡å  (å½“å‰è®¿å­˜åœ°å€çš„æ ¸å¿ƒ Word)
      if ((entry.p_addr & ~0x3) == (p_addr & ~0x3)) {
        // ä½¿ç”¨ç°æœ‰çš„åˆå¹¶åŠ©æ‰‹æ›´æ–°ç»“æœ
        data = merge_data_to_word(data, entry.data, entry.p_addr, entry.func3);
      }
    }
    ptr = (ptr + 1) % STQ_NUM;
  }

  return data;
}
