<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Fast_Rate_Acquisition_16iu8j35d4" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="topic:1;2:126">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="title:1;3:10">Fast Rate Acquisition</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="p:1;6:8">A higher PLL bandwidth is used to recover the signal rate for a
    configurable duration. Proportional and Integral gain applied to the
    buffer depth ensure dynamic response depending on how far the buffer is
    from centered, and guarantee no phase error relative to the desired center
    after bring-up. This state is expected to be helpful for reducing the size
    of the rate transition component of the hysteresis buffer, and for
    providing consistent run-to-run latency variation. <ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="ph:1;12:84"><i otherprops="highlight" class="+ topic/ph hi-d/i " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Fast_Rate_Acquisition_16iu8j35d4.xml" xtrc="i:1;12:110">[DE â€“ consider
    describing how fast acquisition mode enables hysteresis buffer allocation
    that is independent of the configured low bandwidth filter bandwidth. This
    would enable tuning of the PLL bandwidth by the customer without the
    changing hysteresis buffering requirements].</i></ph></p>
  </body>
</topic>