v 4
file / "/home/cameron/Projects/EE316P3/master/master.src/tb_CoraZ7.vhd" "d0f204e09b16e4d13184fcd17a97bfaa4bebaeb5" "20220228194848.854":
  entity tb_coraz7 at 1( 0) + 0 on 47;
  architecture tb of tb_coraz7 at 46( 1245) + 0 on 48;
file / "/home/cameron/Projects/EE316P3/master/master.src/CoraZ7.vhd" "1ddab1e70f8b6f777b6c6ab569b4020c6a4c81d5" "20220228194848.717":
  entity coraz7 at 1( 0) + 0 on 43;
  architecture behavioral of coraz7 at 19( 320) + 0 on 44;
file / "/home/cameron/Projects/EE316P3/master/master.src/PWM.vhd" "f7476b342144f358d4cfb0899b1142463ad198cc" "20220228194848.566":
  entity pwm at 1( 0) + 0 on 39;
  architecture behavioral of pwm at 21( 390) + 0 on 40;
file / "/home/cameron/Projects/EE316P3/master/master.src/top_level.vhd" "41ea9a40d3f4c9263efe5d60693bfae03a4bdba0" "20220228194848.438":
  entity top_level at 1( 0) + 0 on 35;
  architecture behavioral of top_level at 28( 747) + 0 on 36;
file / "/home/cameron/Projects/EE316P3/master/master.src/btn_debounce_toggle.vhd" "7b4b0f0a73ca4d2f7b4fa23619986ca8463f79ae" "20220228192702.356":
  entity btn_debounce_toggle at 28( 1338) + 0 on 15;
  architecture behavioral of btn_debounce_toggle at 43( 1740) + 0 on 16;
file / "/home/cameron/Projects/EE316P3/master/master.src/i2c_user_lcd.vhd" "ad3deb4c09f71ab958bffa92e82f6f10aea30b85" "20220228192702.076":
  entity i2c_user_lcd at 1( 0) + 0 on 11;
  architecture behavioral of i2c_user_lcd at 22( 730) + 0 on 12;
file / "/home/cameron/Projects/EE316P3/master/master.src/i2c_user_adc.vhd" "532ee0244d976d3d71a1eb2ae4e102980fb42175" "20220228192702.268":
  entity i2c_user_adc at 1( 0) + 0 on 13;
  architecture behavioral of i2c_user_adc at 19( 789) + 0 on 14;
file / "/home/cameron/Projects/EE316P3/master/master.src/Common.vhd" "21726615763f2fe3e864d9f3c6c0fc25f2b25fa0" "20220228194848.408":
  package common at 8( 279) + 0 on 33;
  package body common at 29( 1199) + 0 on 34;
file / "/home/cameron/Projects/EE316P3/master/master.src/clock_gen.vhd" "34c600387f478a354c9bf0468a92ace6b9f1845c" "20220228194848.520":
  entity clock_gen at 1( 0) + 0 on 37;
  architecture behavioral of clock_gen at 27( 655) + 0 on 38;
file / "/home/cameron/Projects/EE316P3/master/master.src/I2C_Master.vhd" "91db2464069d89c927fe7b484d87bbd8e5cf4b19" "20220228194848.612":
  entity i2c_master at 32( 1572) + 0 on 41;
  architecture logic of i2c_master at 57( 2816) + 0 on 42;
file / "/home/cameron/Projects/EE316P3/master/master.src/vivado_tb_CoraZ7.vhd" "3c4d065fdcb1c3a2371840b4c8fd626c456c86ab" "20220228194848.758":
  entity vivado_tb_coraz7 at 1( 0) + 0 on 45;
  architecture tb of vivado_tb_coraz7 at 12( 158) + 0 on 46;
