#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 21 16:14:05 2024
# Process ID: 8203
# Current directory: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_SharedWork/Lab3/ip_repo/coffee_mealy_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/media/sf_SharedWork/Lab3/ip_repo/coffee_mealy_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/sf_SharedWork/Lab3/ip_repo/coffee_mealy_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_coffee_mealy_0_0/design_1_coffee_mealy_0_0.dcp' for cell 'design_1_i/coffee_mealy_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/design_1_debounce_0_0.dcp' for cell 'design_1_i/debounce_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_1/design_1_debounce_0_1.dcp' for cell 'design_1_i/debounce_1'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_debounce_1_0/design_1_debounce_1_0.dcp' for cell 'design_1_i/debounce_2'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_debounce_2_0/design_1_debounce_2_0.dcp' for cell 'design_1_i/debounce_3'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'coffee'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_display[0]'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_display[1]'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'coins[0]'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'coins[1]'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'insert'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1685.344 ; gain = 323.609 ; free physical = 207 ; free virtual = 1833
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1685.344 ; gain = 0.000 ; free physical = 202 ; free virtual = 1829

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b6426e59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2042.848 ; gain = 357.504 ; free physical = 70 ; free virtual = 1473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e5b154e6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 71 ; free virtual = 1475
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24a49369f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 71 ; free virtual = 1475
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 11 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e0e405a6

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 71 ; free virtual = 1475
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 541 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e0e405a6

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 71 ; free virtual = 1475
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aa3cf01e

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 70 ; free virtual = 1475
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1aa3cf01e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 70 ; free virtual = 1475
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 70 ; free virtual = 1475
Ending Logic Optimization Task | Checksum: 1aa3cf01e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 70 ; free virtual = 1475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aa3cf01e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 68 ; free virtual = 1474

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aa3cf01e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.848 ; gain = 0.000 ; free physical = 68 ; free virtual = 1474
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2042.848 ; gain = 357.504 ; free physical = 68 ; free virtual = 1474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2058.855 ; gain = 0.000 ; free physical = 75 ; free virtual = 1472
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 93 ; free virtual = 1462
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11aad9311

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 93 ; free virtual = 1462
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 93 ; free virtual = 1462

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7405dd14

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 77 ; free virtual = 1454

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dad07938

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 79 ; free virtual = 1450

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dad07938

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 79 ; free virtual = 1451
Phase 1 Placer Initialization | Checksum: 1dad07938

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 79 ; free virtual = 1451

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ef85d398

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 76 ; free virtual = 1449

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 63 ; free virtual = 1443

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 169454198

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 63 ; free virtual = 1443
Phase 2 Global Placement | Checksum: 190cb02d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 62 ; free virtual = 1443

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190cb02d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 62 ; free virtual = 1443

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129714304

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1442

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121ab3277

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 77 ; free virtual = 1442

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121ab3277

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 77 ; free virtual = 1443

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e3d5f6a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25418656c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25418656c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444
Phase 3 Detail Placement | Checksum: 25418656c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 255d78ad3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 255d78ad3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.032. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27d4f03ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444
Phase 4.1 Post Commit Optimization | Checksum: 27d4f03ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d4f03ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27d4f03ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a1884330

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1884330

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 75 ; free virtual = 1444
Ending Placer Task | Checksum: cf363801

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 82 ; free virtual = 1451
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 84 ; free virtual = 1453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 81 ; free virtual = 1450
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 92 ; free virtual = 1430
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 100 ; free virtual = 1438
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2098.875 ; gain = 0.000 ; free physical = 100 ; free virtual = 1438
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c987dee4 ConstDB: 0 ShapeSum: 5ae591d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8d2e8be7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.535 ; gain = 71.660 ; free physical = 73 ; free virtual = 1313
Post Restoration Checksum: NetGraph: 4dc520c3 NumContArr: 3f696b24 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d2e8be7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2170.535 ; gain = 71.660 ; free physical = 71 ; free virtual = 1314

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d2e8be7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.535 ; gain = 77.660 ; free physical = 83 ; free virtual = 1306

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d2e8be7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.535 ; gain = 77.660 ; free physical = 83 ; free virtual = 1306
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fe47d04b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.972  | TNS=0.000  | WHS=-0.190 | THS=-14.288|

Phase 2 Router Initialization | Checksum: 147363be6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 83 ; free virtual = 1297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c45ebfc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.276  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17eaca423

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.276  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f5b07928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298
Phase 4 Rip-up And Reroute | Checksum: f5b07928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f5b07928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f5b07928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298
Phase 5 Delay and Skew Optimization | Checksum: f5b07928

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 124dc5e58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.391  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1611a3c0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298
Phase 6 Post Hold Fix | Checksum: 1611a3c0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.121363 %
  Global Horizontal Routing Utilization  = 0.156947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 116187a7a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 116187a7a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 84 ; free virtual = 1298

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12e2b23af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.391  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12e2b23af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 85 ; free virtual = 1298
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 94 ; free virtual = 1308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2203.590 ; gain = 104.715 ; free physical = 91 ; free virtual = 1310
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2203.590 ; gain = 0.000 ; free physical = 88 ; free virtual = 1307
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2557.199 ; gain = 313.590 ; free physical = 280 ; free virtual = 1267
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 16:15:27 2024...
