// Seed: 346389687
module module_0;
  wire id_1 = !1;
endmodule
module module_1 (
    input  wire  id_0,
    output tri1  id_1,
    input  wire  id_2,
    output logic id_3
);
  always @(posedge 1 or posedge id_2 == 1'b0)
    #1 begin
      id_3 <= 1;
    end
  module_0();
  assign id_3 = ~id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) begin
    id_3 = 1;
  end
  module_0();
endmodule
