[INF:CM0023] Creating log file ../../build/regression/StructStructHierPath/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<226> s<225> l<2:1> el<1:2>
n<> u<2> t<Package> p<139> s<3> l<2:1> el<2:8>
n<riscv_isa_pkg> u<3> t<StringConst> p<139> s<120> l<2:9> el<2:22>
n<> u<4> t<Struct_keyword> p<5> l<4:9> el<4:15>
n<> u<5> t<Struct_union> p<115> c<4> s<6> l<4:9> el<4:15>
n<> u<6> t<Packed_keyword> p<115> s<36> l<4:16> el<4:22>
n<> u<7> t<Struct_keyword> p<8> l<5:3> el<5:9>
n<> u<8> t<Struct_union> p<31> c<7> s<9> l<5:3> el<5:9>
n<> u<9> t<Packed_keyword> p<31> s<16> l<5:10> el<5:16>
n<> u<10> t<IntVec_TypeLogic> p<11> l<6:5> el<6:10>
n<> u<11> t<Data_type> p<12> c<10> l<6:5> el<6:10>
n<> u<12> t<Data_type_or_void> p<16> c<11> s<15> l<6:5> el<6:10>
n<rs1> u<13> t<StringConst> p<14> l<6:19> el<6:22>
n<> u<14> t<Variable_decl_assignment> p<15> c<13> l<6:19> el<6:22>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<14> l<6:19> el<6:22>
n<> u<16> t<Struct_union_member> p<31> c<12> s<23> l<6:5> el<6:23>
n<> u<17> t<IntVec_TypeLogic> p<18> l<7:5> el<7:10>
n<> u<18> t<Data_type> p<19> c<17> l<7:5> el<7:10>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<7:5> el<7:10>
n<rs2> u<20> t<StringConst> p<21> l<7:19> el<7:22>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<7:19> el<7:22>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<7:19> el<7:22>
n<> u<23> t<Struct_union_member> p<31> c<19> s<30> l<7:5> el<7:23>
n<> u<24> t<IntVec_TypeLogic> p<25> l<8:5> el<8:10>
n<> u<25> t<Data_type> p<26> c<24> l<8:5> el<8:10>
n<> u<26> t<Data_type_or_void> p<30> c<25> s<29> l<8:5> el<8:10>
n<rd> u<27> t<StringConst> p<28> l<8:19> el<8:21>
n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<8:19> el<8:21>
n<> u<29> t<List_of_variable_decl_assignments> p<30> c<28> l<8:19> el<8:21>
n<> u<30> t<Struct_union_member> p<31> c<26> l<8:5> el<8:22>
n<> u<31> t<Data_type> p<32> c<8> l<5:3> el<9:4>
n<> u<32> t<Data_type_or_void> p<36> c<31> s<35> l<5:3> el<9:4>
n<e> u<33> t<StringConst> p<34> l<9:5> el<9:6>
n<> u<34> t<Variable_decl_assignment> p<35> c<33> l<9:5> el<9:6>
n<> u<35> t<List_of_variable_decl_assignments> p<36> c<34> l<9:5> el<9:6>
n<> u<36> t<Struct_union_member> p<115> c<32> s<114> l<5:3> el<9:7>
n<> u<37> t<Struct_keyword> p<38> l<10:3> el<10:9>
n<> u<38> t<Struct_union> p<109> c<37> s<39> l<10:3> el<10:9>
n<> u<39> t<Packed_keyword> p<109> s<62> l<10:10> el<10:16>
n<> u<40> t<IntVec_TypeLogic> p<57> s<56> l<11:5> el<11:10>
n<5> u<41> t<IntConst> p<42> l<11:12> el<11:13>
n<> u<42> t<Primary_literal> p<43> c<41> l<11:12> el<11:13>
n<> u<43> t<Constant_primary> p<44> c<42> l<11:12> el<11:13>
n<> u<44> t<Constant_expression> p<50> c<43> s<49> l<11:12> el<11:13>
n<1> u<45> t<IntConst> p<46> l<11:14> el<11:15>
n<> u<46> t<Primary_literal> p<47> c<45> l<11:14> el<11:15>
n<> u<47> t<Constant_primary> p<48> c<46> l<11:14> el<11:15>
n<> u<48> t<Constant_expression> p<50> c<47> l<11:14> el<11:15>
n<> u<49> t<BinOp_Minus> p<50> s<48> l<11:13> el<11:14>
n<> u<50> t<Constant_expression> p<55> c<44> s<54> l<11:12> el<11:15>
n<0> u<51> t<IntConst> p<52> l<11:16> el<11:17>
n<> u<52> t<Primary_literal> p<53> c<51> l<11:16> el<11:17>
n<> u<53> t<Constant_primary> p<54> c<52> l<11:16> el<11:17>
n<> u<54> t<Constant_expression> p<55> c<53> l<11:16> el<11:17>
n<> u<55> t<Constant_range> p<56> c<50> l<11:12> el<11:17>
n<> u<56> t<Packed_dimension> p<57> c<55> l<11:11> el<11:18>
n<> u<57> t<Data_type> p<58> c<40> l<11:5> el<11:18>
n<> u<58> t<Data_type_or_void> p<62> c<57> s<61> l<11:5> el<11:18>
n<rs1> u<59> t<StringConst> p<60> l<11:19> el<11:22>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<11:19> el<11:22>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<11:19> el<11:22>
n<> u<62> t<Struct_union_member> p<109> c<58> s<85> l<11:5> el<11:23>
n<> u<63> t<IntVec_TypeLogic> p<80> s<79> l<12:5> el<12:10>
n<5> u<64> t<IntConst> p<65> l<12:12> el<12:13>
n<> u<65> t<Primary_literal> p<66> c<64> l<12:12> el<12:13>
n<> u<66> t<Constant_primary> p<67> c<65> l<12:12> el<12:13>
n<> u<67> t<Constant_expression> p<73> c<66> s<72> l<12:12> el<12:13>
n<1> u<68> t<IntConst> p<69> l<12:14> el<12:15>
n<> u<69> t<Primary_literal> p<70> c<68> l<12:14> el<12:15>
n<> u<70> t<Constant_primary> p<71> c<69> l<12:14> el<12:15>
n<> u<71> t<Constant_expression> p<73> c<70> l<12:14> el<12:15>
n<> u<72> t<BinOp_Minus> p<73> s<71> l<12:13> el<12:14>
n<> u<73> t<Constant_expression> p<78> c<67> s<77> l<12:12> el<12:15>
n<0> u<74> t<IntConst> p<75> l<12:16> el<12:17>
n<> u<75> t<Primary_literal> p<76> c<74> l<12:16> el<12:17>
n<> u<76> t<Constant_primary> p<77> c<75> l<12:16> el<12:17>
n<> u<77> t<Constant_expression> p<78> c<76> l<12:16> el<12:17>
n<> u<78> t<Constant_range> p<79> c<73> l<12:12> el<12:17>
n<> u<79> t<Packed_dimension> p<80> c<78> l<12:11> el<12:18>
n<> u<80> t<Data_type> p<81> c<63> l<12:5> el<12:18>
n<> u<81> t<Data_type_or_void> p<85> c<80> s<84> l<12:5> el<12:18>
n<rs2> u<82> t<StringConst> p<83> l<12:19> el<12:22>
n<> u<83> t<Variable_decl_assignment> p<84> c<82> l<12:19> el<12:22>
n<> u<84> t<List_of_variable_decl_assignments> p<85> c<83> l<12:19> el<12:22>
n<> u<85> t<Struct_union_member> p<109> c<81> s<108> l<12:5> el<12:23>
n<> u<86> t<IntVec_TypeLogic> p<103> s<102> l<13:5> el<13:10>
n<5> u<87> t<IntConst> p<88> l<13:12> el<13:13>
n<> u<88> t<Primary_literal> p<89> c<87> l<13:12> el<13:13>
n<> u<89> t<Constant_primary> p<90> c<88> l<13:12> el<13:13>
n<> u<90> t<Constant_expression> p<96> c<89> s<95> l<13:12> el<13:13>
n<1> u<91> t<IntConst> p<92> l<13:14> el<13:15>
n<> u<92> t<Primary_literal> p<93> c<91> l<13:14> el<13:15>
n<> u<93> t<Constant_primary> p<94> c<92> l<13:14> el<13:15>
n<> u<94> t<Constant_expression> p<96> c<93> l<13:14> el<13:15>
n<> u<95> t<BinOp_Minus> p<96> s<94> l<13:13> el<13:14>
n<> u<96> t<Constant_expression> p<101> c<90> s<100> l<13:12> el<13:15>
n<0> u<97> t<IntConst> p<98> l<13:16> el<13:17>
n<> u<98> t<Primary_literal> p<99> c<97> l<13:16> el<13:17>
n<> u<99> t<Constant_primary> p<100> c<98> l<13:16> el<13:17>
n<> u<100> t<Constant_expression> p<101> c<99> l<13:16> el<13:17>
n<> u<101> t<Constant_range> p<102> c<96> l<13:12> el<13:17>
n<> u<102> t<Packed_dimension> p<103> c<101> l<13:11> el<13:18>
n<> u<103> t<Data_type> p<104> c<86> l<13:5> el<13:18>
n<> u<104> t<Data_type_or_void> p<108> c<103> s<107> l<13:5> el<13:18>
n<rd> u<105> t<StringConst> p<106> l<13:19> el<13:21>
n<> u<106> t<Variable_decl_assignment> p<107> c<105> l<13:19> el<13:21>
n<> u<107> t<List_of_variable_decl_assignments> p<108> c<106> l<13:19> el<13:21>
n<> u<108> t<Struct_union_member> p<109> c<104> l<13:5> el<13:23>
n<> u<109> t<Data_type> p<110> c<38> l<10:3> el<14:4>
n<> u<110> t<Data_type_or_void> p<114> c<109> s<113> l<10:3> el<14:4>
n<a> u<111> t<StringConst> p<112> l<14:5> el<14:6>
n<> u<112> t<Variable_decl_assignment> p<113> c<111> l<14:5> el<14:6>
n<> u<113> t<List_of_variable_decl_assignments> p<114> c<112> l<14:5> el<14:6>
n<> u<114> t<Struct_union_member> p<115> c<110> l<10:3> el<14:7>
n<> u<115> t<Data_type> p<117> c<5> s<116> l<4:9> el<15:2>
n<gpr_t> u<116> t<StringConst> p<117> l<15:3> el<15:8>
n<> u<117> t<Type_declaration> p<118> c<115> l<4:1> el<15:9>
n<> u<118> t<Data_declaration> p<119> c<117> l<4:1> el<15:9>
n<> u<119> t<Package_or_generate_item_declaration> p<120> c<118> l<4:1> el<15:9>
n<> u<120> t<Package_item> p<139> c<119> s<136> l<4:1> el<15:9>
n<> u<121> t<Struct_keyword> p<122> l<19:9> el<19:15>
n<> u<122> t<Struct_union> p<131> c<121> s<123> l<19:9> el<19:15>
n<> u<123> t<Packed_keyword> p<131> s<130> l<19:16> el<19:22>
n<gpr_t> u<124> t<StringConst> p<125> l<21:3> el<21:8>
n<> u<125> t<Data_type> p<126> c<124> l<21:3> el<21:8>
n<> u<126> t<Data_type_or_void> p<130> c<125> s<129> l<21:3> el<21:8>
n<gpr> u<127> t<StringConst> p<128> l<21:14> el<21:17>
n<> u<128> t<Variable_decl_assignment> p<129> c<127> l<21:14> el<21:17>
n<> u<129> t<List_of_variable_decl_assignments> p<130> c<128> l<21:14> el<21:17>
n<> u<130> t<Struct_union_member> p<131> c<126> l<21:3> el<21:18>
n<> u<131> t<Data_type> p<133> c<122> s<132> l<19:9> el<23:2>
n<ctl_t> u<132> t<StringConst> p<133> l<23:3> el<23:8>
n<> u<133> t<Type_declaration> p<134> c<131> l<19:1> el<23:9>
n<> u<134> t<Data_declaration> p<135> c<133> l<19:1> el<23:9>
n<> u<135> t<Package_or_generate_item_declaration> p<136> c<134> l<19:1> el<23:9>
n<> u<136> t<Package_item> p<139> c<135> s<138> l<19:1> el<23:9>
n<riscv_isa_pkg> u<137> t<StringConst> p<139> l<26:13> el<26:26>
n<> u<138> t<Endpackage> p<139> s<137> l<26:1> el<26:11>
n<> u<139> t<Package_declaration> p<140> c<2> l<2:1> el<26:26>
n<> u<140> t<Description> p<225> c<139> s<224> l<2:1> el<26:26>
n<> u<141> t<Module_keyword> p<152> s<142> l<28:1> el<28:7>
n<r5p_wbu> u<142> t<StringConst> p<152> s<151> l<28:8> el<28:15>
n<> u<143> t<PortDir_Inp> p<148> s<147> l<28:17> el<28:22>
n<ctl_t> u<144> t<StringConst> p<145> l<28:24> el<28:29>
n<> u<145> t<Data_type> p<146> c<144> l<28:24> el<28:29>
n<> u<146> t<Data_type_or_implicit> p<147> c<145> l<28:24> el<28:29>
n<> u<147> t<Net_port_type> p<148> c<146> l<28:24> el<28:29>
n<> u<148> t<Net_port_header> p<150> c<143> s<149> l<28:17> el<28:29>
n<ctl> u<149> t<StringConst> p<150> l<28:31> el<28:34>
n<> u<150> t<Ansi_port_declaration> p<151> c<148> l<28:17> el<28:34>
n<> u<151> t<List_of_port_declarations> p<152> c<150> l<28:16> el<28:35>
n<> u<152> t<Module_ansi_header> p<223> c<141> s<161> l<28:1> el<28:36>
n<riscv_isa_pkg> u<153> t<StringConst> p<154> l<29:10> el<29:23>
n<> u<154> t<Package_import_item> p<155> c<153> l<29:10> el<29:26>
n<> u<155> t<Package_import_declaration> p<156> c<154> l<29:3> el<29:27>
n<> u<156> t<Data_declaration> p<157> c<155> l<29:3> el<29:27>
n<> u<157> t<Package_or_generate_item_declaration> p<158> c<156> l<29:3> el<29:27>
n<> u<158> t<Module_or_generate_item_declaration> p<159> c<157> l<29:3> el<29:27>
n<> u<159> t<Module_common_item> p<160> c<158> l<29:3> el<29:27>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<29:3> el<29:27>
n<> u<161> t<Non_port_module_item> p<223> c<160> s<173> l<29:3> el<29:27>
n<> u<162> t<IntVec_TypeReg> p<163> l<30:3> el<30:6>
n<> u<163> t<Data_type> p<167> c<162> s<166> l<30:3> el<30:6>
n<wen> u<164> t<StringConst> p<165> l<30:7> el<30:10>
n<> u<165> t<Variable_decl_assignment> p<166> c<164> l<30:7> el<30:10>
n<> u<166> t<List_of_variable_decl_assignments> p<167> c<165> l<30:7> el<30:10>
n<> u<167> t<Variable_declaration> p<168> c<163> l<30:3> el<30:11>
n<> u<168> t<Data_declaration> p<169> c<167> l<30:3> el<30:11>
n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<30:3> el<30:11>
n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<30:3> el<30:11>
n<> u<171> t<Module_common_item> p<172> c<170> l<30:3> el<30:11>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<30:3> el<30:11>
n<> u<173> t<Non_port_module_item> p<223> c<172> s<222> l<30:3> el<30:11>
n<> u<174> t<AlwaysKeywd_FF> p<219> s<218> l<31:3> el<31:12>
n<> u<175> t<Edge_Posedge> p<180> s<179> l<31:15> el<31:22>
n<clk> u<176> t<StringConst> p<177> l<31:23> el<31:26>
n<> u<177> t<Primary_literal> p<178> c<176> l<31:23> el<31:26>
n<> u<178> t<Primary> p<179> c<177> l<31:23> el<31:26>
n<> u<179> t<Expression> p<180> c<178> l<31:23> el<31:26>
n<> u<180> t<Event_expression> p<181> c<175> l<31:15> el<31:26>
n<> u<181> t<Event_control> p<182> c<180> l<31:13> el<31:27>
n<> u<182> t<Procedural_timing_control> p<216> c<181> s<215> l<31:13> el<31:27>
n<rst> u<183> t<StringConst> p<184> l<32:7> el<32:10>
n<> u<184> t<Primary_literal> p<185> c<183> l<32:7> el<32:10>
n<> u<185> t<Primary> p<186> c<184> l<32:7> el<32:10>
n<> u<186> t<Expression> p<187> c<185> l<32:7> el<32:10>
n<> u<187> t<Expression_or_cond_pattern> p<188> c<186> l<32:7> el<32:10>
n<> u<188> t<Cond_predicate> p<212> c<187> s<211> l<32:7> el<32:10>
n<wen> u<189> t<StringConst> p<190> l<33:5> el<33:8>
n<> u<190> t<Ps_or_hierarchical_identifier> p<193> c<189> s<192> l<33:5> el<33:8>
n<> u<191> t<Bit_select> p<192> l<33:9> el<33:9>
n<> u<192> t<Select> p<193> c<191> l<33:9> el<33:9>
n<> u<193> t<Variable_lvalue> p<203> c<190> s<202> l<33:5> el<33:8>
n<ctl> u<194> t<StringConst> p<200> s<195> l<33:12> el<33:15>
n<gpr> u<195> t<StringConst> p<200> s<196> l<33:16> el<33:19>
n<e> u<196> t<StringConst> p<200> s<197> l<33:20> el<33:21>
n<rd> u<197> t<StringConst> p<200> s<199> l<33:22> el<33:24>
n<> u<198> t<Bit_select> p<199> l<33:24> el<33:24>
n<> u<199> t<Select> p<200> c<198> l<33:24> el<33:24>
n<> u<200> t<Complex_func_call> p<201> c<194> l<33:12> el<33:24>
n<> u<201> t<Primary> p<202> c<200> l<33:12> el<33:24>
n<> u<202> t<Expression> p<203> c<201> l<33:12> el<33:24>
n<> u<203> t<Nonblocking_assignment> p<204> c<193> l<33:5> el<33:24>
n<> u<204> t<Statement_item> p<205> c<203> l<33:5> el<33:25>
n<> u<205> t<Statement> p<206> c<204> l<33:5> el<33:25>
n<> u<206> t<Statement_or_null> p<208> c<205> s<207> l<33:5> el<33:25>
n<> u<207> t<End> p<208> l<34:3> el<34:6>
n<> u<208> t<Seq_block> p<209> c<206> l<32:12> el<34:6>
n<> u<209> t<Statement_item> p<210> c<208> l<32:12> el<34:6>
n<> u<210> t<Statement> p<211> c<209> l<32:12> el<34:6>
n<> u<211> t<Statement_or_null> p<212> c<210> l<32:12> el<34:6>
n<> u<212> t<Conditional_statement> p<213> c<188> l<32:3> el<34:6>
n<> u<213> t<Statement_item> p<214> c<212> l<32:3> el<34:6>
n<> u<214> t<Statement> p<215> c<213> l<32:3> el<34:6>
n<> u<215> t<Statement_or_null> p<216> c<214> l<32:3> el<34:6>
n<> u<216> t<Procedural_timing_control_statement> p<217> c<182> l<31:13> el<34:6>
n<> u<217> t<Statement_item> p<218> c<216> l<31:13> el<34:6>
n<> u<218> t<Statement> p<219> c<217> l<31:13> el<34:6>
n<> u<219> t<Always_construct> p<220> c<174> l<31:3> el<34:6>
n<> u<220> t<Module_common_item> p<221> c<219> l<31:3> el<34:6>
n<> u<221> t<Module_or_generate_item> p<222> c<220> l<31:3> el<34:6>
n<> u<222> t<Non_port_module_item> p<223> c<221> l<31:3> el<34:6>
n<> u<223> t<Module_declaration> p<224> c<152> l<28:1> el<37:10>
n<> u<224> t<Description> p<225> c<223> l<28:1> el<37:10>
n<> u<225> t<Source_text> p<226> c<140> l<2:1> el<37:10>
n<> u<226> t<Top_level_rule> c<1> l<2:1> el<38:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "riscv_isa_pkg".

[WRN:PA0205] dut.sv:28:1: No timescale set for "r5p_wbu".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:2:1: Compile package "riscv_isa_pkg".

[INF:CP0303] dut.sv:28:1: Compile module "work@r5p_wbu".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:28:1: Top level module "work@r5p_wbu".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StructStructHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StructStructHierPath/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StructStructHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@r5p_wbu)
|vpiElaborated:1
|vpiName:work@r5p_wbu
|uhdmallPackages:
\_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
  |vpiParent:
  \_design: (work@r5p_wbu)
  |vpiName:riscv_isa_pkg
  |vpiFullName:riscv_isa_pkg::
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
    |vpiParent:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
    |vpiName:riscv_isa_pkg::ctl_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (gpr), line:21:14, endln:21:17
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
      |vpiName:gpr
      |vpiTypespec:
      \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
        |vpiParent:
        \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
        |vpiName:riscv_isa_pkg::gpr_t
        |vpiInstance:
        \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (e), line:9:5, endln:9:6
          |vpiParent:
          \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
          |vpiName:e
          |vpiTypespec:
          \_struct_typespec: , line:5:3, endln:5:9
            |vpiParent:
            \_typespec_member: (e), line:9:5, endln:9:6
            |vpiInstance:
            \_package: (riscv_isa_pkg), file:
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (rs1), line:6:19, endln:6:22
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rs1
              |vpiTypespec:
              \_logic_typespec: , line:6:5, endln:6:10
                |vpiParent:
                \_typespec_member: (rs1), line:6:19, endln:6:22
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
              |vpiRefFile:dut.sv
              |vpiRefLineNo:6
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:6
              |vpiRefEndColumnNo:10
            |vpiTypespecMember:
            \_typespec_member: (rs2), line:7:19, endln:7:22
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rs2
              |vpiTypespec:
              \_logic_typespec: , line:7:5, endln:7:10
                |vpiParent:
                \_typespec_member: (rs2), line:7:19, endln:7:22
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
              |vpiRefFile:dut.sv
              |vpiRefLineNo:7
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:7
              |vpiRefEndColumnNo:10
            |vpiTypespecMember:
            \_typespec_member: (rd), line:8:19, endln:8:21
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rd
              |vpiTypespec:
              \_logic_typespec: , line:8:5, endln:8:10
                |vpiParent:
                \_typespec_member: (rd), line:8:19, endln:8:21
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
              |vpiRefFile:dut.sv
              |vpiRefLineNo:8
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:8
              |vpiRefEndColumnNo:10
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:9
          |vpiRefEndColumnNo:4
        |vpiTypespecMember:
        \_typespec_member: (a), line:14:5, endln:14:6
          |vpiParent:
          \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
          |vpiName:a
          |vpiTypespec:
          \_struct_typespec: , line:10:3, endln:10:9
            |vpiParent:
            \_typespec_member: (a), line:14:5, endln:14:6
            |vpiInstance:
            \_package: (riscv_isa_pkg), file:
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (rs1), line:11:19, endln:11:22
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rs1
              |vpiTypespec:
              \_logic_typespec: , line:11:5, endln:11:18
                |vpiParent:
                \_typespec_member: (rs1), line:11:19, endln:11:22
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
                |vpiRange:
                \_range: , line:11:11, endln:11:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_operation: , line:11:12, endln:11:15
                    |vpiParent:
                    \_range: , line:11:11, endln:11:18
                    |vpiOpType:11
                    |vpiOperand:
                    \_constant: , line:11:12, endln:11:13
                      |vpiParent:
                      \_operation: , line:11:12, endln:11:15
                      |vpiDecompile:5
                      |vpiSize:64
                      |UINT:5
                      |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:11:14, endln:11:15
                      |vpiParent:
                      \_operation: , line:11:12, endln:11:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:11:16, endln:11:17
                    |vpiParent:
                    \_range: , line:11:11, endln:11:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:11
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:11
              |vpiRefEndColumnNo:18
            |vpiTypespecMember:
            \_typespec_member: (rs2), line:12:19, endln:12:22
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rs2
              |vpiTypespec:
              \_logic_typespec: , line:12:5, endln:12:18
                |vpiParent:
                \_typespec_member: (rs2), line:12:19, endln:12:22
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
                |vpiRange:
                \_range: , line:12:11, endln:12:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_operation: , line:12:12, endln:12:15
                    |vpiParent:
                    \_range: , line:12:11, endln:12:18
                    |vpiOpType:11
                    |vpiOperand:
                    \_constant: , line:12:12, endln:12:13
                      |vpiParent:
                      \_operation: , line:12:12, endln:12:15
                      |vpiDecompile:5
                      |vpiSize:64
                      |UINT:5
                      |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:12:14, endln:12:15
                      |vpiParent:
                      \_operation: , line:12:12, endln:12:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:12:16, endln:12:17
                    |vpiParent:
                    \_range: , line:12:11, endln:12:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:12
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:12
              |vpiRefEndColumnNo:18
            |vpiTypespecMember:
            \_typespec_member: (rd), line:13:19, endln:13:21
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rd
              |vpiTypespec:
              \_logic_typespec: , line:13:5, endln:13:18
                |vpiParent:
                \_typespec_member: (rd), line:13:19, endln:13:21
                |vpiInstance:
                \_package: (riscv_isa_pkg), file:
                |vpiRange:
                \_range: , line:13:11, endln:13:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_operation: , line:13:12, endln:13:15
                    |vpiParent:
                    \_range: , line:13:11, endln:13:18
                    |vpiOpType:11
                    |vpiOperand:
                    \_constant: , line:13:12, endln:13:13
                      |vpiParent:
                      \_operation: , line:13:12, endln:13:15
                      |vpiDecompile:5
                      |vpiSize:64
                      |UINT:5
                      |vpiConstType:9
                    |vpiOperand:
                    \_constant: , line:13:14, endln:13:15
                      |vpiParent:
                      \_operation: , line:13:12, endln:13:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:13:16, endln:13:17
                    |vpiParent:
                    \_range: , line:13:11, endln:13:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:13
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:13
              |vpiRefEndColumnNo:18
          |vpiRefFile:dut.sv
          |vpiRefLineNo:10
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:14
          |vpiRefEndColumnNo:4
      |vpiRefFile:dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:8
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
  |vpiDefName:riscv_isa_pkg
|uhdmtopPackages:
\_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
  |vpiParent:
  \_design: (work@r5p_wbu)
  |vpiName:riscv_isa_pkg
  |vpiFullName:riscv_isa_pkg::
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiName:riscv_isa_pkg::ctl_t
    |vpiInstance:
    \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (gpr), line:21:14, endln:21:17
      |vpiParent:
      \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
      |vpiName:gpr
      |vpiTypespec:
      \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
        |vpiParent:
        \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
        |vpiName:riscv_isa_pkg::gpr_t
        |vpiInstance:
        \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (e), line:9:5, endln:9:6
          |vpiParent:
          \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
          |vpiName:e
          |vpiTypespec:
          \_struct_typespec: , line:5:3, endln:5:9
            |vpiParent:
            \_typespec_member: (e), line:9:5, endln:9:6
            |vpiInstance:
            \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (rs1), line:6:19, endln:6:22
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rs1
              |vpiTypespec:
              \_logic_typespec: , line:6:5, endln:6:10
                |vpiParent:
                \_typespec_member: (rs1), line:6:19, endln:6:22
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
              |vpiRefFile:dut.sv
              |vpiRefLineNo:6
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:6
              |vpiRefEndColumnNo:10
            |vpiTypespecMember:
            \_typespec_member: (rs2), line:7:19, endln:7:22
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rs2
              |vpiTypespec:
              \_logic_typespec: , line:7:5, endln:7:10
                |vpiParent:
                \_typespec_member: (rs2), line:7:19, endln:7:22
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
              |vpiRefFile:dut.sv
              |vpiRefLineNo:7
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:7
              |vpiRefEndColumnNo:10
            |vpiTypespecMember:
            \_typespec_member: (rd), line:8:19, endln:8:21
              |vpiParent:
              \_struct_typespec: , line:5:3, endln:5:9
              |vpiName:rd
              |vpiTypespec:
              \_logic_typespec: , line:8:5, endln:8:10
                |vpiParent:
                \_typespec_member: (rd), line:8:19, endln:8:21
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
              |vpiRefFile:dut.sv
              |vpiRefLineNo:8
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:8
              |vpiRefEndColumnNo:10
          |vpiRefFile:dut.sv
          |vpiRefLineNo:5
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:9
          |vpiRefEndColumnNo:4
        |vpiTypespecMember:
        \_typespec_member: (a), line:14:5, endln:14:6
          |vpiParent:
          \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
          |vpiName:a
          |vpiTypespec:
          \_struct_typespec: , line:10:3, endln:10:9
            |vpiParent:
            \_typespec_member: (a), line:14:5, endln:14:6
            |vpiInstance:
            \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
            |vpiPacked:1
            |vpiTypespecMember:
            \_typespec_member: (rs1), line:11:19, endln:11:22
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rs1
              |vpiTypespec:
              \_logic_typespec: , line:11:5, endln:11:18
                |vpiParent:
                \_typespec_member: (rs1), line:11:19, endln:11:22
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
                |vpiRange:
                \_range: , line:11:11, endln:11:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_constant: , line:11:12, endln:11:13
                    |vpiParent:
                    \_range: , line:11:11, endln:11:18
                    |vpiDecompile:4
                    |vpiSize:64
                    |INT:4
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:11:16, endln:11:17
                    |vpiParent:
                    \_range: , line:11:11, endln:11:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:11
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:11
              |vpiRefEndColumnNo:18
            |vpiTypespecMember:
            \_typespec_member: (rs2), line:12:19, endln:12:22
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rs2
              |vpiTypespec:
              \_logic_typespec: , line:12:5, endln:12:18
                |vpiParent:
                \_typespec_member: (rs2), line:12:19, endln:12:22
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
                |vpiRange:
                \_range: , line:12:11, endln:12:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_constant: , line:12:12, endln:12:13
                    |vpiParent:
                    \_range: , line:12:11, endln:12:18
                    |vpiDecompile:4
                    |vpiSize:64
                    |INT:4
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:12:16, endln:12:17
                    |vpiParent:
                    \_range: , line:12:11, endln:12:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:12
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:12
              |vpiRefEndColumnNo:18
            |vpiTypespecMember:
            \_typespec_member: (rd), line:13:19, endln:13:21
              |vpiParent:
              \_struct_typespec: , line:10:3, endln:10:9
              |vpiName:rd
              |vpiTypespec:
              \_logic_typespec: , line:13:5, endln:13:18
                |vpiParent:
                \_typespec_member: (rd), line:13:19, endln:13:21
                |vpiInstance:
                \_package: riscv_isa_pkg (riscv_isa_pkg::), file:dut.sv, line:2:1, endln:26:26
                |vpiRange:
                \_range: , line:13:11, endln:13:18
                  |vpiParent:
                  \_struct_typespec: , line:10:3, endln:10:9
                  |vpiLeftRange:
                  \_constant: , line:13:12, endln:13:13
                    |vpiParent:
                    \_range: , line:13:11, endln:13:18
                    |vpiDecompile:4
                    |vpiSize:64
                    |INT:4
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:13:16, endln:13:17
                    |vpiParent:
                    \_range: , line:13:11, endln:13:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiRefFile:dut.sv
              |vpiRefLineNo:13
              |vpiRefColumnNo:5
              |vpiRefEndLineNo:13
              |vpiRefEndColumnNo:18
          |vpiRefFile:dut.sv
          |vpiRefLineNo:10
          |vpiRefColumnNo:3
          |vpiRefEndLineNo:14
          |vpiRefEndColumnNo:4
      |vpiRefFile:dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:8
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
  |vpiDefName:riscv_isa_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
  |vpiParent:
  \_design: (work@r5p_wbu)
  |vpiFullName:work@r5p_wbu
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
  |vpiTypedef:
  \_import_typespec: (riscv_isa_pkg), line:29:10, endln:29:26
  |vpiDefName:work@r5p_wbu
  |vpiNet:
  \_logic_net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiName:ctl
    |vpiFullName:work@r5p_wbu.ctl
  |vpiNet:
  \_logic_net: (work@r5p_wbu.wen), line:30:7, endln:30:10
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiName:wen
    |vpiFullName:work@r5p_wbu.wen
    |vpiNetType:48
  |vpiPort:
  \_port: (ctl), line:28:31, endln:28:34
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiName:ctl
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
  |vpiProcess:
  \_always: , line:31:3, endln:34:6
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiStmt:
    \_event_control: , line:31:13, endln:31:27
      |vpiParent:
      \_always: , line:31:3, endln:34:6
      |vpiCondition:
      \_operation: , line:31:15, endln:31:26
        |vpiParent:
        \_event_control: , line:31:13, endln:31:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@r5p_wbu.clk), line:31:23, endln:31:26
          |vpiParent:
          \_operation: , line:31:15, endln:31:26
          |vpiName:clk
          |vpiFullName:work@r5p_wbu.clk
          |vpiActual:
          \_logic_net: (clk)
            |vpiName:clk
            |vpiNetType:1
      |vpiStmt:
      \_if_stmt: , line:32:3, endln:34:6
        |vpiParent:
        \_event_control: , line:31:13, endln:31:27
        |vpiCondition:
        \_ref_obj: (work@r5p_wbu.rst), line:32:7, endln:32:10
          |vpiParent:
          \_if_stmt: , line:32:3, endln:34:6
          |vpiName:rst
          |vpiFullName:work@r5p_wbu.rst
          |vpiActual:
          \_logic_net: (rst)
            |vpiName:rst
            |vpiNetType:1
        |vpiStmt:
        \_begin: (work@r5p_wbu), line:32:12, endln:34:6
          |vpiParent:
          \_if_stmt: , line:32:3, endln:34:6
          |vpiFullName:work@r5p_wbu
          |vpiStmt:
          \_assignment: , line:33:5, endln:33:24
            |vpiParent:
            \_begin: (work@r5p_wbu), line:32:12, endln:34:6
            |vpiOpType:82
            |vpiRhs:
            \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
              |vpiParent:
              \_begin: (work@r5p_wbu), line:32:12, endln:34:6
              |vpiName:ctl.gpr.e.rd
              |vpiActual:
              \_ref_obj: (ctl), line:33:12, endln:33:15
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:ctl
              |vpiActual:
              \_ref_obj: (gpr), line:33:16, endln:33:19
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:gpr
              |vpiActual:
              \_ref_obj: (e), line:33:20, endln:33:21
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:e
              |vpiActual:
              \_ref_obj: (rd), line:33:22, endln:33:24
                |vpiName:rd
            |vpiLhs:
            \_ref_obj: (work@r5p_wbu.wen), line:33:5, endln:33:8
              |vpiParent:
              \_begin: (work@r5p_wbu), line:32:12, endln:34:6
              |vpiName:wen
              |vpiFullName:work@r5p_wbu.wen
              |vpiActual:
              \_logic_net: (work@r5p_wbu.wen), line:30:7, endln:30:10
                |vpiParent:
                \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
                |vpiTypespec:
                \_logic_typespec: , line:30:3, endln:30:6
                |vpiName:wen
                |vpiFullName:work@r5p_wbu.wen
                |vpiNetType:48
    |vpiAlwaysType:3
|uhdmtopModules:
\_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
  |vpiName:work@r5p_wbu
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
  |vpiTypedef:
  \_struct_typespec: (riscv_isa_pkg::gpr_t), line:4:9, endln:4:15
  |vpiTypedef:
  \_import_typespec: (riscv_isa_pkg), line:29:10, endln:29:26
  |vpiDefName:work@r5p_wbu
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiTypespec:
    \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
    |vpiName:ctl
    |vpiFullName:work@r5p_wbu.ctl
  |vpiNet:
  \_logic_net: (work@r5p_wbu.wen), line:30:7, endln:30:10
  |vpiNet:
  \_logic_net: (clk)
  |vpiNet:
  \_logic_net: (rst)
  |vpiTopModule:1
  |vpiPort:
  \_port: (ctl), line:28:31, endln:28:34
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiName:ctl
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@r5p_wbu.ctl), line:28:31, endln:28:34
      |vpiParent:
      \_port: (ctl), line:28:31, endln:28:34
      |vpiName:ctl
      |vpiFullName:work@r5p_wbu.ctl
      |vpiActual:
      \_struct_net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
    |vpiTypedef:
    \_struct_typespec: (riscv_isa_pkg::ctl_t), line:19:9, endln:19:15
    |vpiInstance:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
  |vpiProcess:
  \_always: , line:31:3, endln:34:6
    |vpiParent:
    \_module: work@r5p_wbu (work@r5p_wbu), file:dut.sv, line:28:1, endln:37:10
    |vpiStmt:
    \_event_control: , line:31:13, endln:31:27
      |vpiParent:
      \_always: , line:31:3, endln:34:6
      |vpiCondition:
      \_operation: , line:31:15, endln:31:26
        |vpiParent:
        \_event_control: , line:31:13, endln:31:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@r5p_wbu.clk), line:31:23, endln:31:26
          |vpiParent:
          \_operation: , line:31:15, endln:31:26
          |vpiName:clk
          |vpiFullName:work@r5p_wbu.clk
          |vpiActual:
          \_logic_net: (clk)
      |vpiStmt:
      \_if_stmt: , line:32:3, endln:34:6
        |vpiParent:
        \_event_control: , line:31:13, endln:31:27
        |vpiCondition:
        \_ref_obj: (work@r5p_wbu.rst), line:32:7, endln:32:10
          |vpiParent:
          \_if_stmt: , line:32:3, endln:34:6
          |vpiName:rst
          |vpiFullName:work@r5p_wbu.rst
          |vpiActual:
          \_logic_net: (rst)
        |vpiStmt:
        \_begin: (work@r5p_wbu), line:32:12, endln:34:6
          |vpiParent:
          \_if_stmt: , line:32:3, endln:34:6
          |vpiFullName:work@r5p_wbu
          |vpiStmt:
          \_assignment: , line:33:5, endln:33:24
            |vpiParent:
            \_begin: (work@r5p_wbu), line:32:12, endln:34:6
            |vpiOpType:82
            |vpiRhs:
            \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
              |vpiParent:
              \_assignment: , line:33:5, endln:33:24
              |vpiName:ctl.gpr.e.rd
              |vpiActual:
              \_ref_obj: (ctl), line:33:12, endln:33:15
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:ctl
                |vpiActual:
                \_struct_net: (work@r5p_wbu.ctl), line:28:31, endln:28:34
              |vpiActual:
              \_ref_obj: (gpr), line:33:16, endln:33:19
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:gpr
                |vpiActual:
                \_typespec_member: (gpr), line:21:14, endln:21:17
              |vpiActual:
              \_ref_obj: (e), line:33:20, endln:33:21
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:e
                |vpiActual:
                \_typespec_member: (e), line:9:5, endln:9:6
              |vpiActual:
              \_ref_obj: (rd), line:33:22, endln:33:24
                |vpiParent:
                \_hier_path: (ctl.gpr.e.rd), line:33:12, endln:33:24
                |vpiName:rd
                |vpiActual:
                \_typespec_member: (rd), line:8:19, endln:8:21
            |vpiLhs:
            \_ref_obj: (work@r5p_wbu.wen), line:33:5, endln:33:8
              |vpiParent:
              \_assignment: , line:33:5, endln:33:24
              |vpiName:wen
              |vpiFullName:work@r5p_wbu.wen
              |vpiActual:
              \_logic_net: (work@r5p_wbu.wen), line:30:7, endln:30:10
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StructStructHierPath/dut.sv | ${SURELOG_DIR}/build/regression/StructStructHierPath/roundtrip/dut_000.sv | 17 | 37 | 

