<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\DVP_Capture\DVP_Capture.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_init\camera_init.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_init\i2c_control\i2c_bit_shift.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_init\i2c_control\i2c_control.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_init\ov5640_init_table_jpeg.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_init\ov5640_init_table_rgb.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\camera_pll\camera_pll.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ddr3_ctrl_2port\fifo_ddr3_adapter.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ddr_pll\ddr_pll.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\gowin_ddr\gowin_ddr.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\gowin_pll\gowin_pll.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\ov5640_ddr3_hdmi.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\rd_data_fifo\rd_data_fifo.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\vga\disp_driver.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\vga\disp_parameter_cfg.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\vga\dvi_encoder.v<br>
H:\01_gaoyun\gao_project\43_ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\ov5640_ddr3_hdmi\src\wr_data_fifo\wr_data_fifo.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 12 11:00:44 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>gao_ov5640_ddr_hdmi</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 396.531MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.149s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.198s, Peak memory usage = 396.531MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 396.531MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.245s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 396.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.259s, Peak memory usage = 396.531MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.28s, Peak memory usage = 396.531MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 5s, Elapsed time = 0h 0m 5s, Peak memory usage = 396.531MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>78</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2566</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2423</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2752</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>833</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1267</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>296</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>296</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3378(2800 LUT, 296 ALU, 47 RAM16) / 23040</td>
<td>15%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2566 / 23685</td>
<td>11%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2566 / 23685</td>
<td>11%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>21 / 56</td>
<td>38%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk50M_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.0</td>
<td>0.000</td>
<td>1.333</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>camera_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.0</td>
<td>0.000</td>
<td>6.667</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>camera_pclk</td>
<td>100.0(MHz)</td>
<td>205.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1577.9(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>1577.9(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1577.9(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>1577.9(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.0(MHz)</td>
<td>1489.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>207.8(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>155.0(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>375.0(MHz)</td>
<td>500.9(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>75.0(MHz)</td>
<td>163.2(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.984</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.171</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>2.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/I2</td>
</tr>
<tr>
<td>2.916</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.651</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/CLK</td>
</tr>
<tr>
<td>3.774</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.987, 51.100%; route: 0.563, 29.107%; tC2Q: 0.382, 19.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.984</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.171</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>2.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/I2</td>
</tr>
<tr>
<td>2.916</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.651</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/CLK</td>
</tr>
<tr>
<td>3.774</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.987, 51.100%; route: 0.563, 29.107%; tC2Q: 0.382, 19.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.984</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.171</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>2.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/I2</td>
</tr>
<tr>
<td>2.916</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.651</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/CLK</td>
</tr>
<tr>
<td>3.774</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.987, 51.100%; route: 0.563, 29.107%; tC2Q: 0.382, 19.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.984</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.171</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>2.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n82_s0/I2</td>
</tr>
<tr>
<td>2.916</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n82_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.651</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_1_s0/CLK</td>
</tr>
<tr>
<td>3.774</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.987, 51.100%; route: 0.563, 29.107%; tC2Q: 0.382, 19.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.984</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.171</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_mod5_0_s0/Q</td>
</tr>
<tr>
<td>1.741</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/I0</td>
</tr>
<tr>
<td>2.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n58_s0/F</td>
</tr>
<tr>
<td>2.455</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/I2</td>
</tr>
<tr>
<td>2.916</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>camera_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.651</td>
<td>0.984</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>camera_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.838</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/CLK</td>
</tr>
<tr>
<td>3.774</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.987, 51.100%; route: 0.563, 29.107%; tC2Q: 0.382, 19.793%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.188, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
