{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 13:44:19 2012 " "Info: Processing started: Sun Jan 15 13:44:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bilinear -c bilinear " "Info: Command: quartus_sta bilinear -c bilinear" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[12\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[12\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[1\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[1\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[14\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[14\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[6\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[6\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[0\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[0\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[3\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[3\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[8\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[8\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[9\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[9\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[5\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[5\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[7\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[7\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[10\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[10\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[11\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[11\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[2\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[2\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I2C_AV_Config\|LUT_DATA\[4\]\|combout " "Warning: Node \"I2C_AV_Config\|LUT_DATA\[4\]\|combout\" is a latch" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bilinear.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bilinear.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9nn1 " "Info: Entity dcfifo_9nn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name cosc cosc " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name cosc cosc" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " "Info: create_clock -period 1.000 -name I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pixel_clk pixel_clk " "Info: create_clock -period 1.000 -name pixel_clk pixel_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " "Info: create_clock -period 1.000 -name I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From pixel_clk (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) cosc (Rise) setup and hold " "Warning: From cosc (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) pixel_clk (Rise) setup and hold " "Warning: From pixel_clk (Rise) to pixel_clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.513 " "Info: Worst-case setup slack is -3.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513       -72.639 pixel_clk  " "Info:    -3.513       -72.639 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.484      -103.086 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -3.484      -103.086 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405        -9.309 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -3.405        -9.309 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997        -7.706 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:    -0.997        -7.706 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 cosc  " "Info:     0.169         0.000 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.511         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    15.511         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.134 " "Info: Worst-case hold slack is -2.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.134       -16.494 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:    -2.134       -16.494 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870        -3.150 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -0.870        -3.150 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.225 cosc  " "Info:    -0.225        -0.225 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.412         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.455         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 pixel_clk  " "Info:     0.501         0.000 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.726 " "Info: Worst-case recovery slack is 6.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.726         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.726         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.088 " "Info: Worst-case removal slack is 1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     1.088         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From pixel_clk (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) cosc (Rise) setup and hold " "Warning: From cosc (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) pixel_clk (Rise) setup and hold " "Warning: From pixel_clk (Rise) to pixel_clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.165 " "Info: Worst-case setup slack is -3.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165       -92.448 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -3.165       -92.448 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081       -62.967 pixel_clk  " "Info:    -3.081       -62.967 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.951        -7.912 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.951        -7.912 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.026        -8.876 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:    -1.026        -8.876 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 cosc  " "Info:     0.253         0.000 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.315         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    16.315         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.866 " "Info: Worst-case hold slack is -1.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866       -13.081 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:    -1.866       -13.081 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811        -3.056 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -0.811        -3.056 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 cosc  " "Info:    -0.184        -0.184 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.392         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.404         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470         0.000 pixel_clk  " "Info:     0.470         0.000 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.928 " "Info: Worst-case recovery slack is 6.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.928         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     6.928         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.988 " "Info: Worst-case removal slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.988         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Warning: From pixel_clk (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) cosc (Rise) setup and hold " "Warning: From cosc (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) cosc (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to cosc (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Warning: From UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cosc (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From cosc (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) to I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pixel_clk (Rise) pixel_clk (Rise) setup and hold " "Warning: From pixel_clk (Rise) to pixel_clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Rise) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) setup and hold " "Warning: From I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) to I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.151 " "Info: Worst-case setup slack is -1.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151        -2.973 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.151        -2.973 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013       -17.677 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -1.013       -17.677 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960       -14.521 pixel_clk  " "Info:    -0.960       -14.521 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255         0.000 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:     0.255         0.000 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 cosc  " "Info:     0.275         0.000 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.863         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:    20.863         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.150 " "Info: Worst-case hold slack is -1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150       -10.858 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\]  " "Info:    -1.150       -10.858 I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385        -1.459 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK  " "Info:    -0.385        -1.459 I2C_V_Config:I2C_AV_Config\|mI2C_CTRL_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.280 cosc  " "Info:    -0.165        -0.280 cosc " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.146         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.188         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 pixel_clk  " "Info:     0.193         0.000 pixel_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.465 " "Info: Worst-case recovery slack is 8.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.465         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     8.465         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.478 " "Info: Worst-case removal slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.478         0.000 UUT\|U_pll2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 91 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 13:44:34 2012 " "Info: Processing ended: Sun Jan 15 13:44:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
