
G:\BaiduNetdiskDownload\memblaze\k325pj_finalok\ips\VIP\VIP\sim\verilog>set PATH= 

G:\BaiduNetdiskDownload\memblaze\k325pj_finalok\ips\VIP\VIP\sim\verilog>call G:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_vip_maskMerge_top glbl -prj vip_maskMerge.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "G:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s vip_maskMerge -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vip_maskMerge_top glbl -prj vip_maskMerge.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s vip_maskMerge -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_autobram_mask2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_mask2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_axi_s_dst_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_axi_s_src_axi0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_axi0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_axi_s_src_axi1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_axi1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AXIvideo2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/AXIvideo2Mat2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIvideo2Mat2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/fifo_w8_d1920_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1920_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/Loop_loop_height_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_loop_height_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/Mat2AXIvideo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat2AXIvideo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/start_for_Mat2AXIbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIbkb_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Mat2AXIbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vip_maskMerge_top
INFO: [VRFC 10-2458] undeclared symbol brammask2_Rst_A, assumed default net type wire [G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.autotb.v:378]
INFO: [VRFC 10-2458] undeclared symbol brammask2_Rst_B, assumed default net type wire [G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.autotb.v:385]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_maskMerge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vip_maskMerge_AXILiteS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vip_maskMerge_AXILiteS_s_axi
Compiling module xil_defaultlib.AXIvideo2Mat
Compiling module xil_defaultlib.AXIvideo2Mat2
Compiling module xil_defaultlib.fifo_w8_d1920_A
Compiling module xil_defaultlib.Loop_loop_height_pro
Compiling module xil_defaultlib.Mat2AXIvideo
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.start_for_Mat2AXIbkb_shiftReg
Compiling module xil_defaultlib.start_for_Mat2AXIbkb
Compiling module xil_defaultlib.vip_maskMerge
Compiling module xil_defaultlib.AESL_autobram_mask2
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src_axi0
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src_axi1
Compiling module xil_defaultlib.AESL_axi_s_dst_axi
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_vip_maskMerge_top
Compiling module work.glbl
Built simulation snapshot vip_maskMerge

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/xsim.dir/vip_maskMerge/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  6 09:23:09 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/vip_maskMerge/xsim_script.tcl
# xsim {vip_maskMerge} -autoloadwcfg -tclbatch {vip_maskMerge.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source vip_maskMerge.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dst_axi_group [add_wave_group dst_axi(axis) -into $coutputgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TREADY -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TVALID -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TDEST -into $dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TID -into $dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TLAST -into $dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TUSER -into $dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TSTRB -into $dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TKEEP -into $dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/dst_axi_TDATA -into $dst_axi_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set mask2_group [add_wave_group mask2(bram) -into $cinputgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Rst_A -into $mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Clk_A -into $mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_WEN_A -into $mask2_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Dout_A -into $mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Din_A -into $mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_EN_A -into $mask2_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/mask2_Addr_A -into $mask2_group -radix hex
## set src_axi1_group [add_wave_group src_axi1(axis) -into $cinputgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TREADY -into $src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TVALID -into $src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TDEST -into $src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TID -into $src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TLAST -into $src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TUSER -into $src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TSTRB -into $src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TKEEP -into $src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi1_TDATA -into $src_axi1_group -radix hex
## set src_axi0_group [add_wave_group src_axi0(axis) -into $cinputgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TREADY -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TVALID -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TDEST -into $src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TID -into $src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TLAST -into $src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TUSER -into $src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TSTRB -into $src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TKEEP -into $src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/src_axi0_TDATA -into $src_axi0_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_done -into $blocksiggroup
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_idle -into $blocksiggroup
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_ready -into $blocksiggroup
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_vip_maskMerge_top/AESL_inst_vip_maskMerge/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_vip_maskMerge_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip_maskMerge_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip_maskMerge_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi0_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_src_axi1_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_mask2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_vip_maskMerge_top/LENGTH_dst_axi_V_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dst_axi_group [add_wave_group dst_axi(axis) -into $tbcoutputgroup]
## add_wave /apatb_vip_maskMerge_top/dst_axi_TREADY -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TVALID -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TDEST -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TID -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TLAST -into $tb_dst_axi_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TUSER -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TSTRB -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TKEEP -into $tb_dst_axi_group -radix hex
## add_wave /apatb_vip_maskMerge_top/dst_axi_TDATA -into $tb_dst_axi_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_vip_maskMerge_top/AXILiteS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/AXILiteS_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_mask2_group [add_wave_group mask2(bram) -into $tbcinputgroup]
## add_wave /apatb_vip_maskMerge_top/mask2_RST_A -into $tb_mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_CLK_A -into $tb_mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_WEN_A -into $tb_mask2_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_DOUT_A -into $tb_mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_DIN_A -into $tb_mask2_group -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_EN_A -into $tb_mask2_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/mask2_ADDR_A -into $tb_mask2_group -radix hex
## set tb_src_axi1_group [add_wave_group src_axi1(axis) -into $tbcinputgroup]
## add_wave /apatb_vip_maskMerge_top/src_axi1_TREADY -into $tb_src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TVALID -into $tb_src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TDEST -into $tb_src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TID -into $tb_src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TLAST -into $tb_src_axi1_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TUSER -into $tb_src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TSTRB -into $tb_src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TKEEP -into $tb_src_axi1_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi1_TDATA -into $tb_src_axi1_group -radix hex
## set tb_src_axi0_group [add_wave_group src_axi0(axis) -into $tbcinputgroup]
## add_wave /apatb_vip_maskMerge_top/src_axi0_TREADY -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TVALID -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TDEST -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TID -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TLAST -into $tb_src_axi0_group -color #ffff00 -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TUSER -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TSTRB -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TKEEP -into $tb_src_axi0_group -radix hex
## add_wave /apatb_vip_maskMerge_top/src_axi0_TDATA -into $tb_src_axi0_group -radix hex
## save_wave_config vip_maskMerge.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [0.00%] @ "23897165000"
// RTL Simulation : 2 / 2 [100.00%] @ "47794195000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 47794235 ns : File "G:/BaiduNetdiskDownload/memblaze/k325pj_finalok/ips/VIP/VIP/sim/verilog/vip_maskMerge.autotb.v" Line 607
run: Time (s): cpu = 00:10:14 ; elapsed = 00:20:45 . Memory (MB): peak = 493.523 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov  6 09:44:06 2021...
