

================================================================
== Vivado HLS Report for 'leds'
================================================================
* Date:           Thu May 27 15:58:50 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_leds
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   24|    3|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    0|   15|         1|          -|          -| 0 ~ 15 |    no    |
        |- Loop 2  |    0|    7|         1|          -|          -|  0 ~ 7 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     31|     28|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     66|
|Register         |        -|      -|     34|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     65|     94|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i_2_fu_160_p2        |     +    |      0|  17|   9|           4|           1|
    |i_3_fu_177_p2        |     +    |      0|  14|   9|           3|           1|
    |exitcond1_fu_155_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_172_p2   |   icmp   |      0|   0|   1|           3|           3|
    |out_row_V_fu_189_p2  |    or    |      0|   0|   7|           7|           7|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0|  31|  28|          21|          16|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  21|          4|    1|          4|
    |i_1_reg_130   |   9|          2|    3|          6|
    |i_reg_107     |   9|          2|    4|          8|
    |in_V_V_blk_n  |   9|          2|    1|          2|
    |p_1_reg_118   |   9|          2|    7|         14|
    |p_s_reg_94    |   9|          2|   10|         20|
    +--------------+----+-----------+-----+-----------+
    |Total         |  66|         14|   26|         54|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |i_1_reg_130         |   3|   0|    3|          0|
    |i_reg_107           |   4|   0|    4|          0|
    |p_1_reg_118         |   7|   0|    7|          0|
    |p_Result_1_reg_200  |   4|   0|    4|          0|
    |p_s_reg_94          |  10|   0|   10|          0|
    |tmp_reg_195         |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  34|   0|   34|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |     leds     | return value |
|ap_rst          |  in |    1| ap_ctrl_none |     leds     | return value |
|row_V           | out |    7|    ap_none   |     row_V    |    pointer   |
|col_V           | out |   10|    ap_none   |     col_V    |    pointer   |
|in_V_V_dout     |  in |    7|    ap_fifo   |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|    ap_fifo   |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|    ap_fifo   |    in_V_V    |    pointer   |
+----------------+-----+-----+--------------+--------------+--------------+

