

================================================================
== Vivado HLS Report for 'd_sum'
================================================================
* Date:           Wed Dec 12 12:11:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet_100MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  214|  214|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2     |  200|  200|        50|          -|          -|     4|    no    |
        | + Loop 2.1  |   48|   48|         8|          -|          -|     6|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    106|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    205|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     137|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     342|    445|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U8  |lenetSynthMatlab_bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_12_fu_175_p2     |     +    |      0|  0|  12|           3|           1|
    |k_27_fu_110_p2       |     +    |      0|  0|  12|           3|           1|
    |k_28_fu_127_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_181_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_165_fu_191_p2    |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_159_p2      |     -    |      0|  0|  15|           6|           6|
    |exitcond1_fu_121_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_104_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_169_p2   |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 106|          34|          28|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  56|         13|    1|         13|
    |b_k_reg_89  |   9|          2|    3|          6|
    |k_1_reg_78  |   9|          2|    3|          6|
    |k_reg_67    |   9|          2|    3|          6|
    |x_address0  |  15|          3|    5|         15|
    |y_address0  |  21|          4|    3|         12|
    |y_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 134|         29|   50|        154|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  12|   0|   12|          0|
    |b_k_12_reg_240    |   3|   0|    3|          0|
    |b_k_reg_89        |   3|   0|    3|          0|
    |k_1_reg_78        |   3|   0|    3|          0|
    |k_27_reg_209      |   3|   0|    3|          0|
    |k_28_reg_227      |   3|   0|    3|          0|
    |k_reg_67          |   3|   0|    3|          0|
    |tmp_168_reg_265   |  32|   0|   32|          0|
    |tmp_reg_214       |   3|   0|   64|         61|
    |tmp_s_reg_232     |   5|   0|    6|          1|
    |x_load_4_reg_255  |  32|   0|   32|          0|
    |y_addr_4_reg_250  |   3|   0|    3|          0|
    |y_load_reg_260    |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 137|   0|  199|         62|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     d_sum    | return value |
|x_address0  | out |    5|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    3|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:67]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_27, %2 ]"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -2" [../Desktop/buildTest/sum.c:67]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.68ns)   --->   "%k_27 = add i3 %k, 1" [../Desktop/buildTest/sum.c:67]   --->   Operation 17 'add' 'k_27' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [../Desktop/buildTest/sum.c:67]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = zext i3 %k to i64" [../Desktop/buildTest/sum.c:68]   --->   Operation 19 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [30 x float]* %x, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:68]   --->   Operation 20 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 21 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/buildTest/sum.c:71]   --->   Operation 22 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 23 [1/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 23 'load' 'x_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [6 x float]* %y, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:68]   --->   Operation 24 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:68]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:67]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.86>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_28, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 27 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:71]   --->   Operation 28 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.68ns)   --->   "%k_28 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:71]   --->   Operation 30 'add' 'k_28' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../Desktop/buildTest/sum.c:71]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_171 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:71]   --->   Operation 32 'trunc' 'tmp_171' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_171, i3 0)" [../Desktop/buildTest/sum.c:73]   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl_cast = zext i5 %p_shl to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 34 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_172 = shl i3 %k_1, 1" [../Desktop/buildTest/sum.c:73]   --->   Operation 35 'shl' 'tmp_172' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_shl9_cast = zext i3 %tmp_172 to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 36 'zext' 'p_shl9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.86ns) (out node of the LUT)   --->   "%tmp_s = sub i6 %p_shl_cast, %p_shl9_cast" [../Desktop/buildTest/sum.c:73]   --->   Operation 37 'sub' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:72]   --->   Operation 38 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:76]   --->   Operation 39 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.87>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_12, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i4" [../Desktop/buildTest/sum.c:72]   --->   Operation 41 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %b_k, -2" [../Desktop/buildTest/sum.c:72]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 43 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.68ns)   --->   "%b_k_12 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:72]   --->   Operation 44 'add' 'b_k_12' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [../Desktop/buildTest/sum.c:72]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %b_k_cast, 6" [../Desktop/buildTest/sum.c:73]   --->   Operation 46 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i6" [../Desktop/buildTest/sum.c:73]   --->   Operation 47 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.94ns)   --->   "%tmp_165 = add i6 %tmp1_cast, %tmp_s" [../Desktop/buildTest/sum.c:73]   --->   Operation 48 'add' 'tmp_165' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_166 = zext i6 %tmp_165 to i64" [../Desktop/buildTest/sum.c:73]   --->   Operation 49 'zext' 'tmp_166' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr [30 x float]* %x, i64 0, i64 %tmp_166" [../Desktop/buildTest/sum.c:73]   --->   Operation 50 'getelementptr' 'x_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.15ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 51 'load' 'x_load_4' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_167 = zext i3 %b_k to i64" [../Desktop/buildTest/sum.c:73]   --->   Operation 52 'zext' 'tmp_167' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%y_addr_4 = getelementptr [6 x float]* %y, i64 0, i64 %tmp_167" [../Desktop/buildTest/sum.c:73]   --->   Operation 53 'getelementptr' 'y_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 54 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 55 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.15>
ST_6 : Operation 56 [1/2] (2.15ns)   --->   "%x_load_4 = load float* %x_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 56 'load' 'x_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_6 : Operation 57 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 57 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 7 <SV = 5> <Delay = 8.26>
ST_7 : Operation 58 [5/5] (8.26ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 58 'fadd' 'tmp_168' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.26>
ST_8 : Operation 59 [4/5] (8.26ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 59 'fadd' 'tmp_168' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.26>
ST_9 : Operation 60 [3/5] (8.26ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 60 'fadd' 'tmp_168' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.26>
ST_10 : Operation 61 [2/5] (8.26ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 61 'fadd' 'tmp_168' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.26>
ST_11 : Operation 62 [1/5] (8.26ns)   --->   "%tmp_168 = fadd float %y_load, %x_load_4" [../Desktop/buildTest/sum.c:73]   --->   Operation 62 'fadd' 'tmp_168' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.15>
ST_12 : Operation 63 [1/1] (2.15ns)   --->   "store float %tmp_168, float* %y_addr_4, align 4" [../Desktop/buildTest/sum.c:73]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:72]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13 (br               ) [ 0111000000000]
k           (phi              ) [ 0010000000000]
exitcond2   (icmp             ) [ 0011000000000]
empty       (speclooptripcount) [ 0000000000000]
k_27        (add              ) [ 0111000000000]
StgValue_18 (br               ) [ 0000000000000]
tmp         (zext             ) [ 0001000000000]
x_addr      (getelementptr    ) [ 0001000000000]
StgValue_22 (br               ) [ 0011111111111]
x_load      (load             ) [ 0000000000000]
y_addr      (getelementptr    ) [ 0000000000000]
StgValue_25 (store            ) [ 0000000000000]
StgValue_26 (br               ) [ 0111000000000]
k_1         (phi              ) [ 0000100000000]
exitcond1   (icmp             ) [ 0000111111111]
empty_60    (speclooptripcount) [ 0000000000000]
k_28        (add              ) [ 0010111111111]
StgValue_31 (br               ) [ 0000000000000]
tmp_171     (trunc            ) [ 0000000000000]
p_shl       (bitconcatenate   ) [ 0000000000000]
p_shl_cast  (zext             ) [ 0000000000000]
tmp_172     (shl              ) [ 0000000000000]
p_shl9_cast (zext             ) [ 0000000000000]
tmp_s       (sub              ) [ 0000011111111]
StgValue_38 (br               ) [ 0000111111111]
StgValue_39 (ret              ) [ 0000000000000]
b_k         (phi              ) [ 0000010000000]
b_k_cast    (zext             ) [ 0000000000000]
exitcond    (icmp             ) [ 0000111111111]
empty_61    (speclooptripcount) [ 0000000000000]
b_k_12      (add              ) [ 0000111111111]
StgValue_45 (br               ) [ 0000000000000]
tmp1        (add              ) [ 0000000000000]
tmp1_cast   (zext             ) [ 0000000000000]
tmp_165     (add              ) [ 0000000000000]
tmp_166     (zext             ) [ 0000000000000]
x_addr_4    (getelementptr    ) [ 0000001000000]
tmp_167     (zext             ) [ 0000000000000]
y_addr_4    (getelementptr    ) [ 0000001111111]
StgValue_55 (br               ) [ 0010111111111]
x_load_4    (load             ) [ 0000000111110]
y_load      (load             ) [ 0000000111110]
tmp_168     (fadd             ) [ 0000000000001]
StgValue_63 (store            ) [ 0000000000000]
StgValue_64 (br               ) [ 0000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="3" slack="0"/>
<pin id="28" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="5" slack="0"/>
<pin id="33" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="34" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="35" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 x_load_4/5 "/>
</bind>
</comp>

<comp id="37" class="1004" name="y_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="3" slack="1"/>
<pin id="41" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/3 y_load/5 StgValue_63/12 "/>
</bind>
</comp>

<comp id="51" class="1004" name="x_addr_4_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="6" slack="0"/>
<pin id="55" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="y_addr_4_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_4/5 "/>
</bind>
</comp>

<comp id="67" class="1005" name="k_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="1"/>
<pin id="69" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="k_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="k_1_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_1_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="89" class="1005" name="b_k_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="1"/>
<pin id="91" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_k_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_168/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_27_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_27/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exitcond1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="k_28_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_28/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_171_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_171/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_shl_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_172_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_shl9_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="b_k_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_k_cast/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="b_k_12_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_12/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_165_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="1"/>
<pin id="194" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_165/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_166_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_167_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="k_27_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_27 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="219" class="1005" name="x_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="k_28_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_28 "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_s_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="240" class="1005" name="b_k_12_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b_k_12 "/>
</bind>
</comp>

<comp id="245" class="1005" name="x_addr_4_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="y_addr_4_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="x_load_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="y_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_168_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="14" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="36"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="31" pin="3"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="51" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="59" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="71" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="71" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="71" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="125"><net_src comp="82" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="82" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="82" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="82" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="93" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="93" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="93" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="204"><net_src comp="93" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="212"><net_src comp="110" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="217"><net_src comp="116" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="222"><net_src comp="24" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="230"><net_src comp="127" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="235"><net_src comp="159" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="243"><net_src comp="175" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="248"><net_src comp="51" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="31" pin=0"/></net>

<net id="253"><net_src comp="59" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="258"><net_src comp="31" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="263"><net_src comp="44" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="268"><net_src comp="100" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 12 }
 - Input state : 
	Port: d_sum : x | {2 3 5 6 }
	Port: d_sum : y | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_27 : 1
		StgValue_18 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		StgValue_25 : 1
	State 4
		exitcond1 : 1
		k_28 : 1
		StgValue_31 : 2
		tmp_171 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_172 : 1
		p_shl9_cast : 1
		tmp_s : 4
	State 5
		b_k_cast : 1
		exitcond : 1
		b_k_12 : 1
		StgValue_45 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp_165 : 4
		tmp_166 : 5
		x_addr_4 : 6
		x_load_4 : 7
		tmp_167 : 1
		y_addr_4 : 2
		y_load : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_100     |    2    |   205   |   205   |
|----------|--------------------|---------|---------|---------|
|          |     k_27_fu_110    |    0    |    0    |    12   |
|          |     k_28_fu_127    |    0    |    0    |    12   |
|    add   |    b_k_12_fu_175   |    0    |    0    |    12   |
|          |     tmp1_fu_181    |    0    |    0    |    13   |
|          |   tmp_165_fu_191   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_104  |    0    |    0    |    9    |
|   icmp   |  exitcond1_fu_121  |    0    |    0    |    9    |
|          |   exitcond_fu_169  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_s_fu_159    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_116     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_145 |    0    |    0    |    0    |
|          | p_shl9_cast_fu_155 |    0    |    0    |    0    |
|   zext   |   b_k_cast_fu_165  |    0    |    0    |    0    |
|          |  tmp1_cast_fu_187  |    0    |    0    |    0    |
|          |   tmp_166_fu_196   |    0    |    0    |    0    |
|          |   tmp_167_fu_201   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |   tmp_171_fu_133   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_137    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   tmp_172_fu_149   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   205   |   311   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| b_k_12_reg_240 |    3   |
|   b_k_reg_89   |    3   |
|   k_1_reg_78   |    3   |
|  k_27_reg_209  |    3   |
|  k_28_reg_227  |    3   |
|    k_reg_67    |    3   |
| tmp_168_reg_265|   32   |
|   tmp_reg_214  |   64   |
|  tmp_s_reg_232 |    6   |
|x_addr_4_reg_245|    5   |
| x_addr_reg_219 |    5   |
|x_load_4_reg_255|   32   |
|y_addr_4_reg_250|    3   |
| y_load_reg_260 |   32   |
+----------------+--------+
|      Total     |   197  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_44 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_44 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   93   || 5.12625 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   311  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   402  |   356  |
+-----------+--------+--------+--------+--------+
