{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458747846688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458747846689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 16:44:06 2016 " "Processing started: Wed Mar 23 16:44:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458747846689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458747846689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_archi -c projet_archi " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_archi -c projet_archi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458747846689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458747846911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/multiplexer_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/multiplexer_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_General-Behaviour_MultiplexerG " "Found design unit 1: Multiplexer_General-Behaviour_MultiplexerG" {  } { { "Code/multiplexer_general.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/multiplexer_general.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_General " "Found entity 1: Multiplexer_General" {  } { { "Code/multiplexer_general.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/multiplexer_general.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-debouncer_bhv " "Found design unit 1: debouncer-debouncer_bhv" {  } { { "Code/debouncer.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/debouncer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847385 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "Code/debouncer.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/ALU_Component.vhd 6 3 " "Found 6 design units, including 3 entities, in source file Code/ALU_Component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Generique-behaviour_FAG " "Found design unit 1: Full_Adder_Generique-behaviour_FAG" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier_N-Behavior_multiplierN " "Found design unit 2: multiplier_N-Behavior_multiplierN" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 multiplexer_ALU-behavior_multiplexer_ALU " "Found design unit 3: multiplexer_ALU-behavior_multiplexer_ALU" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Generique " "Found entity 1: Full_Adder_Generique" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_N " "Found entity 2: multiplier_N" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer_ALU " "Found entity 3: multiplexer_ALU" {  } { { "Code/ALU_Component.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/ALU_Component.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_7-behavior_segment7 " "Found design unit 1: segment_7-behavior_segment7" {  } { { "Code/display.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_7 " "Found entity 1: segment_7" {  } { { "Code/display.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/tools.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/tools.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behaviour_flipflop " "Found design unit 1: flipflop-behaviour_flipflop" {  } { { "Code/tools.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/tools.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Code/tools.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/tools.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behaviour " "Found design unit 1: main-Behaviour" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847388 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller_FSM-Controller_FSM_behaviour " "Found design unit 1: Controller_FSM-Controller_FSM_behaviour" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller_FSM " "Found entity 1: Controller_FSM" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458747847389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458747847389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458747847458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 main.vhd(12) " "VHDL Signal Declaration warning at main.vhd(12): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747847459 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 main.vhd(14) " "VHDL Signal Declaration warning at main.vhd(14): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 main.vhd(15) " "VHDL Signal Declaration warning at main.vhd(15): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[4\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[4\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[9\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[14..17\] main.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[14..17\]\" at main.vhd(11)" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847460 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debounc0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debounc0\"" {  } { { "Code/main.vhd" "debounc0" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458747847462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_FSM Controller_FSM:fsm " "Elaborating entity \"Controller_FSM\" for hierarchy \"Controller_FSM:fsm\"" {  } { { "Code/main.vhd" "fsm" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458747847465 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM.vhd(20) " "VHDL Process Statement warning at FSM.vhd(20): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458747847468 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(63) " "VHDL Process Statement warning at FSM.vhd(63): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847468 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847468 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(82) " "VHDL Process Statement warning at FSM.vhd(82): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(88) " "VHDL Process Statement warning at FSM.vhd(88): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(89) " "VHDL Process Statement warning at FSM.vhd(89): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(112) " "VHDL Process Statement warning at FSM.vhd(112): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(114) " "VHDL Process Statement warning at FSM.vhd(114): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(120) " "VHDL Process Statement warning at FSM.vhd(120): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847469 "|main|Controller_FSM:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir FSM.vhd(124) " "VHDL Process Statement warning at FSM.vhd(124): signal \"Ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458747847470 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST6 FSM.vhd(20) " "Inferred latch for \"NS.ST6\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847471 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST5 FSM.vhd(20) " "Inferred latch for \"NS.ST5\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847471 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST4 FSM.vhd(20) " "Inferred latch for \"NS.ST4\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847471 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST3 FSM.vhd(20) " "Inferred latch for \"NS.ST3\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847472 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST2 FSM.vhd(20) " "Inferred latch for \"NS.ST2\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847472 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST1 FSM.vhd(20) " "Inferred latch for \"NS.ST1\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847472 "|main|Controller_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ST0 FSM.vhd(20) " "Inferred latch for \"NS.ST0\" at FSM.vhd(20)" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458747847472 "|main|Controller_FSM:fsm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_FSM:fsm\|NS.ST0_397 " "Latch Controller_FSM:fsm\|NS.ST0_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_FSM:fsm\|CS.ST0 " "Ports D and ENA on the latch are fed by the same signal Controller_FSM:fsm\|CS.ST0" {  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1458747848185 ""}  } { { "Code/FSM.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/FSM.vhd" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1458747848185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458747848225 "|main|HEX6[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458747848225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458747848393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458747848557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458747848935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747848935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Code/main.vhd" "" { Text "/home/etudiant/Bureau/archi_projet/projet_quartus/Code/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458747849615 "|main|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458747849615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458747849616 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458747849616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458747849616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458747849616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458747849624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 16:44:09 2016 " "Processing ended: Wed Mar 23 16:44:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458747849624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458747849624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458747849624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458747849624 ""}
