##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUS_CLK_1
		4.2::Critical Path Report for CyHFClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. BUS_CLK_1:R)
		5.2::Critical Path Report for (BUS_CLK_1:R vs. BUS_CLK_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: BUS_CLK_1             | Frequency: 27.96 MHz  | Target: 1.00 MHz   | 
Clock: CyHFClk               | Frequency: 35.24 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk              | N/A                   | Target: 48.00 MHz  | 
Clock: DBG_UART_SCBCLK       | N/A                   | Target: 1.37 MHz   | 
Clock: DBG_UART_SCBCLK(FFB)  | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUS_CLK_1     BUS_CLK_1      1e+006           964232      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFClk       BUS_CLK_1      20833.3          -7545       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Lim_1(0)_PAD  19738         BUS_CLK_1:R       
Lim_2(0)_PAD  18780         BUS_CLK_1:R       


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
Direction_Pin(0)_PAD  23534         CyHFClk:R         
LED_Pin(0)_PAD        23583         BUS_CLK_1:R       
Step_Pin(0)_PAD       23103         BUS_CLK_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUS_CLK_1
***************************************
Clock: BUS_CLK_1
Frequency: 27.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 964232p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30678
-------------------------------------   ----- 
End-of-path arrival time (ps)           30678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4584  14348  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  24058  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  24058  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  27368  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  27368  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  30678  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  30678  964232  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 35.24 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -5090
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23288
-------------------------------------   ----- 
End-of-path arrival time (ps)           23288
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  23288  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  23288  -7545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. BUS_CLK_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -5090
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23288
-------------------------------------   ----- 
End-of-path arrival time (ps)           23288
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  23288  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  23288  -7545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1


5.2::Critical Path Report for (BUS_CLK_1:R vs. BUS_CLK_1:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 964232p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30678
-------------------------------------   ----- 
End-of-path arrival time (ps)           30678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4584  14348  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  24058  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  24058  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  27368  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  27368  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  30678  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  30678  964232  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -7545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -5090
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23288
-------------------------------------   ----- 
End-of-path arrival time (ps)           23288
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  23288  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  23288  -7545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -4235p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -5090
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19978
-------------------------------------   ----- 
End-of-path arrival time (ps)           19978
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  19978  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  19978  -4235  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : Net_624/main_1
Capture Clock  : Net_624/clock_0
Path slack     : -1762p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19085
-------------------------------------   ----- 
End-of-path arrival time (ps)           19085
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
Net_624_split_3/main_1            macrocell12    4666  12908  -1762  RISE       1
Net_624_split_3/q                 macrocell12    3350  16258  -1762  RISE       1
Net_624/main_1                    macrocell23    2828  19085  -1762  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -5090
-----------------------------------------------   ----- 
End-of-path required time (ps)                    15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16668
-------------------------------------   ----- 
End-of-path arrival time (ps)           16668
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  16668  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  16668   -925  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_7\/main_4
Capture Clock  : \ClockDiv:count_7\/clock_0
Path slack     : -822p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18146
-------------------------------------   ----- 
End-of-path arrival time (ps)           18146
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0   controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                     macrocell20    2312   4892  -1762  RISE       1
Net_768/q                          macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_7_split_1\/main_1  macrocell6     4327  12568   -822  RISE       1
\ClockDiv:count_7_split_1\/q       macrocell6     3350  15918   -822  RISE       1
\ClockDiv:count_7\/main_4          macrocell29    2227  18146   -822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : Net_624/main_0
Capture Clock  : Net_624/clock_0
Path slack     : -766p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18090
-------------------------------------   ----- 
End-of-path arrival time (ps)           18090
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
Net_624_split_2/main_0            macrocell21    4196  12437   -766  RISE       1
Net_624_split_2/q                 macrocell21    3350  15787   -766  RISE       1
Net_624/main_0                    macrocell23    2302  18090   -766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_12\/main_7
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 18p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17305
-------------------------------------   ----- 
End-of-path arrival time (ps)           17305
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0    controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                      macrocell20    2312   4892  -1762  RISE       1
Net_768/q                           macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_12_split_1\/main_1  macrocell10    3402  11644     18  RISE       1
\ClockDiv:count_12_split_1\/q       macrocell10    3350  14994     18  RISE       1
\ClockDiv:count_12\/main_7          macrocell24    2311  17305     18  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_9\/main_4
Capture Clock  : \ClockDiv:count_9\/clock_0
Path slack     : 180p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17143
-------------------------------------   ----- 
End-of-path arrival time (ps)           17143
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0   controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                     macrocell20    2312   4892  -1762  RISE       1
Net_768/q                          macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_8_split_1\/main_1  macrocell8     3265  11506    180  RISE       1
\ClockDiv:count_8_split_1\/q       macrocell8     3350  14856    180  RISE       1
\ClockDiv:count_9\/main_4          macrocell27    2287  17143    180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_8\/main_3
Capture Clock  : \ClockDiv:count_8\/clock_0
Path slack     : 180p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17143
-------------------------------------   ----- 
End-of-path arrival time (ps)           17143
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0   controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                     macrocell20    2312   4892  -1762  RISE       1
Net_768/q                          macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_8_split_1\/main_1  macrocell8     3265  11506    180  RISE       1
\ClockDiv:count_8_split_1\/q       macrocell8     3350  14856    180  RISE       1
\ClockDiv:count_8\/main_3          macrocell28    2287  17143    180  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 1300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)    20833
- Setup time                                      -11520
-----------------------------------------------   ------ 
End-of-path required time (ps)                      9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell3   5433   8013   1300  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 1304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)    20833
- Setup time                                      -11520
-----------------------------------------------   ------ 
End-of-path required time (ps)                      9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell4   5429   8009   1304  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 2352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)    20833
- Setup time                                      -11520
-----------------------------------------------   ------ 
End-of-path required time (ps)                      9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell2   4382   6962   2352  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 2355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)    20833
- Setup time                                      -11520
-----------------------------------------------   ------ 
End-of-path required time (ps)                      9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell3            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell3    2580   2580  -7545  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   4378   6958   2355  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_9\/main_1
Capture Clock  : \ClockDiv:count_9\/clock_0
Path slack     : 4336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_9\/main_1         macrocell27    4746  12987   4336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_8\/main_1
Capture Clock  : \ClockDiv:count_8\/clock_0
Path slack     : 4336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_8\/main_1         macrocell28    4746  12987   4336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_6\/main_1
Capture Clock  : \ClockDiv:count_6\/clock_0
Path slack     : 4336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_6\/main_1         macrocell30    4746  12987   4336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_3\/main_1
Capture Clock  : \ClockDiv:count_3\/clock_0
Path slack     : 4336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_3\/main_1         macrocell33    4746  12987   4336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_2\/main_1
Capture Clock  : \ClockDiv:count_2\/clock_0
Path slack     : 4416p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12908
-------------------------------------   ----- 
End-of-path arrival time (ps)           12908
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_2\/main_1         macrocell34    4666  12908   4416  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:not_last_reset\/main_1
Capture Clock  : \ClockDiv:not_last_reset\/clock_0
Path slack     : 4755p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12568
-------------------------------------   ----- 
End-of-path arrival time (ps)           12568
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:not_last_reset\/main_1  macrocell22    4327  12568   4755  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_7\/main_1
Capture Clock  : \ClockDiv:count_7\/clock_0
Path slack     : 4767p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12557
-------------------------------------   ----- 
End-of-path arrival time (ps)           12557
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_7\/main_1         macrocell29    4315  12557   4767  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_12\/main_1
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 5667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11656
-------------------------------------   ----- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_12\/main_1        macrocell24    3414  11656   5667  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_11\/main_1
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 5667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11656
-------------------------------------   ----- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_11\/main_1        macrocell25    3414  11656   5667  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_10\/main_1
Capture Clock  : \ClockDiv:count_10\/clock_0
Path slack     : 5667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11656
-------------------------------------   ----- 
End-of-path arrival time (ps)           11656
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_10\/main_1        macrocell26    3414  11656   5667  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_1\/main_1
Capture Clock  : \ClockDiv:count_1\/clock_0
Path slack     : 5680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11644
-------------------------------------   ----- 
End-of-path arrival time (ps)           11644
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_1\/main_1         macrocell35    3402  11644   5680  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_0\/main_1
Capture Clock  : \ClockDiv:count_0\/clock_0
Path slack     : 5680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11644
-------------------------------------   ----- 
End-of-path arrival time (ps)           11644
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_0\/main_1         macrocell36    3402  11644   5680  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_5\/main_1
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_5\/main_1         macrocell31    3265  11506   5817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \ClockDiv:count_4\/main_1
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 5817p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyHFClk:R#48 vs. BUS_CLK_1:R#2)   20833
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell1            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  -1762  RISE       1
Net_768/main_0                    macrocell20    2312   4892  -1762  RISE       1
Net_768/q                         macrocell20    3350   8242  -1762  RISE       1
\ClockDiv:count_4\/main_1         macrocell32    3265  11506   5817  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_10\/main_4
Capture Clock  : \ClockDiv:count_10\/clock_0
Path slack     : 969381p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27109
-------------------------------------   ----- 
End-of-path arrival time (ps)           27109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q                                 macrocell30   1250   1250  968043  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell13  12663  13913  969381  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell13   3350  17263  969381  RISE       1
\ClockDiv:count_10_split\/main_11                    macrocell9    4181  21444  969381  RISE       1
\ClockDiv:count_10_split\/q                          macrocell9    3350  24794  969381  RISE       1
\ClockDiv:count_10\/main_4                           macrocell26   2315  27109  969381  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 972525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell3   6190  15955  972525  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 972526p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell4   6190  15954  972526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4              0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_3\/main_3
Capture Clock  : \ClockDiv:count_3\/clock_0
Path slack     : 972943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23547
-------------------------------------   ----- 
End-of-path arrival time (ps)           23547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q             macrocell30   1250   1250  968043  RISE       1
\ClockDiv:count_3_split\/main_6  macrocell3   16037  17287  972943  RISE       1
\ClockDiv:count_3_split\/q       macrocell3    3350  20637  972943  RISE       1
\ClockDiv:count_3\/main_3        macrocell33   2910  23547  972943  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 973575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell2   5140  14905  973575  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2              0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 974132p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14348
-------------------------------------   ----- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_624/q                                              macrocell23     1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_0          macrocell19     5164   6414  964232  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell19     3350   9764  964232  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   4584  14348  974132  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_12\/main_6
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 974481p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22009
-------------------------------------   ----- 
End-of-path arrival time (ps)           22009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q                                 macrocell30   1250   1250  968043  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell13  12663  13913  969381  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell13   3350  17263  969381  RISE       1
\ClockDiv:count_12\/main_6                           macrocell24   4746  22009  974481  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_11\/main_5
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 974481p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22009
-------------------------------------   ----- 
End-of-path arrival time (ps)           22009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q                                 macrocell30   1250   1250  968043  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell13  12663  13913  969381  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell13   3350  17263  969381  RISE       1
\ClockDiv:count_11\/main_5                           macrocell25   4746  22009  974481  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_9\/main_3
Capture Clock  : \ClockDiv:count_9\/clock_0
Path slack     : 975977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20513
-------------------------------------   ----- 
End-of-path arrival time (ps)           20513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q                                 macrocell30   1250   1250  968043  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell13  12663  13913  969381  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell13   3350  17263  969381  RISE       1
\ClockDiv:count_9\/main_3                            macrocell27   3250  20513  975977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_8\/main_2
Capture Clock  : \ClockDiv:count_8\/clock_0
Path slack     : 975977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20513
-------------------------------------   ----- 
End-of-path arrival time (ps)           20513
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q                                 macrocell30   1250   1250  968043  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell13  12663  13913  969381  RISE       1
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell13   3350  17263  969381  RISE       1
\ClockDiv:count_8\/main_2                            macrocell28   3250  20513  975977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_6\/main_4
Capture Clock  : \ClockDiv:count_6\/clock_0
Path slack     : 976307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20183
-------------------------------------   ----- 
End-of-path arrival time (ps)           20183
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q               macrocell30   1250   1250  968043  RISE       1
\ClockDiv:count_6_split_1\/main_4  macrocell4   12663  13913  976307  RISE       1
\ClockDiv:count_6_split_1\/q       macrocell4    3350  17263  976307  RISE       1
\ClockDiv:count_6\/main_4          macrocell30   2919  20183  976307  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : \ClockDiv:count_7\/main_3
Capture Clock  : \ClockDiv:count_7\/clock_0
Path slack     : 979044p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17446
-------------------------------------   ----- 
End-of-path arrival time (ps)           17446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q                  macrocell36   1250   1250  973992  RISE       1
\ClockDiv:MODULE_1:g2:a0:s_7\/main_7  macrocell14   8852  10102  973992  RISE       1
\ClockDiv:MODULE_1:g2:a0:s_7\/q       macrocell14   3350  13452  973992  RISE       1
\ClockDiv:count_7\/main_3             macrocell29   3994  17446  979044  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979841p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18589
-------------------------------------   ----- 
End-of-path arrival time (ps)           18589
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  979841  RISE       1
\Step_Counter:CounterUDB:status_3\/main_0            macrocell18     4772  12912  979841  RISE       1
\Step_Counter:CounterUDB:status_3\/q                 macrocell18     3350  16262  979841  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2328  18589  979841  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979874p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18556
-------------------------------------   ----- 
End-of-path arrival time (ps)           18556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell1   3510   3510  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell2      0   3510  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell2   1430   4940  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell3      0   4940  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell3   1430   6370  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell4      0   6370  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell4   2950   9320  979874  RISE       1
\Step_Counter:CounterUDB:status_0\/main_0             macrocell16     3572  12892  979874  RISE       1
\Step_Counter:CounterUDB:status_0\/q                  macrocell16     3350  16242  979874  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2314  18556  979874  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 980633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17797
-------------------------------------   ----- 
End-of-path arrival time (ps)           17797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  980633  RISE       1
\Step_Counter:CounterUDB:status_2\/main_0            macrocell17     3575  12125  980633  RISE       1
\Step_Counter:CounterUDB:status_2\/q                 macrocell17     3350  15475  980633  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2322  17797  980633  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_2\/q
Path End       : \ClockDiv:count_6\/main_3
Capture Clock  : \ClockDiv:count_6\/clock_0
Path slack     : 981018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15472
-------------------------------------   ----- 
End-of-path arrival time (ps)           15472
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_2\/q                  macrocell34   1250   1250  974772  RISE       1
\ClockDiv:MODULE_1:g2:a0:s_6\/main_4  macrocell15   8564   9814  981018  RISE       1
\ClockDiv:MODULE_1:g2:a0:s_6\/q       macrocell15   3350  13164  981018  RISE       1
\ClockDiv:count_6\/main_3             macrocell30   2307  15472  981018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 983578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12912
-------------------------------------   ----- 
End-of-path arrival time (ps)           12912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  979841  RISE       1
\Step_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell38     4772  12912  983578  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:underflow_reg_i\/clock_0         macrocell38                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Step_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Step_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 983598p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell1   3510   3510  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell2      0   3510  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell2   1430   4940  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell3      0   4940  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell3   1430   6370  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell4      0   6370  979874  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell4   2950   9320  979874  RISE       1
\Step_Counter:CounterUDB:prevCompare\/main_0          macrocell39     3572  12892  983598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:prevCompare\/clock_0             macrocell39                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984004p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180  979841  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140  979841  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6286  14426  984004  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Step_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 984365p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590  980633  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550  980633  RISE       1
\Step_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell37     3575  12125  984365  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:overflow_reg_i\/clock_0          macrocell37                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_2\/q
Path End       : \ClockDiv:count_5\/main_4
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 984394p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12096
-------------------------------------   ----- 
End-of-path arrival time (ps)           12096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_2\/q       macrocell34   1250   1250  974772  RISE       1
\ClockDiv:count_5\/main_4  macrocell31  10846  12096  984394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_2\/q
Path End       : \ClockDiv:count_4\/main_3
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 984394p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12096
-------------------------------------   ----- 
End-of-path arrival time (ps)           12096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_2\/q       macrocell34   1250   1250  974772  RISE       1
\ClockDiv:count_4\/main_3  macrocell32  10846  12096  984394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : \ClockDiv:count_2\/main_3
Capture Clock  : \ClockDiv:count_2\/clock_0
Path slack     : 985871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q       macrocell36   1250   1250  973992  RISE       1
\ClockDiv:count_2\/main_3  macrocell34   9369  10619  985871  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_1\/q
Path End       : \ClockDiv:count_2\/main_2
Capture Clock  : \ClockDiv:count_2\/clock_0
Path slack     : 986119p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10371
-------------------------------------   ----- 
End-of-path arrival time (ps)           10371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_1\/q       macrocell35   1250   1250  974249  RISE       1
\ClockDiv:count_2\/main_2  macrocell34   9121  10371  986119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : \ClockDiv:count_5\/main_6
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 987750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q       macrocell36   1250   1250  973992  RISE       1
\ClockDiv:count_5\/main_6  macrocell31   7490   8740  987750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : \ClockDiv:count_4\/main_5
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 987750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q       macrocell36   1250   1250  973992  RISE       1
\ClockDiv:count_4\/main_5  macrocell32   7490   8740  987750  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_1\/q
Path End       : \ClockDiv:count_5\/main_5
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 988585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_1\/q       macrocell35   1250   1250  974249  RISE       1
\ClockDiv:count_5\/main_5  macrocell31   6655   7905  988585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_1\/q
Path End       : \ClockDiv:count_4\/main_4
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 988585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_1\/q       macrocell35   1250   1250  974249  RISE       1
\ClockDiv:count_4\/main_4  macrocell32   6655   7905  988585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_12\/main_0
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 988961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_12\/main_0   macrocell24   6279   7529  988961  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_11\/main_0
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 988961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_11\/main_0   macrocell25   6279   7529  988961  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_10\/main_0
Capture Clock  : \ClockDiv:count_10\/clock_0
Path slack     : 988961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_10\/main_0   macrocell26   6279   7529  988961  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_1\/main_0
Capture Clock  : \ClockDiv:count_1\/clock_0
Path slack     : 988973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_1\/main_0    macrocell35   6267   7517  988973  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_0\/main_0
Capture Clock  : \ClockDiv:count_0\/clock_0
Path slack     : 988973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_0\/main_0    macrocell36   6267   7517  988973  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_2\/q
Path End       : \ClockDiv:count_3\/main_2
Capture Clock  : \ClockDiv:count_3\/clock_0
Path slack     : 988993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_2\/q       macrocell34   1250   1250  974772  RISE       1
\ClockDiv:count_3\/main_2  macrocell33   6247   7497  988993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_5\/main_0
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_5\/main_0    macrocell31   5464   6714  989776  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_4\/main_0
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_4\/main_0    macrocell32   5464   6714  989776  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_9\/q
Path End       : \ClockDiv:count_12\/main_4
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 989966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_9\/q        macrocell27   1250   1250  975782  RISE       1
\ClockDiv:count_12\/main_4  macrocell24   5274   6524  989966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_9\/q
Path End       : \ClockDiv:count_11\/main_3
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 989966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_9\/q        macrocell27   1250   1250  975782  RISE       1
\ClockDiv:count_11\/main_3  macrocell25   5274   6524  989966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_9\/q
Path End       : \ClockDiv:count_10\/main_2
Capture Clock  : \ClockDiv:count_10\/clock_0
Path slack     : 989966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_9\/q        macrocell27   1250   1250  975782  RISE       1
\ClockDiv:count_10\/main_2  macrocell26   5274   6524  989966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_624/q
Path End       : \Step_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 990076p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_624/clock_0                                           macrocell23                0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_624/q                                        macrocell23   1250   1250  964232  RISE       1
\Step_Counter:CounterUDB:count_stored_i\/main_0  macrocell41   5164   6414  990076  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:count_stored_i\/clock_0          macrocell41                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_8\/q
Path End       : \ClockDiv:count_12\/main_5
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 990494p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_8\/q        macrocell28   1250   1250  977861  RISE       1
\ClockDiv:count_12\/main_5  macrocell24   4746   5996  990494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_8\/q
Path End       : \ClockDiv:count_11\/main_4
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 990494p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_8\/q        macrocell28   1250   1250  977861  RISE       1
\ClockDiv:count_11\/main_4  macrocell25   4746   5996  990494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_8\/q
Path End       : \ClockDiv:count_10\/main_3
Capture Clock  : \ClockDiv:count_10\/clock_0
Path slack     : 990494p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_8\/q        macrocell28   1250   1250  977861  RISE       1
\ClockDiv:count_10\/main_3  macrocell26   4746   5996  990494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_6\/q
Path End       : \ClockDiv:count_6\/main_2
Capture Clock  : \ClockDiv:count_6\/clock_0
Path slack     : 990593p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_6\/q       macrocell30   1250   1250  968043  RISE       1
\ClockDiv:count_6\/main_2  macrocell30   4647   5897  990593  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_9\/main_0
Capture Clock  : \ClockDiv:count_9\/clock_0
Path slack     : 990822p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_9\/main_0    macrocell27   4418   5668  990822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_8\/main_0
Capture Clock  : \ClockDiv:count_8\/clock_0
Path slack     : 990822p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_8\/main_0    macrocell28   4418   5668  990822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_6\/main_0
Capture Clock  : \ClockDiv:count_6\/clock_0
Path slack     : 990822p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_6\/main_0    macrocell30   4418   5668  990822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_6\/clock_0                                macrocell30                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_3\/main_0
Capture Clock  : \ClockDiv:count_3\/clock_0
Path slack     : 990822p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_3\/main_0    macrocell33   4418   5668  990822  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_7\/q
Path End       : \ClockDiv:count_7\/main_2
Capture Clock  : \ClockDiv:count_7\/clock_0
Path slack     : 991490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_7\/q       macrocell29   1250   1250  974947  RISE       1
\ClockDiv:count_7\/main_2  macrocell29   3750   5000  991490  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_11\/q
Path End       : \ClockDiv:count_12\/main_2
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 991621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_11\/q       macrocell25   1250   1250  975221  RISE       1
\ClockDiv:count_12\/main_2  macrocell24   3619   4869  991621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_10\/q
Path End       : \ClockDiv:count_12\/main_3
Capture Clock  : \ClockDiv:count_12\/clock_0
Path slack     : 991958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_10\/q       macrocell26   1250   1250  974445  RISE       1
\ClockDiv:count_12\/main_3  macrocell24   3282   4532  991958  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_12\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_10\/q
Path End       : \ClockDiv:count_11\/main_2
Capture Clock  : \ClockDiv:count_11\/clock_0
Path slack     : 991958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_10\/clock_0                               macrocell26                0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_10\/q       macrocell26   1250   1250  974445  RISE       1
\ClockDiv:count_11\/main_2  macrocell25   3282   4532  991958  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_11\/clock_0                               macrocell25                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_4\/q
Path End       : \ClockDiv:count_5\/main_2
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 991980p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_4\/q       macrocell32   1250   1250  977187  RISE       1
\ClockDiv:count_5\/main_2  macrocell31   3260   4510  991980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_7\/main_0
Capture Clock  : \ClockDiv:count_7\/clock_0
Path slack     : 992253p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_7\/main_0    macrocell29   2987   4237  992253  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_7\/clock_0                                macrocell29                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:not_last_reset\/main_0
Capture Clock  : \ClockDiv:not_last_reset\/clock_0
Path slack     : 992259p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q       macrocell22   1250   1250  983312  RISE       1
\ClockDiv:not_last_reset\/main_0  macrocell22   2981   4231  992259  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_3\/q
Path End       : \ClockDiv:count_5\/main_3
Capture Clock  : \ClockDiv:count_5\/clock_0
Path slack     : 992297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_3\/q       macrocell33   1250   1250  976943  RISE       1
\ClockDiv:count_5\/main_3  macrocell31   2943   4193  992297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_5\/clock_0                                macrocell31                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_3\/q
Path End       : \ClockDiv:count_4\/main_2
Capture Clock  : \ClockDiv:count_4\/clock_0
Path slack     : 992297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_3\/clock_0                                macrocell33                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_3\/q       macrocell33   1250   1250  976943  RISE       1
\ClockDiv:count_4\/main_2  macrocell32   2943   4193  992297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_4\/clock_0                                macrocell32                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : \ClockDiv:count_1\/main_2
Capture Clock  : \ClockDiv:count_1\/clock_0
Path slack     : 992313p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell36                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q       macrocell36   1250   1250  973992  RISE       1
\ClockDiv:count_1\/main_2  macrocell35   2927   4177  992313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_1\/clock_0                                macrocell35                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_2\/main_0
Capture Clock  : \ClockDiv:count_2\/clock_0
Path slack     : 992408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell22   1250   1250  983312  RISE       1
\ClockDiv:count_2\/main_0    macrocell34   2832   4082  992408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_2\/clock_0                                macrocell34                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_8\/q
Path End       : \ClockDiv:count_9\/main_2
Capture Clock  : \ClockDiv:count_9\/clock_0
Path slack     : 992650p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (BUS_CLK_1:R#1 vs. BUS_CLK_1:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_8\/clock_0                                macrocell28                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_8\/q       macrocell28   1250   1250  977861  RISE       1
\ClockDiv:count_9\/main_2  macrocell27   2590   3840  992650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_9\/clock_0                                macrocell27                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

