{
 "awd_id": "1115550",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "SHF: Small: Collaborative Research: A Systematic Approach to Multicore Parallel CAD",
 "cfda_num": "47.070",
 "org_code": "05010000",
 "po_phone": "7032927843",
 "po_email": "sabasu@nsf.gov",
 "po_sign_block_name": "Sankar Basu",
 "awd_eff_date": "2011-09-01",
 "awd_exp_date": "2015-08-31",
 "tot_intn_awd_amt": 240000.0,
 "awd_amount": 240000.0,
 "awd_min_amd_letter_date": "2011-07-06",
 "awd_max_amd_letter_date": "2011-07-06",
 "awd_abstract_narration": "This project aims at a systematic approach that integrates multi-level IC design automation \r\nflow by leveraging the parallel computational power in current and upcoming multi-core/many-core \r\nprocessors. The main challenge in this approach is to provide responsive high-level design decisions \r\nwhile incurring the massive computational cost of lower-level design algorithms. Fortunately, recent \r\ntrends in processor architectures provide a solution. Compared with traditional uniprocessor systems, \r\nemerging multi-core/many-core microprocessors have far more computational power but limited global \r\nmemory access capabilities. Parallel computational power may make it possible to break \r\nthe boundaries of the existing IC design hierarchy and to vertically integrate the IC optimization fow. \r\nThe potential benefits of an integrated solution are significant - accurate high-level design decisions \r\nbecome possible as low-level design details are derived concurrently, and low-level designs can also \r\ngreatly benefit from high-quality high-level decisions. Together, an efficient and high-quality design flow \r\nbecomes feasible, making design closure faster, thus saving time and reducing costs. \r\n\r\nThe proposed work has the potential to overcome the key limitations of existing hierarchical IC CAD \r\ntechnologies and enable new IC design automation solutions, which in turn can benefit the IC and \r\nsemiconductor industry. The PIs will work together with their industrial collaborators to develop and \r\ncommercialize the proposed work. The project will have beneficial impact on education. \r\nThe PIs intend to educate the next generation of software developers and practicing engineers \r\nin the design and innovation of IC design automation and parallel computing.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Hai",
   "pi_last_name": "Zhou",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Hai Zhou",
   "pi_email_addr": "haizhou@northwestern.edu",
   "nsf_id": "000492107",
   "pi_start_date": "2011-07-06",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Northwestern University",
  "inst_street_address": "633 CLARK ST",
  "inst_street_address_2": "",
  "inst_city_name": "EVANSTON",
  "inst_state_code": "IL",
  "inst_state_name": "Illinois",
  "inst_phone_num": "3125037955",
  "inst_zip_code": "602080001",
  "inst_country_name": "United States",
  "cong_dist_code": "09",
  "st_cong_dist_code": "IL09",
  "org_lgl_bus_name": "NORTHWESTERN UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "EXZVPWZBLUE8"
 },
 "perf_inst": {
  "perf_inst_name": "Northwestern University",
  "perf_str_addr": "633 CLARK ST",
  "perf_city_name": "EVANSTON",
  "perf_st_code": "IL",
  "perf_st_name": "Illinois",
  "perf_zip_code": "602080001",
  "perf_ctry_code": "US",
  "perf_cong_dist": "09",
  "perf_st_cong_dist": "IL09",
  "perf_ctry_name": "",
  "perf_ctry_flag": "1"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "779800",
   "pgm_ele_name": "Software & Hardware Foundation"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "7923",
   "pgm_ref_txt": "SMALL PROJECT"
  },
  {
   "pgm_ref_code": "7945",
   "pgm_ref_txt": "DES AUTO FOR MICRO & NANO SYST"
  }
 ],
 "app_fund": [
  {
   "app_code": "0111",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "040100",
   "fund_code": "01001112DB",
   "fund_name": "NSF RESEARCH & RELATED ACTIVIT",
   "fund_symb_id": "040100"
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 2011,
   "fund_oblg_amt": 240000.0
  }
 ],
 "por": {
  "por_cntn": "<div class=\"porColContainerWBG\">\n<div class=\"porContentCol\"><p><span>This project aims at a systematic approach that integrates multi-level IC design automation&nbsp;</span><span>flow by leveraging the parallel computational power in current and upcoming multi-core/many-core&nbsp;</span><span>processors. The main challenge in this approach is to provide responsive high-level design decisions&nbsp;</span><span>while incurring the massive computational cost of lower-level design algorithms. Fortunately, recent&nbsp;</span><span>trends in processor architectures provide a solution. Compared with traditional uniprocessor systems,&nbsp;</span><span>emerging multi-core/many-core microprocessors have far more computational power but limited global&nbsp;</span><span>memory access capabilities. Parallel computational power may make it possible to break&nbsp;</span><span>the boundaries of the existing IC design hierarchy and to vertically integrate the IC optimization fow.&nbsp;</span></p>\n<p><span>The impacts of an integrated solution are significant: accurate high-level design decisions&nbsp;</span><span>become possible as low-level design details are derived concurrently, and low-level designs can also&nbsp;</span><span>greatly benefit from high-quality high-level decisions. Together, an efficient and high-quality design flow&nbsp;</span><span>becomes feasible, making design closure faster, thus saving time and reducing costs.&nbsp;</span><span>The research work conducted in the project has overcome the key limitations of existing hierarchical IC CAD&nbsp;</span><span>technologies and enabled new IC design automation solutions, which in turn can benefit the IC and&nbsp;</span><span>semiconductor industry. A novel parallel program development approach has been developed, and many new parallel CAD programs have been created and tested for important IC design problems. </span><span>The project also has beneficial impact on human resources by&nbsp;</span><span>educating the next generation software developers and practicing engineers&nbsp;</span><span>in the design and innovation of IC design automation and parallel computing.</span></p><br>\n<p>\n\t\t\t\t      \tLast Modified: 01/02/2016<br>\n\t\t\t\t\tModified by: Hai&nbsp;Zhou</p>\n</div>\n<div class=\"porSideCol\"></div>\n</div>",
  "por_txt_cntn": "\nThis project aims at a systematic approach that integrates multi-level IC design automation flow by leveraging the parallel computational power in current and upcoming multi-core/many-core processors. The main challenge in this approach is to provide responsive high-level design decisions while incurring the massive computational cost of lower-level design algorithms. Fortunately, recent trends in processor architectures provide a solution. Compared with traditional uniprocessor systems, emerging multi-core/many-core microprocessors have far more computational power but limited global memory access capabilities. Parallel computational power may make it possible to break the boundaries of the existing IC design hierarchy and to vertically integrate the IC optimization fow. \n\nThe impacts of an integrated solution are significant: accurate high-level design decisions become possible as low-level design details are derived concurrently, and low-level designs can also greatly benefit from high-quality high-level decisions. Together, an efficient and high-quality design flow becomes feasible, making design closure faster, thus saving time and reducing costs. The research work conducted in the project has overcome the key limitations of existing hierarchical IC CAD technologies and enabled new IC design automation solutions, which in turn can benefit the IC and semiconductor industry. A novel parallel program development approach has been developed, and many new parallel CAD programs have been created and tested for important IC design problems. The project also has beneficial impact on human resources by educating the next generation software developers and practicing engineers in the design and innovation of IC design automation and parallel computing.\n\n\t\t\t\t\tLast Modified: 01/02/2016\n\n\t\t\t\t\tSubmitted by: Hai Zhou"
 }
}