@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register r_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_vert_collide. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":36:2:36:7|Pruning unused register posedge_ball_horiz_collide. Make sure that there are no unused intermediate registers.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bits 9 to 3 of ball_vert_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":60:2:60:7|Pruning register bit 0 of ball_vert_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bits 9 to 3 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":74:2:74:7|Pruning register bit 0 of ball_horiz_move[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CS263 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":59:11:59:11|Port-width mismatch for port i_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL271 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute_mv_vga_top.v":71:2:71:7|Pruning unused bits 7 to 5 of r_buttons[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_vpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/ch12.02-ball-absolute-mv/ball_absolute.v":46:2:46:7|Pruning register bit 0 of ball_hpos[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/dave/Shared/verilog/go-board-vg-hw/common/rtl/nes_controller.v":32:2:32:7|Pruning register bit 2 of r_state[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

