Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Feb 17 19:20:37 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing -file ./report/myproject_timing_synth.rpt
| Design            : myproject
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx_reg_3652_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer18_out_V_data_0_V_U/mem_reg_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.959ns (26.397%)  route 2.674ns (73.603%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=71954, unset)        0.000     0.000    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_clk
                         FDRE                                         r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx_reg_3652_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/wp_idx_reg_3652_reg[4]/Q
                         net (fo=5, unplaced)         0.136     0.213    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/Q[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.363 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/mem_reg_bram_0_i_25/O
                         net (fo=4, unplaced)         0.133     0.496    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/mem_reg_bram_0_i_25_n_7
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.646 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/mem_reg_bram_0_i_34/O
                         net (fo=1, unplaced)         0.197     0.843    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/mem_reg_bram_0_i_34_n_7
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.881 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_36_V_V_fifo_U/mem_reg_bram_0_i_19/O
                         net (fo=31, unplaced)        0.214     1.095    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_26_V_V_fifo_U/p_Val2_s_fu_5150_p129[3]
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.185 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_26_V_V_fifo_U/mem_reg_bram_0_i_11__7/O
                         net (fo=2, unplaced)         0.120     1.305    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_42_V_V_fifo_U/mux_4_2[1]
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.455 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_42_V_V_fifo_U/mem_reg_bram_0_i_10__20/O
                         net (fo=21, unplaced)        0.247     1.702    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_42_V_V_fifo_U/empty_n_reg_0
                         LUT2 (Prop_LUT2_I0_O)        0.038     1.740 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_42_V_V_fifo_U/i_ih_cast_mid2_v_reg_36353[4]_i_35/O
                         net (fo=1, unplaced)         0.197     1.937    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_41_V_V_fifo_U/data_window_42_V_V_full_n
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.975 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_41_V_V_fifo_U/i_ih_cast_mid2_v_reg_36353[4]_i_23/O
                         net (fo=1, unplaced)         0.152     2.127    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_38_V_V_fifo_U/full_n_reg_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.165 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_38_V_V_fifo_U/i_ih_cast_mid2_v_reg_36353[4]_i_12/O
                         net (fo=2, unplaced)         0.197     2.362    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_3_V_V_fifo_U/full_n_reg_2
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.400 r  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_3_V_V_fifo_U/i_ih_cast_mid2_v_reg_36353[4]_i_4/O
                         net (fo=5, unplaced)         0.170     2.570    conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_70_V_V_fifo_U/full_n_reg_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     2.608 f  conv_2d_cl_array_array_ap_fixed_8u_config2_U0/data_window_70_V_V_fifo_U/i_ih_cast_mid2_v_reg_36353[4]_i_1/O
                         net (fo=230, unplaced)       0.302     2.910    layer18_out_V_data_0_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_U0_data_V_data_2_V_read
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.948 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_27__3/O
                         net (fo=5, unplaced)         0.215     3.163    layer18_out_V_data_0_V_U/mem_reg_bram_0_i_27__3_n_7
                         LUT5 (Prop_LUT5_I0_O)        0.038     3.201 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_26__3/O
                         net (fo=5, unplaced)         0.215     3.416    layer18_out_V_data_0_V_U/mem_reg_bram_0_i_26__3_n_7
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.454 r  layer18_out_V_data_0_V_U/mem_reg_bram_0_i_2__116/O
                         net (fo=2, unplaced)         0.179     3.633    layer18_out_V_data_0_V_U/rnext[7]
                         RAMB18E2                                     r  layer18_out_V_data_0_V_U/mem_reg_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=71954, unset)        0.000     5.000    layer18_out_V_data_0_V_U/ap_clk
                         RAMB18E2                                     r  layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.284     4.681    layer18_out_V_data_0_V_U/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          4.681    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  1.048    




