Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Wed Oct 30 06:57:08 2024
| Host             : RSC-Precision-T3600 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file enhancedCROwrap_power_routed.rpt -pb enhancedCROwrap_power_summary_routed.pb -rpx enhancedCROwrap_power_routed.rpx
| Design           : enhancedCROwrap
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.226        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.129        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        4 |       --- |             --- |
| Slice Logic    |    <0.001 |      999 |       --- |             --- |
|   LUT as Logic |    <0.001 |      330 |     63400 |            0.52 |
|   BUFG         |    <0.001 |       10 |        32 |           31.25 |
|   CARRY4       |    <0.001 |       43 |     15850 |            0.27 |
|   F7/F8 Muxes  |    <0.001 |       96 |     63400 |            0.15 |
|   Register     |    <0.001 |      475 |    126800 |            0.37 |
|   Others       |     0.000 |       25 |       --- |             --- |
| Signals        |    <0.001 |      675 |       --- |             --- |
| PLL            |     0.121 |        2 |         6 |           33.33 |
| I/O            |     0.004 |       20 |       210 |            9.52 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.226 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.009 |      0.015 |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+---------+-----------------+
| Clock   | Domain  | Constraint (ns) |
+---------+---------+-----------------+
| extclk  | clk     |            10.0 |
| uartclk | uartclk |            10.0 |
+---------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| enhancedCROwrap  |     0.129 |
|   crores         |    <0.001 |
|     ro0          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro1          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro10         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro11         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro12         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro13         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro14         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro15         |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro2          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro3          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro4          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro5          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro6          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro7          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro8          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|     ro9          |    <0.001 |
|       and1       |    <0.001 |
|       not11      |    <0.001 |
|       not12      |    <0.001 |
|       not13      |    <0.001 |
|       not14      |    <0.001 |
|       not15      |    <0.001 |
|       not21      |    <0.001 |
|       not22      |    <0.001 |
|       not23      |    <0.001 |
|       not24      |    <0.001 |
|       not25      |    <0.001 |
|   encro          |     0.121 |
|     lowpll       |     0.061 |
|     uppll        |     0.061 |
|   sevensegm      |    <0.001 |
|     ctworo       |    <0.001 |
|       countforss |    <0.001 |
|     ssdis        |    <0.001 |
|   uart64         |     0.002 |
|     transmit     |    <0.001 |
+------------------+-----------+


