
10. Printing statistics.

=== multiplier16bit_17 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_13                        1
     NR_13_3                         1
     NR_3_13                         1
     NR_3_3                          1
     customAdder16_0                 1
     customAdder29_12                1

   Area for cell type \NR_13_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_3_13 is unknown!
   Area for cell type \NR_13_13 is unknown!
   Area for cell type \customAdder29_12 is unknown!
   Area for cell type \customAdder16_0 is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder29_12 ===

   Number of wires:                  3
   Number of wire bits:             76
   Number of public wires:           3
   Number of public wire bits:      76
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_13_13 ===

   Number of wires:                 27
   Number of wire bits:            195
   Number of public wires:          27
   Number of public wire bits:     195
   Number of ports:                 27
   Number of port bits:            195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                169
     AND2x2_ASAP7_75t_R            169

   Chip area for module '\U_SP_13_13': 14.784120
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_13 ===

   Number of wires:                220
   Number of wire bits:            269
   Number of public wires:         220
   Number of public wire bits:     269
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_24_24                        1
     DT_13_13                        1
     U_SP_13_13                      1

   Area for cell type \BK_24_24 is unknown!
   Area for cell type \DT_13_13 is unknown!
   Area for cell type \U_SP_13_13 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_24_24 ===

   Number of wires:                130
   Number of wire bits:            200
   Number of public wires:         130
   Number of public wire bits:     200
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              4
     AO21x1_ASAP7_75t_R              3
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R           5
     HAxp5_ASAP7_75t_R              12
     HalfAdder                      24
     INVx1_ASAP7_75t_R              27
     NAND2xp33_ASAP7_75t_R           6
     NOR2xp33_ASAP7_75t_R           11
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R           11

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_24_24': 25.150500
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_13 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_3_13': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_13 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_3_13                         1
     U_SP_3_13                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_3_13 is unknown!
   Area for cell type \U_SP_3_13 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== DT_13_13 ===

   Number of wires:                247
   Number of wire bits:            438
   Number of public wires:         247
   Number of public wire bits:     438
   Number of ports:                 27
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     FullAdder                     120
     HalfAdder                      12

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_13_3 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_13_3': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_3 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_13_3                         1
     U_SP_13_3                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_13_3 is unknown!
   Area for cell type \U_SP_13_3 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== DT_3_13 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_13_3 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_17                1
     NR_13_13                        1
       BK_24_24                      1
         HalfAdder                  24
       DT_13_13                      1
         FullAdder                 120
         HalfAdder                  12
       U_SP_13_13                    1
     NR_13_3                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_13_3                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_13_3                     1
     NR_3_13                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_3_13                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_3_13                     1
     NR_3_3                          1
       BK_4_4                        1
         HalfAdder                   4
       DT_3_3                        1
         HalfAdder                   2
       U_SP_3_3                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder29_12                1
       unsignedBrentKungAdder29bit      1
         BitwisePG                  29
         BlackCell                  21
         GrayCell                   28
         XorGate                    28

   Number of wires:               3537
   Number of wire bits:           4845
   Number of public wires:        3537
   Number of public wire bits:    4845
   Number of ports:               1887
   Number of port bits:           3030
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1394
     A2O1A1Ixp33_ASAP7_75t_R         5
     A2O1A1O1Ixp25_ASAP7_75t_R       3
     AND2x2_ASAP7_75t_R            292
     AO21x1_ASAP7_75t_R             80
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R          11
     FAx1_ASAP7_75t_R              140
     HAxp5_ASAP7_75t_R             147
     INVx1_ASAP7_75t_R             585
     NAND2xp33_ASAP7_75t_R          14
     NOR2xp33_ASAP7_75t_R           24
     O2A1O1Ixp33_ASAP7_75t_R         7
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R           7
     OR2x2_ASAP7_75t_R               7
     XNOR2xp5_ASAP7_75t_R           24
     XOR2xp5_ASAP7_75t_R            43

   Chip area for top module '\multiplier16bit_17': 504.745020
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.04e-04   1.39e-04   8.04e-08   2.43e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e-04   1.39e-04   8.04e-08   2.43e-04 100.0%
                          42.8%      57.2%       0.0%
Startpoint: B[4] (input port clocked by clk)
Endpoint: P[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
  27.07   27.07 v B[4] (in)
  33.50   60.57 v M3/S0/_16_/Y (AND2x2_ASAP7_75t_R)
  27.39   87.96 v M3/S1/U0/_2_/SN (HAxp5_ASAP7_75t_R)
  11.34   99.30 ^ M3/S1/U0/_4_/Y (INVx1_ASAP7_75t_R)
  13.48  112.77 v M3/S2/U1/_2_/CON (HAxp5_ASAP7_75t_R)
  12.38  125.15 ^ M3/S2/U1/_2_/SN (HAxp5_ASAP7_75t_R)
  11.08  136.23 v M3/S2/U1/_4_/Y (INVx1_ASAP7_75t_R)
  14.03  150.26 ^ M3/S2/_84_/CON (HAxp5_ASAP7_75t_R)
  11.94  162.20 v M3/S2/_85_/Y (INVx1_ASAP7_75t_R)
  17.80  180.00 ^ M3/S2/_49_/Y (O2A1O1Ixp33_ASAP7_75t_R)
  24.43  204.44 v M3/S2/_50_/Y (OAI21xp33_ASAP7_75t_R)
  37.24  241.68 ^ M3/S2/_51_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  28.45  270.13 v M3/S2/_55_/Y (OAI21xp33_ASAP7_75t_R)
  22.36  292.50 ^ M3/S2/_96_/CON (HAxp5_ASAP7_75t_R)
   9.31  301.80 v M3/S2/_97_/Y (INVx1_ASAP7_75t_R)
  17.60  319.40 ^ M3/S2/_76_/Y (NOR2xp33_ASAP7_75t_R)
  23.21  342.62 ^ M3/S2/_77_/Y (XNOR2xp5_ASAP7_75t_R)
  17.52  360.14 v adder1/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  13.08  373.22 ^ adder1/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.81  389.03 v adder1/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.84  411.87 v adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  433.51 v adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  461.57 v adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  488.95 v adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  512.90 v adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  17.01  529.90 ^ adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  546.81 v adder2/adder_module/uut15/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  559.74 ^ adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  575.41 v adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  597.50 v adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  618.66 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  639.83 v adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  670.93 v adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.40  704.33 v adder2/adder_module/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.40  732.73 v adder2/adder_module/uut63/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97  756.70 v adder2/adder_module/uut76/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76  786.46 ^ adder2/adder_module/uut104/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  786.46 ^ P[30] (out)
         786.46   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -786.46   data arrival time
---------------------------------------------------------
        9213.54   slack (MET)


