Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: ReadDipSwitches.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ReadDipSwitches.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ReadDipSwitches"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : ReadDipSwitches
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ipcore_dir/divide.vhd. Ignore this file from project file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ReadDipSwitches_vhdl.prj".
Compiling vhdl file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/DisplayDriver.vhd" in Library work.
Entity <displaydriver> compiled.
Entity <displaydriver> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" in Library work.
Architecture behavioral of Entity updatedisplay is up to date.
Compiling vhdl file "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ReadDipSwitches.vhd" in Library work.
Architecture behavioral of Entity readdipswitches is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ReadDipSwitches> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UpdateDisplay> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DisplayDriver> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ReadDipSwitches> in library <work> (Architecture <behavioral>).
Entity <ReadDipSwitches> analyzed. Unit <ReadDipSwitches> generated.

Analyzing Entity <UpdateDisplay> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 45: Unconnected output port 'rfd' of component 'divide'.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 45: Unconnected output port 'quotient' of component 'divide'.
WARNING:Xst:2211 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 45: Instantiating black box module <divide>.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 55: Unconnected output port 'rfd' of component 'divide'.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 55: Unconnected output port 'fractional' of component 'divide'.
WARNING:Xst:2211 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 55: Instantiating black box module <divide>.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 65: Unconnected output port 'rfd' of component 'divide'.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 65: Unconnected output port 'quotient' of component 'divide'.
WARNING:Xst:2211 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 65: Instantiating black box module <divide>.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 75: Unconnected output port 'rfd' of component 'divide'.
WARNING:Xst:753 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 75: Unconnected output port 'fractional' of component 'divide'.
WARNING:Xst:2211 - "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd" line 75: Instantiating black box module <divide>.
Entity <UpdateDisplay> analyzed. Unit <UpdateDisplay> generated.

Analyzing Entity <DisplayDriver> in library <work> (Architecture <Behavioral>).
Entity <DisplayDriver> analyzed. Unit <DisplayDriver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DisplayDriver>.
    Related source file is "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/DisplayDriver.vhd".
    Found 16x8-bit ROM for signal <display$mux0001>.
    Found 16x8-bit ROM for signal <display$mux0002>.
    Found 16x8-bit ROM for signal <display$mux0003>.
    Found 3-bit register for signal <selector>.
    Found 8-bit register for signal <display>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   3 ROM(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <DisplayDriver> synthesized.


Synthesizing Unit <UpdateDisplay>.
    Related source file is "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/UpdateDisplay.vhd".
Unit <UpdateDisplay> synthesized.


Synthesizing Unit <ReadDipSwitches>.
    Related source file is "C:/Users/noluc/Documents/Xilinx ISE Projects/BinaryCalculator/ReadDipSwitches.vhd".
Unit <ReadDipSwitches> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 3-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/divide.ngc>.
Loading core <divide> for timing and area information for instance <divider1>.
Loading core <divide> for timing and area information for instance <divider2>.
Loading core <divide> for timing and area information for instance <divider3>.
Loading core <divide> for timing and area information for instance <divider4>.

Synthesizing (advanced) Unit <divider1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal fractional<3> may hinder XST clustering optimizations.
Unit <divider1> synthesized (advanced).

Synthesizing (advanced) Unit <divider3>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal fractional<3> may hinder XST clustering optimizations.
Unit <divider3> synthesized (advanced).

Synthesizing (advanced) Unit <divider4>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal quotient<3> may hinder XST clustering optimizations.
Unit <divider4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ReadDipSwitches> ...

Optimizing unit <DisplayDriver> ...
WARNING:Xst:1710 - FF/Latch <display_7> (without init value) has a constant value of 1 in block <DisplayDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <display_7> (without init value) has a constant value of 1 in block <DisplayDriver>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ReadDipSwitches, actual ratio is 87.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ReadDipSwitches.ngr
Top Level Output File Name         : ReadDipSwitches
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 1281
#      GND                         : 5
#      INV                         : 93
#      LUT1                        : 35
#      LUT2                        : 36
#      LUT2_L                      : 3
#      LUT3                        : 276
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 46
#      LUT4_D                      : 9
#      LUT4_L                      : 13
#      MULT_AND                    : 36
#      MUXCY                       : 361
#      MUXF5                       : 1
#      VCC                         : 5
#      XORCY                       : 356
# FlipFlops/Latches                : 978
#      FD                          : 936
#      FDR                         : 32
#      FDS                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 8
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      601  out of    704    85%  
 Number of Slice Flip Flops:            978  out of   1408    69%  
 Number of 4 input LUTs:                517  out of   1408    36%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    108    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 978   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.247ns (Maximum Frequency: 160.075MHz)
   Minimum input arrival time before clock: 2.439ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: 6.638ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.247ns (frequency: 160.075MHz)
  Total number of paths / destination ports: 10706 / 964
-------------------------------------------------------------------------
Delay:               6.247ns (Levels of Logic = 9)
  Source:            updater/dispDriver/counter_22 (FF)
  Destination:       updater/dispDriver/display_6 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: updater/dispDriver/counter_22 to updater/dispDriver/display_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  updater/dispDriver/counter_22 (updater/dispDriver/counter_22)
     LUT4:I0->O            1   0.561   0.000  updater/dispDriver/counter_cmp_eq00001_wg_lut<0> (updater/dispDriver/counter_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  updater/dispDriver/counter_cmp_eq00001_wg_cy<0> (updater/dispDriver/counter_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  updater/dispDriver/counter_cmp_eq00001_wg_cy<1> (updater/dispDriver/counter_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  updater/dispDriver/counter_cmp_eq00001_wg_cy<2> (updater/dispDriver/counter_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  updater/dispDriver/counter_cmp_eq00001_wg_cy<3> (updater/dispDriver/counter_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  updater/dispDriver/counter_cmp_eq00001_wg_cy<4> (updater/dispDriver/counter_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O          10   0.179   0.752  updater/dispDriver/counter_cmp_eq00001_wg_cy<5> (updater/dispDriver/counter_cmp_eq00001_wg_cy<5>)
     LUT4:I3->O           34   0.561   1.075  updater/dispDriver/counter_cmp_eq0000_1 (updater/dispDriver/counter_cmp_eq00001)
     LUT4:I3->O            1   0.561   0.357  updater/dispDriver/display_mux0000<1>38 (updater/dispDriver/display_mux0000<1>38)
     FDS:S                     0.435          updater/dispDriver/display_6
    ----------------------------------------
    Total                      6.247ns (3.575ns logic, 2.672ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.439ns (Levels of Logic = 3)
  Source:            dipSwitches<7> (PAD)
  Destination:       updater/divider4/blk00000003/blk00000046 (FF)
  Destination Clock: clock rising

  Data Path: dipSwitches<7> to updater/divider4/blk00000003/blk00000046
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  dipSwitches_7_IBUF (dipSwitches_7_IBUF)
     INV:I->O              4   0.562   0.499  dipSwitchesTemp<7>1_INV_0 (dipLEDs_7_OBUF)
     begin scope: 'updater/divider1'
     begin scope: 'blk00000003'
     FD:D                      0.197          blk00000046
    ----------------------------------------
    Total                      2.439ns (1.583ns logic, 0.856ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            updater/dispDriver/display_6 (FF)
  Destination:       sevenSegmentDisplay<6> (PAD)
  Source Clock:      clock rising

  Data Path: updater/dispDriver/display_6 to sevenSegmentDisplay<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.495   0.380  updater/dispDriver/display_6 (updater/dispDriver/display_6)
     OBUF:I->O                 4.396          sevenSegmentDisplay_6_OBUF (sevenSegmentDisplay<6>)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.638ns (Levels of Logic = 3)
  Source:            dipSwitches<7> (PAD)
  Destination:       dipLEDs<7> (PAD)

  Data Path: dipSwitches<7> to dipLEDs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  dipSwitches_7_IBUF (dipSwitches_7_IBUF)
     INV:I->O              4   0.562   0.499  dipSwitchesTemp<7>1_INV_0 (dipLEDs_7_OBUF)
     OBUF:I->O                 4.396          dipLEDs_7_OBUF (dipLEDs<7>)
    ----------------------------------------
    Total                      6.638ns (5.782ns logic, 0.856ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> 

Total memory usage is 262800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    3 (   0 filtered)

