{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422996874048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422996874049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 03 13:54:33 2015 " "Processing started: Tue Feb 03 13:54:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422996874049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422996874049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422996874049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1422996874609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/bit8_to_3xbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/bit8_to_3xbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_to_3xBCD-bit8_to_3xBCD_arch " "Found design unit 1: bit8_to_3xBCD-bit8_to_3xBCD_arch" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996874993 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_to_3xBCD " "Found entity 1: bit8_to_3xBCD" {  } { { "vhdl source/bit8_to_3xBCD.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/bit8_to_3xBCD.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996874993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996874993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996874999 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996874999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996874999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875004 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875009 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_hex_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_HEX_DECODER-DE2_HEX_DECODER_arch " "Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875015 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_HEX_DECODER " "Found entity 1: DE2_HEX_DECODER" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875015 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator DE2_Board_top_level.vhd(531) " "VHDL syntax error at DE2_Board_top_level.vhd(531) near text \"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 531 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1422996875024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_board_top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl source/de2_board_top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875030 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_sram-SYN " "Found design unit 1: lcd_sram-SYN" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875035 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_SRAM " "Found entity 1: LCD_SRAM" {  } { { "vhdl source/LCD_SRAM.vhd" "" { Text "C:/Users/w92p177/Documents/GitHub/EELE466/vhdl source/LCD_SRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422996875035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422996875035 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422996875228 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 03 13:54:35 2015 " "Processing ended: Tue Feb 03 13:54:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422996875228 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422996875228 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422996875228 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422996875228 ""}
