{"vcs1":{"timestamp_begin":1699296632.073553024, "rt":0.85, "ut":0.40, "st":0.30}}
{"vcselab":{"timestamp_begin":1699296633.016000689, "rt":1.11, "ut":0.60, "st":0.25}}
{"link":{"timestamp_begin":1699296634.185955306, "rt":0.55, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699296631.239712624}
{"VCS_COMP_START_TIME": 1699296631.239712624}
{"VCS_COMP_END_TIME": 1699296634.839623753}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338100}}
{"stitch_vcselab": {"peak_mem": 222604}}
