global {
    min_data_size = 32
    allow_unordered_addresses = false
}

input rdl {
    process_component = "glb"
    default_rw_hw_access = false
}

output systemverilog {
    leaf_address_size = 12
    root_decoder_interface = leaf
    generate_child_addrmaps = true
}

