****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 50
        -report_by scenario
Design : vlsu_cam_top
Version: U-2022.12
Date   : Sun Jul 16 21:33:47 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U937/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U307/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1027/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1382/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U809/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3893/X (HDBSLT20_INV_0P75)
                                                   0.01      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2106/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.17 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                               -0.00      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2851/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3348/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2849/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U953/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1385/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U807/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U813/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1059/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U445/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2870/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U454/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U957/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U349/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3352/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3354/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1373/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U467/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2878/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.23 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  clock uncertainty                                0.03      0.19
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1028/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U347/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U818/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U805/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U476/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2846/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U486/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1031/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1378/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2883/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[7][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1063/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U311/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U835/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.07 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3818/X (HDBSLT20_INV_0P75)
                                                   0.01      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2124/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  clock uncertainty                                0.03      0.12
  library hold time                               -0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U365/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[26][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  clock uncertainty                                0.03      0.11
  library hold time                                0.01      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U748/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U987/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U528/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U359/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.18 f
  data arrival time                                          0.18

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  clock uncertainty                                0.03      0.14
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.18
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.18 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U326/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.20 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 f
  data arrival time                                          0.20

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.13      0.13
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  clock uncertainty                                0.03      0.16
  library hold time                                0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.20
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2892/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[6][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2872/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U866/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1051/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.21 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  clock uncertainty                                0.03      0.17
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U580/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[25][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: slow
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U556/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.19 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.19 f
  data arrival time                                          0.19

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  clock uncertainty                                0.03      0.15
  library hold time                                0.01      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.19
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U937/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[17][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  library hold time                                0.01      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2851/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1382/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3348/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[8][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1027/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U307/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[10][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U454/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3893/X (HDBSLT20_INV_0P75)
                                                   0.01      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2106/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.13 r
  data arrival time                                          0.13

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                               -0.00      0.09
  data required time                                         0.09
  ------------------------------------------------------------------------
  data required time                                         0.09
  data arrival time                                         -0.13
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1385/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U809/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U807/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3354/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2849/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.09 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7481/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.01      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7482/X (HDBSLT20_OR4B_1)
                                                   0.01      0.11 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7483/X (HDBSLT20_NR4_2)
                                                   0.03      0.14 r
  U2386/X (HDBSLT20_ND2_MM_1)                      0.01      0.15 f
  U1562/X (HDBSLT20_ND4_0P5)                       0.01      0.16 r
  U1817/X (HDBSLT20_NR4_0P5)                       0.01      0.18 f
  ctmTdsLR_1_1287/X (HDBSLT20_AOI21_0P5)           0.03      0.21 r
  U2032/X (HDBSLT20_AN2_MM_1)                      0.01      0.22 r
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U445/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1063/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[3][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U467/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.09 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7481/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.01      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7482/X (HDBSLT20_OR4B_1)
                                                   0.01      0.11 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7483/X (HDBSLT20_NR4_2)
                                                   0.03      0.14 r
  U2386/X (HDBSLT20_ND2_MM_1)                      0.01      0.15 f
  U1562/X (HDBSLT20_ND4_0P5)                       0.01      0.16 r
  U1817/X (HDBSLT20_NR4_0P5)                       0.01      0.18 f
  ctmTdsLR_1_1287/X (HDBSLT20_AOI21_0P5)           0.03      0.21 r
  U2729/X (HDBSLT20_AN2_MM_1)                      0.01      0.22 r
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][32]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.09 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7481/X (HDBSLT20_AOI2222_V2_0P5)
                                                   0.01      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7482/X (HDBSLT20_OR4B_1)
                                                   0.01      0.11 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U7483/X (HDBSLT20_NR4_2)
                                                   0.03      0.14 r
  U2386/X (HDBSLT20_ND2_MM_1)                      0.01      0.15 f
  U1562/X (HDBSLT20_ND4_0P5)                       0.01      0.16 r
  U1817/X (HDBSLT20_NR4_0P5)                       0.01      0.18 f
  ctmTdsLR_1_1287/X (HDBSLT20_AOI21_0P5)           0.03      0.21 r
  U2735/X (HDBSLT20_AN2_MM_1)                      0.01      0.22 r
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                               -0.00      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U301/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2870/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3352/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U311/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][19]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U953/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U813/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1028/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U287/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[18][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  library hold time                                0.01      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3023/X (HDBSLT20_INV_0P75)
                                                   0.00      0.15 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1168/X (HDBSLT20_AOI22_0P5)
                                                   0.02      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.01      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][21]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U537/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[28][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1059/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[16][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U987/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[12][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U957/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U349/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3869/X (HDBSLT20_INV_0P75)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1874/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.15 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[9][28]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                               -0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U528/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 f
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[19][37]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  library hold time                                0.01      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U510/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3890/X (HDBSLT20_INV_0P75)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U951/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.15 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][29]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                               -0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2867/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.17 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 f
  data arrival time                                          0.17

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[30][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.12 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.17
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U556/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[11][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.01      0.10
  data required time                                         0.10
  ------------------------------------------------------------------------
  data required time                                         0.10
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2861/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][23]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.13 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3775/X (HDBSLT20_INV_0P75)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U1009/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.15 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.15 r
  data arrival time                                          0.15

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][10]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                               -0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.15
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.13 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U506/X (HDBSLT20_OA2BB2_0P5)
                                                   0.01      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[29][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.00      0.09
  data required time                                         0.09
  ------------------------------------------------------------------------
  data required time                                         0.09
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2864/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[27][49]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U326/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][17]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.08 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.12 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U347/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 f
  data arrival time                                          0.14

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[14][36]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.09 r
  library hold time                                0.00      0.09
  data required time                                         0.09
  ------------------------------------------------------------------------
  data required time                                         0.09
  data arrival time                                         -0.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.06      0.06

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.06 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.09 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U3818/X (HDBSLT20_INV_0P75)
                                                   0.01      0.10 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2124/X (HDBSLT20_AOI22_0P5)
                                                   0.01      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  data arrival time                                          0.11

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[15][7]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.07 r
  library hold time                               -0.00      0.06
  data required time                                         0.06
  ------------------------------------------------------------------------
  data required time                                         0.06
  data arrival time                                         -0.11
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.10 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U327/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[2][48]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U805/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[21][31]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.14 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U2872/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/D (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[0][8]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.00      0.11
  data required time                                         0.11
  ------------------------------------------------------------------------
  data required time                                         0.11
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.15 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/U866/X (HDBSLT20_OA2BB2_0P5)
                                                   0.02      0.16 f
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/D (HDBSLT20_FDPQ_V2_1)
                                                  -0.00      0.16 f
  data arrival time                                          0.16

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11
  bhvl_model_gen.bhvl_model_gen_single.u_cam_mem/cam_reg[1][34]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.11 r
  library hold time                                0.01      0.12
  data required time                                         0.12
  ------------------------------------------------------------------------
  data required time                                         0.12
  data arrival time                                         -0.16
  ------------------------------------------------------------------------
  slack (MET)                                                0.04


1
