// Seed: 397414092
module module_0 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5,
    input tri id_6
);
  always id_4 = 1;
  uwire id_8;
  assign id_5 = 1;
  wire id_9;
  assign id_8 = 1;
  uwire id_10 = id_1;
  wire  id_11;
  wire  id_12 = id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor void id_3,
    output tri id_4
);
  assign id_4 = id_2;
  module_0(
      id_4, id_3, id_2, id_3, id_4, id_4, id_0
  );
endmodule
