// Seed: 673928927
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6
);
  assign id_3 = !1;
endmodule
module module_1 #(
    parameter id_18 = 32'd26,
    parameter id_5  = 32'd40
) (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    input wand _id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16
);
  logic _id_18;
  ;
  wire id_19;
  logic [-1  -  id_5 : (  (  id_18  )  )] id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_12,
      id_3,
      id_0,
      id_6,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
