#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  8 14:55:59 2019
# Process ID: 15540
# Current directory: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5928 D:\Users\Nathan\Professionnal Drive\Universite\Cours\INF1500\Labo\TP\project_2\project_2.xpr
# Log file: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/vivado.log
# Journal file: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV__5B_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/four_bit_full_adder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/one_bit_full_adder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 941.379 ; gain = 65.969
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 14:57:09 2019...
_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/Users/Nathan/Professionnal'
WARNING: [Vivado 12-818] No files matched 'Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
export_ip_user_files -of_objects [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Users/Nathan/Professionnal'
WARNING: [Vivado 12-818] No files matched 'Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
export_simulation -of_objects [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}] -directory {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files} -ipstatic_source_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'mini_UAL.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/sim/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded DIV_4_5B_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIV_4_5B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_4_to_1_mux_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [IP_Flow 19-3422] Upgraded four_bit_full_adder_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_four_bit_full_adder_0_0/src/four_bit_full_adder_one_bit_full_adder_0_0/src/one_bit_full_adder_xup_and2_0_0/one_bit_full_adder_xup_and2_0_0.xci
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block four_bit_full_adder_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_1 .
INFO: [IP_Flow 19-3422] Upgraded MIROIR_5B_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIROIR_5B_0 .
Exporting to file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL.hwh
Generated Block Design Tcl file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL_bd.tcl
Generated Hardware Definition File D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mini_UAL_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mini_UAL_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xlconcat_0_0/sim/DIV_4_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_xup_xor2_0_0/sim/DIV_4_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_0/sim/mini_UAL_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_1_0/sim/mini_UAL_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/625c/xup_4_to_1_mux_vector.srcs/sources_1/new/xup_4_to_1_mux_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_4_to_1_mux_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_4_to_1_mux_vector_0_0/sim/mini_UAL_xup_4_to_1_mux_vector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_4_to_1_mux_vector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_xor2_0_0/sim/mini_UAL_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_0/sim/mini_UAL_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_3_0/sim/mini_UAL_xlconcat_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_0/sim/MIROIR_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_0/sim/MIROIR_5B_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_1/sim/MIROIR_5B_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_2/sim/MIROIR_5B_xup_xor2_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_3_0/sim/MIROIR_5B_xup_xor2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xlconcat_0_0/sim/MIROIR_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/ipshared/3146/xup_nor5.srcs/sources_1/new/xup_nor5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_nor5_0_0/sim/MIROIR_5B_xup_nor5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_nor5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mini_UAL_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/ipshared/36fb/sim/ATAD_SPLIT_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ATAD_SPLIT_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/src/DIV_4_5B_ATAD_SPLIT_5_0_0/sim/DIV_4_5B_ATAD_SPLIT_5_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIV_4_5B_ATAD_SPLIT_5_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/82a1/sim/DIV_4_5B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIV_4_5B'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/sim/mini_UAL_DIV_4_5B_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_DIV_4_5B_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_ATAD_SPLIT_5_0_0/sim/mini_UAL_ATAD_SPLIT_5_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_ATAD_SPLIT_5_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_ATAD_SPLIT_5_0_1/sim/mini_UAL_ATAD_SPLIT_5_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_ATAD_SPLIT_5_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_ATAD_SPLIT_5_0_0/sim/MIROIR_5B_ATAD_SPLIT_5_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIROIR_5B_ATAD_SPLIT_5_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_ATAD_SPLIT_5_0_1/sim/MIROIR_5B_ATAD_SPLIT_5_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIROIR_5B_ATAD_SPLIT_5_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/8e37/sim/MIROIR_5B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIROIR_5B'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/sim/mini_UAL_MIROIR_5B_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_MIROIR_5B_0_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 923.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Users/Nathan/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mini_UAL_four_bit_full_adder_0_0> not found while processing module instance <four_bit_full_adder_0> [D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 923.793 ; gain = 143.668
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}]
WARNING: [Vivado 12-818] No files matched 'D:/Users/Nathan/Professionnal'
WARNING: [Vivado 12-818] No files matched 'Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
export_ip_user_files -of_objects [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Users/Nathan/Professionnal'
WARNING: [Vivado 12-818] No files matched 'Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
export_simulation -of_objects [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}] -directory {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files} -ipstatic_source_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [BD 41-1662] The design 'mini_UAL.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/sim/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'DIV_4_5B_ATAD_SPLIT_5_0_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'DIV_4_5B_0'. Failed to create IP subcores.
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'DIV_4_5B_0'. Failed to create IP subcores.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block DIV_4_5B_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_4_to_1_mux_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_four_bit_full_adder_0_0/src/four_bit_full_adder_one_bit_full_adder_0_0/src/one_bit_full_adder_xup_and2_0_0/one_bit_full_adder_xup_and2_0_0.xci
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block four_bit_full_adder_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIROIR_5B_0 .
Exporting to file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL.hwh
Generated Block Design Tcl file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL_bd.tcl
Generated Hardware Definition File D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mini_UAL_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mini_UAL_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_0/sim/mini_UAL_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_1_0/sim/mini_UAL_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/625c/xup_4_to_1_mux_vector.srcs/sources_1/new/xup_4_to_1_mux_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_4_to_1_mux_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_4_to_1_mux_vector_0_0/sim/mini_UAL_xup_4_to_1_mux_vector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_4_to_1_mux_vector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_xor2_0_0/sim/mini_UAL_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_0/sim/mini_UAL_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_3_0/sim/mini_UAL_xlconcat_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_0/sim/MIROIR_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_0/sim/MIROIR_5B_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_1/sim/MIROIR_5B_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_2/sim/MIROIR_5B_xup_xor2_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_3_0/sim/MIROIR_5B_xup_xor2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xlconcat_0_0/sim/MIROIR_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/ipshared/3146/xup_nor5.srcs/sources_1/new/xup_nor5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_nor5_0_0/sim/MIROIR_5B_xup_nor5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_nor5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_wrapper
"xvhdl --incr --relax -prj mini_UAL_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/36fb/sim/ATAD_SPLIT_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ATAD_SPLIT_5'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Users/Nathan/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mini_UAL_four_bit_full_adder_0_0> not found while processing module instance <four_bit_full_adder_0> [D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1371.395 ; gain = 17.035
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
Adding component instance block -- polymtl.ca:user:DIV_4_5B:1.0 - DIV_4_5B_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:xup:xup_4_to_1_mux_vector:1.0 - xup_4_to_1_mux_vector_0
Adding component instance block -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding component instance block -- polymtl.ca:user:four_bit_full_adder:1.0 - four_bit_full_adder_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_0
Adding component instance block -- xilinx.com:user:ATAD_SPLIT_5:1.0 - ATAD_SPLIT_5_1
Adding component instance block -- polymtl.ca:user:MIROIR_5B:1.0 - MIROIR_5B_0
Successfully read diagram <mini_UAL> from BD file <D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd>
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV__5B_4/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/four_bit_full_adder/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV__5B_4'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/four_bit_full_adder'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/one_bit_full_adder'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV__5B_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/four_bit_full_adder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/one_bit_full_adder'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/DIV_4_5B/hdl/DIV_4_5B_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
upgrade_ip [get_ips  {mini_UAL_DIV_4_5B_0_0 mini_UAL_MIROIR_5B_0_0 mini_UAL_four_bit_full_adder_0_0}] -log ip_upgrade.log
Upgrading 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd'
INFO: [IP_Flow 19-3420] Updated mini_UAL_DIV_4_5B_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated mini_UAL_MIROIR_5B_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated mini_UAL_four_bit_full_adder_0_0 to use current project options
Wrote  : <D:\Users\Nathan\Professionnal Drive\Universite\Cours\INF1500\Labo\TP\project_2\project_2.srcs\sources_1\bd\mini_UAL\mini_UAL.bd> 
Wrote  : <D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ui/bd_be801e78.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {mini_UAL_DIV_4_5B_0_0 mini_UAL_MIROIR_5B_0_0 mini_UAL_four_bit_full_adder_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}]
Wrote  : <D:\Users\Nathan\Professionnal Drive\Universite\Cours\INF1500\Labo\TP\project_2\project_2.srcs\sources_1\bd\mini_UAL\mini_UAL.bd> 
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/sim/mini_UAL.v
VHDL Output written to : D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded DIV_4_5B_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIV_4_5B_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_4_to_1_mux_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [IP_Flow 19-3422] Upgraded four_bit_full_adder_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_four_bit_full_adder_0_0/src/four_bit_full_adder_one_bit_full_adder_0_0/src/one_bit_full_adder_xup_and2_0_0/one_bit_full_adder_xup_and2_0_0.xci
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block four_bit_full_adder_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ATAD_SPLIT_5_1 .
INFO: [IP_Flow 19-3422] Upgraded MIROIR_5B_xlconcat_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIROIR_5B_0 .
Exporting to file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL.hwh
Generated Block Design Tcl file D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hw_handoff/mini_UAL_bd.tcl
Generated Hardware Definition File D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/synth/mini_UAL.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
launch_simulation
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Users/Nathan/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mini_UAL_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mini_UAL_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_0_0/sim/mini_UAL_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_1_0/sim/mini_UAL_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/625c/xup_4_to_1_mux_vector.srcs/sources_1/new/xup_4_to_1_mux_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_4_to_1_mux_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_4_to_1_mux_vector_0_0/sim/mini_UAL_xup_4_to_1_mux_vector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_4_to_1_mux_vector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xup_xor2_0_0/sim/mini_UAL_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_2_0/sim/mini_UAL_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_xlconcat_3_0/sim/mini_UAL_xlconcat_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_xlconcat_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_0_0/sim/MIROIR_5B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_0/sim/MIROIR_5B_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_1/sim/MIROIR_5B_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_1_2/sim/MIROIR_5B_xup_xor2_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_xor2_3_0/sim/MIROIR_5B_xup_xor2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_xor2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xlconcat_0_0/sim/MIROIR_5B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/ipshared/3146/xup_nor5.srcs/sources_1/new/xup_nor5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/src/MIROIR_5B_xup_nor5_0_0/sim/MIROIR_5B_xup_nor5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIROIR_5B_xup_nor5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/hdl/mini_UAL_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_UAL_wrapper
"xvhdl --incr --relax -prj mini_UAL_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_DIV_4_5B_0_0/sim/mini_UAL_DIV_4_5B_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_DIV_4_5B_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/ip/mini_UAL_MIROIR_5B_0_0/sim/mini_UAL_MIROIR_5B_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mini_UAL_MIROIR_5B_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Users/Nathan/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c6ff9ffe4fb43a8ac4bfe517adc47c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mini_UAL_wrapper_behav xil_defaultlib.mini_UAL_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mini_UAL_four_bit_full_adder_0_0> not found while processing module instance <four_bit_full_adder_0> [D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/bd/mini_UAL/sim/mini_UAL.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1429.859 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 15:04:34 2019...
