$date
	Thu Feb 22 19:53:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module s2p_testbench $end
$scope module dut $end
$var wire 1 ! charReceived $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serialIn $end
$var reg 8 % parallelOut [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
1#
0"
0!
$end
#1
b0 %
1"
#2
0"
0#
#3
1"
#4
0"
0$
#5
1"
#6
0"
1$
#7
1"
#8
0"
0$
#9
1"
#10
0"
1$
#11
1"
#12
0"
0$
#13
1"
#14
0"
1$
#15
1"
#16
0"
0$
#17
1"
#18
0"
1$
#19
1"
#20
0"
0$
#21
1"
#22
0"
1$
#23
1"
#24
b10101010 %
0"
1!
0$
#25
1"
#26
0"
