{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558247941829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558247941846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 23:39:01 2019 " "Processing started: Sat May 18 23:39:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558247941846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247941846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247941847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558247942131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558247942131 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_force_pads vbuf.v(70) " "Unrecognized synthesis attribute \"syn_force_pads\" at vbuf.v(70)" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 70 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vbuf.v 2 2 " "Found 2 design units, including 2 entities, in source file vbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vbuf " "Found entity 1: vbuf" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950644 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticeDulPortRam512x8 " "Found entity 2: latticeDulPortRam512x8" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_counter " "Found entity 1: N_bit_counter" {  } { { "NBitCounter.v" "" { Text "C:/Users/Arman/Desktop/Lab3/NBitCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 4 4 " "Found 4 design units, including 4 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 inpin " "Found entity 1: inpin" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950655 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetGen " "Found entity 2: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950655 ""} { "Info" "ISGN_ENTITY_NAME" "3 latticehx1k " "Found entity 3: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950655 ""} { "Info" "ISGN_ENTITY_NAME" "4 latticehx1k_pll " "Found entity 4: latticehx1k_pll" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_140L " "Found entity 1: Lab3_140L" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950657 ""} { "Info" "ISGN_ENTITY_NAME" "2 didp " "Found entity 2: didp" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950657 ""} { "Info" "ISGN_ENTITY_NAME" "3 dictrl " "Found entity 3: dictrl" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sec_pulse_every_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Sec_Pulse_Per_Sec " "Found entity 1: Half_Sec_Pulse_Per_Sec" {  } { { "Half_Sec_Pulse_Every_Sec.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeys.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "decodeKeys.v" "" { Text "C:/Users/Arman/Desktop/Lab3/decodeKeys.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrce.v 1 1 " "Found 1 design units, including 1 entities, in source file countrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 countrce " "Found entity 1: countrce" {  } { { "countrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/countrce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950672 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950672 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950672 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950672 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "C:/Users/Arman/Desktop/Lab3/bcd2segment.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247950674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247950674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_140L " "Elaborating entity \"Lab3_140L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558247950698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2segment bcd2segment:bcd2segment1 " "Elaborating entity \"bcd2segment\" for hierarchy \"bcd2segment:bcd2segment1\"" {  } { { "Lab3_140L.v" "bcd2segment1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispString dispString:dispString " "Elaborating entity \"dispString\" for hierarchy \"dispString:dispString\"" {  } { { "Lab3_140L.v" "dispString" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dispString.v(61) " "Verilog HDL assignment warning at dispString.v(61): truncated value with size 32 to match size of target (4)" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950709 "|Lab3_140L|dispString:dispString"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dictrl dictrl:dictrl " "Elaborating entity \"dictrl\" for hierarchy \"dictrl:dictrl\"" {  } { { "Lab3_140L.v" "dictrl" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950709 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(259) " "Verilog HDL Always Construct warning at Lab3_140L.v(259): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950710 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(265) " "Verilog HDL Always Construct warning at Lab3_140L.v(265): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950710 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "did_alarmMatch Lab3_140L.v(267) " "Verilog HDL Always Construct warning at Lab3_140L.v(267): variable \"did_alarmMatch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950710 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(273) " "Verilog HDL Always Construct warning at Lab3_140L.v(273): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950710 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(284) " "Verilog HDL Always Construct warning at Lab3_140L.v(284): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(286) " "Verilog HDL Always Construct warning at Lab3_140L.v(286): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(292) " "Verilog HDL Always Construct warning at Lab3_140L.v(292): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(298) " "Verilog HDL Always Construct warning at Lab3_140L.v(298): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(304) " "Verilog HDL Always Construct warning at Lab3_140L.v(304): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(310) " "Verilog HDL Always Construct warning at Lab3_140L.v(310): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(316) " "Verilog HDL Always Construct warning at Lab3_140L.v(316): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(322) " "Verilog HDL Always Construct warning at Lab3_140L.v(322): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(328) " "Verilog HDL Always Construct warning at Lab3_140L.v(328): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(334) " "Verilog HDL Always Construct warning at Lab3_140L.v(334): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(340) " "Verilog HDL Always Construct warning at Lab3_140L.v(340): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn Lab3_140L.v(346) " "Verilog HDL Always Construct warning at Lab3_140L.v(346): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950711 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdMones Lab3_140L.v(187) " "Output port \"dicLdMones\" at Lab3_140L.v(187) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdStens Lab3_140L.v(188) " "Output port \"dicLdStens\" at Lab3_140L.v(188) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdSones Lab3_140L.v(189) " "Output port \"dicLdSones\" at Lab3_140L.v(189) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdAMtens Lab3_140L.v(190) " "Output port \"dicLdAMtens\" at Lab3_140L.v(190) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdAMones Lab3_140L.v(191) " "Output port \"dicLdAMones\" at Lab3_140L.v(191) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdAStens Lab3_140L.v(192) " "Output port \"dicLdAStens\" at Lab3_140L.v(192) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dicLdASones Lab3_140L.v(193) " "Output port \"dicLdASones\" at Lab3_140L.v(193) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950712 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "didp didp:didp " "Elaborating entity \"didp\" for hierarchy \"didp:didp\"" {  } { { "Lab3_140L.v" "didp" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950717 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dicRun Lab3_140L.v(152) " "Verilog HDL Always Construct warning at Lab3_140L.v(152): variable \"dicRun\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950717 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sones Lab3_140L.v(153) " "Verilog HDL Always Construct warning at Lab3_140L.v(153): variable \"Sones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(153) " "Verilog HDL assignment warning at Lab3_140L.v(153): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stens Lab3_140L.v(154) " "Verilog HDL Always Construct warning at Lab3_140L.v(154): variable \"Stens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(154) " "Verilog HDL assignment warning at Lab3_140L.v(154): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mones Lab3_140L.v(155) " "Verilog HDL Always Construct warning at Lab3_140L.v(155): variable \"Mones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(155) " "Verilog HDL assignment warning at Lab3_140L.v(155): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sones Lab3_140L.v(157) " "Verilog HDL Always Construct warning at Lab3_140L.v(157): variable \"Sones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Lab3_140L.v(157) " "Verilog HDL Always Construct warning at Lab3_140L.v(157): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(157) " "Verilog HDL assignment warning at Lab3_140L.v(157): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stens Lab3_140L.v(158) " "Verilog HDL Always Construct warning at Lab3_140L.v(158): variable \"Stens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Lab3_140L.v(158) " "Verilog HDL Always Construct warning at Lab3_140L.v(158): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950718 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(158) " "Verilog HDL assignment warning at Lab3_140L.v(158): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mones Lab3_140L.v(159) " "Verilog HDL Always Construct warning at Lab3_140L.v(159): variable \"Mones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Lab3_140L.v(159) " "Verilog HDL Always Construct warning at Lab3_140L.v(159): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(159) " "Verilog HDL assignment warning at Lab3_140L.v(159): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mtens Lab3_140L.v(160) " "Verilog HDL Always Construct warning at Lab3_140L.v(160): variable \"Mtens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Lab3_140L.v(160) " "Verilog HDL Always Construct warning at Lab3_140L.v(160): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(160) " "Verilog HDL assignment warning at Lab3_140L.v(160): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Lab3_140L.v(163) " "Verilog HDL assignment warning at Lab3_140L.v(163): truncated value with size 32 to match size of target (1)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247950719 "|Lab3_140L|didp:didp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L3_led Lab3_140L.v(115) " "Output port \"L3_led\" at Lab3_140L.v(115) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558247950720 "|Lab3_140L|didp:didp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countrce didp:didp\|countrce:countrce1 " "Elaborating entity \"countrce\" for hierarchy \"didp:didp\|countrce:countrce1\"" {  } { { "Lab3_140L.v" "countrce1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce didp:didp\|regrce:regrce1 " "Elaborating entity \"regrce\" for hierarchy \"didp:didp\|regrce:regrce1\"" {  } { { "Lab3_140L.v" "regrce1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247950726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558247950973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L3_tx_data\[7\] GND " "Pin \"L3_tx_data\[7\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_tx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[0\] GND " "Pin \"L3_led\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[1\] GND " "Pin \"L3_led\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[2\] GND " "Pin \"L3_led\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[3\] GND " "Pin \"L3_led\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[4\] GND " "Pin \"L3_led\[4\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|L3_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMtens\[0\] GND " "Pin \"di_AMtens\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMtens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMtens\[1\] GND " "Pin \"di_AMtens\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMtens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMtens\[2\] GND " "Pin \"di_AMtens\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMtens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMtens\[3\] GND " "Pin \"di_AMtens\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMtens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMones\[0\] GND " "Pin \"di_AMones\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMones\[1\] GND " "Pin \"di_AMones\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMones\[2\] GND " "Pin \"di_AMones\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AMones\[3\] GND " "Pin \"di_AMones\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AMones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AStens\[0\] GND " "Pin \"di_AStens\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AStens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AStens\[1\] GND " "Pin \"di_AStens\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AStens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AStens\[2\] GND " "Pin \"di_AStens\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AStens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_AStens\[3\] GND " "Pin \"di_AStens\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_AStens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_ASones\[0\] GND " "Pin \"di_ASones\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_ASones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_ASones\[1\] GND " "Pin \"di_ASones\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_ASones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_ASones\[2\] GND " "Pin \"di_ASones\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_ASones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "di_ASones\[3\] GND " "Pin \"di_ASones\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558247951038 "|Lab3_140L|di_ASones[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558247951038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558247951133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "oneSecStrb " "No output dependent on input pin \"oneSecStrb\"" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558247951143 "|Lab3_140L|oneSecStrb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bu_rx_data_rdy " "No output dependent on input pin \"bu_rx_data_rdy\"" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558247951143 "|Lab3_140L|bu_rx_data_rdy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558247951143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558247951143 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558247951143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558247951143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558247951143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558247951181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 23:39:11 2019 " "Processing ended: Sat May 18 23:39:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558247951181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558247951181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558247951181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247951181 ""}
