INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/Adder_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Adder_1bit_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_1bit_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/HalfAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Main_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_test
