// Seed: 3174307352
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3
);
  parameter id_5 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri id_5,
    input wand id_6#(.id_8(1))
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd64,
    parameter id_4 = 32'd23,
    parameter id_5 = 32'd41
) (
    input  tri  id_0,
    input  wand _id_1
    , id_12,
    input  tri0 id_2,
    output tri  id_3,
    input  wor  _id_4,
    input  wire _id_5
    , id_13,
    output wor  id_6,
    input  tri  id_7,
    input  tri1 id_8,
    input  wire id_9,
    input  wand id_10
);
  wire id_14;
  logic [id_1 : id_5] id_15[id_4 : -1];
  assign id_6 = id_14;
  struct packed {
    logic id_16;
    logic id_17;
    logic id_18;
    logic id_19;
  } id_20 = id_0 != -1;
  assign id_20.id_18 = id_20.id_18;
  wire id_21 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_10,
      id_3
  );
  assign id_20.id_19 = 1;
endmodule
