Active-HDL 13.0.376.8320 2023-12-04 12:32:24

Elaboration top modules:
VHDL Configuration            testbench_for_registerfile


-----------------------------------------------------------------------------------------------------------
Entity          | Architecture    | Library       | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
registerfile_tb | TB_ARCHITECTURE | register_file |      | 13.0.376.8320 (Windows64) | -O3
RegisterFile    | Behavioral      | register_file |      | 13.0.376.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
VHDL Configuration                | Library       | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
testbench_for_registerfile        | register_file |      | 13.0.376.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
VHDL Package                      | Library       | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
standard                          | std           |      |                           | <unavailable>
TEXTIO                            | std           |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                    | ieee          |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD                       | ieee          |      | 13.0.376.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
Library                           | Comment
-----------------------------------------------------------------------------------------------------------
ieee                              | Standard IEEE packages library
register_file                     | None
std                               | Standard VHDL library
-----------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_registerfile testbench_for_registerfile


The performance of simulation is reduced. Version Student Edition
