Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,40
design__inferred_latch__count,0
design__instance__count,3971
design__instance__area,28129.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0018868058687075973
power__switching__total,0.0025893165729939938
power__leakage__total,2.7060643503773463e-08
power__total,0.004476149566471577
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.031432
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.031432
timing__hold__ws__corner:nom_tt_025C_1v80,0.329958
timing__setup__ws__corner:nom_tt_025C_1v80,12.279347
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.329958
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,37.8396
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,34
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.047683
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.047683
timing__hold__ws__corner:nom_ss_100C_1v60,0.874319
timing__setup__ws__corner:nom_ss_100C_1v60,-5.583029
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-32.937515
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.583029
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.874319
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,23.506462
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.025155
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.025155
timing__hold__ws__corner:nom_ff_n40C_1v95,0.117697
timing__setup__ws__corner:nom_ff_n40C_1v95,19.363739
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117697
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,38.589256
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,56
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.023015
clock__skew__worst_setup,-0.052035
timing__hold__ws,0.114509
timing__setup__ws,-6.177991
timing__hold__tns,0.0
timing__setup__tns,-36.666248
timing__hold__wns,0.0
timing__setup__wns,-6.177991
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114509
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,23.306038
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3971
design__instance__area__stdcell,28129.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.82117
design__instance__utilization__stdcell,0.82117
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,71392.7
design__violations,0
design__instance__count__setup_buffer,48
design__instance__count__hold_buffer,22
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3534
route__net__special,2
route__drc_errors__iter:1,2434
route__wirelength__iter:1,82791
route__drc_errors__iter:2,1382
route__wirelength__iter:2,81875
route__drc_errors__iter:3,1424
route__wirelength__iter:3,81750
route__drc_errors__iter:4,191
route__wirelength__iter:4,81456
route__drc_errors__iter:5,32
route__wirelength__iter:5,81462
route__drc_errors__iter:6,5
route__wirelength__iter:6,81483
route__drc_errors__iter:7,0
route__wirelength__iter:7,81450
route__drc_errors,0
route__wirelength,81450
route__vias,26352
route__vias__singlecut,26352
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,405.87
timing__unannotated_net__count__corner:nom_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.029143
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.029143
timing__hold__ws__corner:min_tt_025C_1v80,0.325488
timing__setup__ws__corner:min_tt_025C_1v80,12.555239
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.325488
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,37.891514
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.045143
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.045143
timing__hold__ws__corner:min_ss_100C_1v60,0.867828
timing__setup__ws__corner:min_ss_100C_1v60,-5.020862
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-29.419689
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-5.020862
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.867828
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.659304
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.023015
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.023015
timing__hold__ws__corner:min_ff_n40C_1v95,0.114509
timing__setup__ws__corner:min_ff_n40C_1v95,19.546978
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114509
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,38.621471
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.0355
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.0355
timing__hold__ws__corner:max_tt_025C_1v80,0.335699
timing__setup__ws__corner:max_tt_025C_1v80,11.973626
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335699
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,37.77597
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,56
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.052035
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.052035
timing__hold__ws__corner:max_ss_100C_1v60,0.882498
timing__setup__ws__corner:max_ss_100C_1v60,-6.177991
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-36.666248
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-6.177991
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.882498
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,23.306038
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.028897
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.028897
timing__hold__ws__corner:max_ff_n40C_1v95,0.121698
timing__setup__ws__corner:max_ff_n40C_1v95,19.173567
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121698
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,38.54882
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79924
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000757488
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000733502
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000354896
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000733502
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000363999999999999970822818495808093075538636185228824615478515625
ir__drop__worst,0.000756999999999999968920694204399524096515960991382598876953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
