Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o J:/EE 320/Essential last project/frameBuffer_isim_beh.exe -prj J:/EE 320/Essential last project/frameBuffer_beh.prj work.frameBuffer 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "J:/EE 320/Essential last project/vga_timing.vhd" into library work
Parsing VHDL file "J:/EE 320/Essential last project/sramController (2).vhd" into library work
Parsing VHDL file "J:/EE 320/Essential last project/frameBuffer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture yolo of entity sramController [\sramController(50000000)\]
Compiling architecture behavioral of entity vga_timing [vga_timing_default]
Compiling architecture taylor of entity framebuffer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable J:/EE 320/Essential last project/frameBuffer_isim_beh.exe
Fuse Memory Usage: 35820 KB
Fuse CPU Usage: 811 ms
