# Sequential Logic

**Important:** In SmartFusion 2 and IGLOO 2 devices, flip-flops do not power up in a known state. If no effective reset or set signal is applied to a flip-flop, the output state is considered indeterminate. This means the flip-flop could power up in either a '0' or '1' state, or even in a metastable state. It is recommended to initialize flip-flops to a known state using a reset signal at power-up.

## DFN1

D-Type Flip-Flop.

![](GUID-D47D7F38-2478-472A-8A7A-61AD9CE1318D-low.png "DFN1")

|Input|Output|
|-----|------|
|D, CLK|Q|

|CLK|D|Qn+1|
|---|---|----|
|not Rising|X|Qn|
|—|D|D|

## DFN1C0

D-Type Flip-Flop with active-low Clear.

![](GUID-E54E6DF5-7613-4CD3-B190-155FEB72D0E3-low.png "DFN1C0")

|Input|Output|
|-----|------|
|D, CLK, CLR|Q|

|CLR|CLK|D|Qn+1|
|---|---|---|----|
|0|X|X|0|
|1|not Rising|X|Qn|
|1|—|D|D|

## DFN1E1

D-Type Flip-Flop with active high Enable.

<br />

![](GUID-A2B0A20F-BA99-464D-A817-07D35BD70D2C-low.png "DFN1E1")

<br />

|Input|Output|
|-----|------|
|D, E, CLK|Q|

|E|CLK|D|Qn+1|
|---|---|---|----|
|0|X|X|Qn|
|1|not Rising|X|Qn|
|1|—|D|D|

## DFN1E1C0

D-Type Flip-Flop, with active-high Enable and active-low Clear.

![](GUID-192B71FD-7F0D-4B9D-B964-041261C6E029-low.png "DFN1E1C0")

|Input|Output|
|-----|------|
|CLR, D, E, CLK|Q|

|CLR|E|CLK|D|Qn+1|
|---|---|---|---|----|
|0|X|X|X|0|
|1|0|X|X|Qn|
|1|1|not Rising|X|Qn|
|1|1|—|D|D|

## DFN1E1P0

D-Type Flip-Flop with active-high Enable and active-low Preset.

![](GUID-104677AE-3D09-4A54-9340-AEE240840962-low.png "DFN1E1P0")

|Input|Output|
|-----|------|
|D, E, PRE, CLK|Q|

|PRE|E|CLK|D|Qn+1|
|---|---|---|---|----|
|0|X|X|X|1|
|1|0|X|X|Qn|
|1|1|not Rising|X|Qn|
|1|1|—|D|D|

## DLN1

Data Latch.

<br />

![](GUID-8891F4FF-4D52-4DCC-9A10-2CD47889FFA1-low.png "DLN1")

<br />

|Input|Output|
|-----|------|
|D, G|Q|

|G|D|Q|
|---|---|---|
|0|X|Q|
|1|D|D|

## DLN1C0

Data Latch with active-low Clear.

![](GUID-A6E4E3C0-F3B0-46BC-A05C-D5CF12E5AAF9-low.png "DLN1C0")

|Input|Output|
|-----|------|
|CLR, D, G|Q|

|CLR|G|D|Q|
|---|---|---|---|
|0|X|X|0|
|1|0|X|Q|
|1|1|D|D|

## DLN1P0

Data Latch with active-low Preset.

![](GUID-268FFA37-735F-4505-9A52-3EA6DBEF3990-low.png "DLN1P0")

|Input|Output|
|-----|------|
|D, G, PRE|Q|

|PRE|G|D|Q|
|---|---|---|---|
|0|X|X|1|
|1|0|X|Q|
|1|1|D|D|

## SLE

Sequential Logic Element.

![](GUID-5BC6F810-F522-4D89-B011-A5A7A6527846-low.png "SLE")

|Input|Output|
|-----|------|
|Name|Function|Q|
|D|Data input|
|CLK|Clock input|
|EN|Active-High CLK enable|
|ALn|Asynchronous Load. This active-Low signal<br /> either sets the register or clears the register depending on the value of<br /> ADn.|
|ADn[1](#ID-000013AB)|Static asynchronous load data. When ALn is active, Q goes to the complement of ADn.|
|SLn|Synchronous load. This active-Low signal<br /> either sets the register or clears the register depending on the value of SD,<br /> at the rising edge of clock.|
|SD[1](#ID-000013AB)|Static synchronous load data. When SLn is<br /> active \(that is, low\), Q goes to the value of SD at the rising edge of<br /> CLK.|
|LAT[1](#ID-000013AB)|Active-High Latch Enable. This signal enables<br /> latch mode when high and register mode when low.|

<br />

1.  ADn, SD, and LAT are static signals defined at design time and need to be tied to 0 or 1.

<br />

|ALn|ADn|LAT|CLK|EN|SLn|SD|D|Qn+1|
|---|---|---|---|---|---|---|---|----|
|0|ADn|X|X|X|X|X|X|!ADn|
|1|X|0|Not rising|X|X|X|X|Qn|
|1|X|0|—|0|X|X|X|Qn|
|1|X|0|—|1|0|SD|X|SD|
|1|X|0|—|1|1|X|D|D|
|1|X|1|0|X|X|X|X|Qn|
|1|X|1|1|0|X|X|X|Qn|
|1|X|1|1|1|0|SD|X|SD|
|1|X|1|1|1|1|X|D|D|

