$date
	Sat Oct 22 19:14:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#981081
b1 !
1"
#981082
b1 &
b1 %
1$
#981083
0"
#981086
1#
#981090
b0 &
b0 %
0#
0$
#1947162
b11001 &
b11001 %
1$
b11001 !
1"
#1947163
0"
#1947166
b1001100 &
b1001100 %
#1947170
b100110 &
b100110 %
#1947174
b10011 &
b10011 %
#1947178
b111010 &
b111010 %
#1947182
b11101 &
b11101 %
#1947186
b1011000 &
b1011000 %
#1947190
b101100 &
b101100 %
#1947194
b10110 &
b10110 %
#1947198
b1011 &
b1011 %
#1947202
b100010 &
b100010 %
#1947206
b10001 &
b10001 %
#1947210
b110100 &
b110100 %
#1947214
b11010 &
b11010 %
#1947218
b1101 &
b1101 %
#1947222
b101000 &
b101000 %
#1947226
b10100 &
b10100 %
#1947230
b1010 &
b1010 %
#1947234
b101 &
b101 %
#1947238
b10000 &
b10000 %
#1947242
b1000 &
b1000 %
#1947246
b100 &
b100 %
#1947250
b10 &
b10 %
#1947254
b1 &
1#
b1 %
#1947258
b0 &
b0 %
0#
0$
#2943140
b10 !
1"
#2943142
b10 &
b10 %
1$
#2943143
0"
#2943146
b1 &
b1 %
1#
#2943150
b0 &
0#
b0 %
0$
#4500012
