
---------- Begin Simulation Statistics ----------
simSeconds                                   0.025175                       # Number of seconds simulated (Second)
simTicks                                  25175092000                       # Number of ticks simulated (Tick)
finalTick                                 26165005000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    166.23                       # Real time elapsed on the host (Second)
hostTickRate                                151443904                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     52278112                       # Number of instructions simulated (Count)
simOps                                       54358004                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   314485                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     326997                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         50350184                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        52601338                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      245                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       53946140                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7884                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               170104                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            351427                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 100                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            50332124                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.071803                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.256370                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  38798054     77.08%     77.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2024714      4.02%     81.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    625265      1.24%     82.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     53031      0.11%     82.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2423075      4.81%     87.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2402868      4.77%     92.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1217974      2.42%     94.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    799825      1.59%     96.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1987318      3.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              50332124                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     802      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                3602461     26.82%     26.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     26.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                6610746     49.22%     76.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     76.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     76.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc               2808993     20.91%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 408129      3.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   291      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       403874      0.75%      0.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      15511770     28.75%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           31      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            15      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     29.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      8837985     16.38%     45.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     14464872     26.81%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     72.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      7229624     13.40%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7093456     13.15%     99.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       404513      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       53946140                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.071419                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            13431422                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.248978                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 82983397                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16371960                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        16319288                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 88680313                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                36399742                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        36172359                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16325755                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    50647933                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          53941934                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7089559                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4206                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  69                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7494043                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         207195                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       404484                       # Number of stores executed (Count)
system.cpu.numRate                           1.071335                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             171                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18060                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50620695                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      52431514                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.994656                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.994656                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.005373                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.005373                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   34861343                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22734247                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   70737826                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      615663                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     615750                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  74629896                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        5672240                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        404887                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          587                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          151                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  209252                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            207775                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3950                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               206078                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  201                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  205825                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998772                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     365                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             597                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              580                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          154595                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4232                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     50309284                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.042184                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.282901                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        38552695     76.63%     76.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2431593      4.83%     81.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1537393      3.06%     84.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          583198      1.16%     85.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1947079      3.87%     89.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          584733      1.16%     90.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          973556      1.94%     92.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          970059      1.93%     94.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2728978      5.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     50309284                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50620708                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               52431527                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     6030994                       # Number of memory references committed (Count)
system.cpu.commit.loads                       5626929                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     206375                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         36133774                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    28542487                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       402184      0.77%      0.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15491134     29.55%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           28      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     30.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      8830976     16.84%     47.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     14450816     27.56%     74.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      7225386     13.78%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5626929     10.73%     99.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       404065      0.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     52431527                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2728978                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4846301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4846301                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4846301                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4846301                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1209380                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1209380                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1209380                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1209380                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 114311264993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 114311264993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 114311264993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 114311264993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6055681                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6055681                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6055681                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6055681                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.199710                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.199710                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.199710                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.199710                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 94520.551847                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 94520.551847                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 94520.551847                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 94520.551847                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     32573966                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           66                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       203430                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     160.123708                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           66                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       401609                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            401609                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       402491                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        402491                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       402491                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       402491                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       806889                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       806889                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       806889                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       806889                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  74923195498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  74923195498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  74923195498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  74923195498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.133245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.133245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.133245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.133245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92854.401904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92854.401904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92854.401904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92854.401904                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 806892                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4442378                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4442378                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1209310                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1209310                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 114305202000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 114305202000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5651688                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5651688                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.213973                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.213973                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 94521.009501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94521.009501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       402440                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       402440                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       806870                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       806870                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  74921489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  74921489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.142766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.142766                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92854.473459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92854.473459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       186000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       186000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        93000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        93000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       184000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       184000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        92000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        92000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       403923                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         403923                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           70                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           70                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6062993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6062993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       403993                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       403993                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000173                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000173                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 86614.185714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 86614.185714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           51                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           51                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           19                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1706498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1706498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000047                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000047                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 89815.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 89815.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5707990                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             807916                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.065079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          920                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           25029904                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          25029904                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1634616                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              41825780                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4872569                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1993906                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5253                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               205720                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    73                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52673770                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   265                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3254401                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50900090                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      209252                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             206207                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47069711                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10646                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2331                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   3245166                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   253                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           50332124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.047756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.617670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 43050814     85.53%     85.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      386      0.00%     85.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8643      0.02%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   204974      0.41%     85.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1004112      1.99%     87.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4562      0.01%     87.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   202422      0.40%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      291      0.00%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5855920     11.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             50332124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004156                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.010922                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3244899                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3244899                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3244899                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3244899                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          267                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             267                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          267                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            267                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     19458000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     19458000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     19458000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     19458000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3245166                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3245166                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3245166                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3245166                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000082                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000082                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000082                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72876.404494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72876.404494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72876.404494                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72876.404494                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            2                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs              2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          212                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               212                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            55                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           55                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          212                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          212                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     15550500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     15550500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     15550500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     15550500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73351.415094                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73351.415094                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73351.415094                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73351.415094                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    212                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3244899                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3244899                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          267                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           267                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     19458000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     19458000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3245166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3245166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72876.404494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72876.404494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           55                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     15550500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     15550500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73351.415094                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73351.415094                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3323558                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                468                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            7101.619658                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12980876                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12980876                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5253                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   36201610                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    59808                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               52601652                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   68                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  5672240                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  404887                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   245                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     28935                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1835                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3693                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          625                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4318                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 52493962                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                52491647                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  51314358                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  56749054                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.042531                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.904233                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         140                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   45315                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    831                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   50                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 203421                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            5626929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             84.092669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           102.684595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3025490     53.77%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   17      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  145      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   52      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   33      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   58      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   31      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   40      0.00%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   70      0.00%     53.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     53.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  6      0.00%     53.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 33      0.00%     53.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 22      0.00%     53.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             197588      3.51%     57.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1154792     20.52%     77.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             154332      2.74%     80.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             434510      7.72%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             188694      3.35%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              44443      0.79%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              22564      0.40%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1935      0.03%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              14315      0.25%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              31323      0.56%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              18040      0.32%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               8963      0.16%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              21352      0.38%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              25096      0.45%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              26820      0.48%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              29962      0.53%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              32456      0.58%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           193742      3.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1202                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              5626929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5253                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2041938                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                39133575                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8971                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6450868                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2691519                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               52665754                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 31329                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2250101                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1851                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2722                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            53081238                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   147529215                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 33476005                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 41598335                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              52838947                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   242321                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6712935                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        100153298                       # The number of ROB reads (Count)
system.cpu.rob.writes                       105195056                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50620695                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   52431514                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        30                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    28                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       30                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  184                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               806889                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  807073                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 184                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              806889                       # number of overall misses (Count)
system.l2.overallMisses::total                 807073                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        14930000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     73615368500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        73630298500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       14930000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    73615368500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       73630298500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                212                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             806891                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                807103                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               212                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            806891                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               807103                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.867925                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999998                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999963                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.867925                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999998                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999963                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81141.304348                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91233.575498                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    91231.274618                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81141.304348                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91233.575498                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   91231.274618                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               401264                       # number of writebacks (Count)
system.l2.writebacks::total                    401264                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              184                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           806889                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              807073                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             184                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          806889                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             807073                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     13090000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  65546468500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    65559558500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     13090000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  65546468500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   65559558500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.867925                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999998                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999963                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.867925                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999998                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999963                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71141.304348                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81233.563105                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 81231.262228                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71141.304348                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81233.563105                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 81231.262228                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         807296                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             32                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           184                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              184                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     14930000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     14930000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.867925                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.867925                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81141.304348                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81141.304348                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          184                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          184                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     13090000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13090000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.867925                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.867925                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71141.304348                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71141.304348                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1856000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1856000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88380.952381                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88380.952381                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1646000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1646000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78380.952381                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78380.952381                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       806868                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          806868                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  73613512500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  73613512500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       806870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        806870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999998                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999998                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91233.649742                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91233.649742                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       806868                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       806868                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  65544822500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  65544822500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999998                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999998                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81233.637348                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81233.637348                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       401609                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           401609                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       401609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       401609                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1625261                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     811392                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.003053                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.192258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         3.875151                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4090.932591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.998763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  231                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2171                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1694                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   13720952                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  13720952                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    401264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    806889.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000093224500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        24758                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        24758                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1886759                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             377549                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      807072                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     401264                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    807072                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   401264                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                807072                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               401264                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  205554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  201117                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  200628                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  199764                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  12788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  21125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  24788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  25011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  24964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  24968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  25043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  25112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  25637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  27532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  26323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  27125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  29122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  27235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  26617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  24946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        24758                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.604249                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.199124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     12.110471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              2      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         15877     64.13%     64.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47          4235     17.11%     81.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63          4528     18.29%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            69      0.28%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           20      0.08%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            8      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            5      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         24758                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        24758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.207852                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.191479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.772827                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            22741     91.85%     91.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              402      1.62%     93.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              637      2.57%     96.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              578      2.33%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              304      1.23%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               56      0.23%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               40      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         24758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                51652608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             25680896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2051734627.22598982                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1020091445.94188571                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   25175007000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      20834.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        11712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     51640896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     25681536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 465221.735833179904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2051269405.490156650543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1020116867.894663572311                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          183                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       806889                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       401264                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5483000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  32193000750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 629021975750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29961.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39897.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1567601.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     51640960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       51652736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     25680896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     25680896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       806890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          807074                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       401264                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         401264                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         467764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2051271948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2051739712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       467764                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        467764                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1020091446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1020091446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1020091446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        467764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2051271948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3071831158                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               807072                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              401274                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        49968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        51537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        49965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        51529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        48478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        51483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        52577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        49971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        50080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        49997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        50044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        49937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        51508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        50058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        51445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        48495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        25053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        24665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        25114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        24558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        25706                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        24530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        25741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        25067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        25203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        25079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        25198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        25061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        24646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        25367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        24489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             17065883750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            4035360000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        32198483750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21145.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39895.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              739753                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             355499                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       113087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   683.836834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   532.574680                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.571552                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8312      7.35%      7.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        11009      9.73%     17.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7650      6.76%     23.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         8454      7.48%     31.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8376      7.41%     38.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7498      6.63%     45.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8685      7.68%     53.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        14243     12.59%     65.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        38860     34.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       113087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              51652608                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           25681536                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2051.734627                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1020.116868                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   24.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.97                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       404859420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       215161320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2895391380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1046265480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1987131120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  10133493630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1134068640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   17816370990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   707.698347                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2838529000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    840580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21496768500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       402681720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       214003845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2867195520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1048384800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1987131120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  10127600970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1139030880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   17786028855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   706.493103                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2851744250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    840580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21483553250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              807053                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        401264                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            405760                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 21                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                21                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         807051                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2421170                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2421170                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     77333632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 77333632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             807072                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   807072    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               807072                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          3322032500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4123904250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1614096                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       807024                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             807083                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       802873                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          212                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           811315                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        806870                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          636                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2420675                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2421311                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     77344064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                77371200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          807296                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  25680896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1614399                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000189                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.013744                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1614094     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     305      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1614399                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26165005000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1208924500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            318000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1210338000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1614207                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       807105                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             304                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
