# Analoglib

## Overview

Collection of Digital Library in cadence of 45nm

[**`NOT Gate`**](https://github.com/Nived151/DigitalLib/tree/main/notgate)

![NOT Gate](https://raw.githubusercontent.com/Nived151/DigitalLib/main/circuit%20diagram/or.png)

**`NOT Gate Output`**

![NOT Gate Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/not%20out.png?raw=true)

<br/>
<br/>

[**`AND Gate`**](https://github.com/Nived151/DigitalLib/tree/main/and)

![AND Gate Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/and.png?raw=true)

**`AND Gate Output`**

![AND Gate Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/and%20out.png?raw=true)

<br/>
<br/>

[**`NAND Gate`**](https://github.com/Nived151/DigitalLib/tree/main/nand)

![NAND Gate](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/nand.png?raw=true)

**`NAND Gate Output`**

![NAND Gate Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/nand%20out.png?raw=true)

<br/>
<br/>

[**`XOR Gate`**](https://github.com/Nived151/DigitalLib/tree/main/xor)

![XOR Gate](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/xor.png?raw=true)

**`XOR Gate Output`**

![XOR Gate](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/xor%20out.png?raw=true)

<br/>
<br/>

[**`6T XOR Gate`**](https://github.com/Nived151/DigitalLib/tree/main/6t%20xor)

![6T XOR Gate](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/xorr.png?raw=true)

**`6T XOR Gate Output`**

![6T XOR Gate Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/xorr%20out.png?raw=true)

<br/>
<br/>

[**`Full Adder`**](https://github.com/Nived151/DigitalLib/tree/main/adder)

![Full Adder](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/adder.png?raw=true)

**`Full Adder Output`**

![Full Adder Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/adder%20out.png?raw=true)

<br/>
<br/>

[**`D-Flip Flop`**](https://github.com/Nived151/DigitalLib/tree/main/ff)

![D-Flip Flop](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/ff.png?raw=true)

**`D-Flip Flop Output`**

![D-Flip Flop Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/ff%20out.png?raw=true)

<br/>
<br/>

[**`Master Slave D-Flip Flop`**](https://github.com/Nived151/DigitalLib/tree/main/Master%20Slave%20D-%20Flip%20Flop)

![Master Slave D-Flip Flop](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/master%20slave.png?raw=true)

**`Master Slave D-Flip Flop Output`**

![Master Slave D-Flip Flop Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/master%20slave%20out.png?raw=true)

<br/>
<br/>

[**`Comparator`**](https://github.com/Nived151/DigitalLib/tree/main/comperator)

![Comparator](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/comp.png?raw=true)

**`Comparator Output`**

![Comparator Output](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/comp%20out.png?raw=true)

<br/>
<br/>

[**`4-bit Counter`**](https://github.com/Nived151/DigitalLib/tree/main/4-Bit%20Counter)

![4-bit counter](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/counter.png?raw=true)
*Here melove is Master Slave D-Flip Flop

**`4-bit counter Ouptput`**

![4-bit counter Ouptput](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/counter%20out.png?raw=true)

<br/>
<br/>

[**`Digital to Analog Converter`**](https://github.com/Nived151/DigitalLib/tree/main/dac)

![Digital to Analog Converter](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/dac.png?raw=true)

**`Digital to Analog Converter Output`**

![Digital to Analog Converter Output]()

<br/>
<br/>

[**`6T-SRAM`**]()

![6T-SRAM](https://github.com/Nived151/DigitalLib/blob/main/circuit%20diagram/sram.png?raw=true)

**`6T-SRAM Output`**

![6T-SRAM Output]()
