<!DOCTYPE html><html lang="zh-CN"><head><meta http-equiv="content-type" content="text/html; charset=utf-8"><meta content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=0" name="viewport"><meta content="yes" name="apple-mobile-web-app-capable"><meta content="black-translucent" name="apple-mobile-web-app-status-bar-style"><meta content="telephone=no" name="format-detection"><meta name="description" content="技术博客"><title>byzjz | 天道酬勤</title><link rel="stylesheet" type="text/css" href="/css/style.css?v=0.0.0"><link rel="stylesheet" type="text/css" href="//cdn.bootcss.com/normalize/8.0.0/normalize.min.css"><link rel="stylesheet" type="text/css" href="//cdn.bootcss.com/pure/1.0.0/pure-min.css"><link rel="stylesheet" type="text/css" href="//cdn.bootcss.com/pure/1.0.0/grids-responsive-min.css"><link rel="stylesheet" href="//cdn.bootcss.com/font-awesome/4.7.0/css/font-awesome.min.css"><script type="text/javascript" src="//cdn.bootcss.com/jquery/3.3.1/jquery.min.js"></script><link rel="Shortcut Icon" type="image/x-icon" href="/favicon.ico"><link rel="apple-touch-icon" href="/apple-touch-icon.png"><link rel="apple-touch-icon-precomposed" href="/apple-touch-icon.png"><link rel="alternate" type="application/atom+xml" href="/atom.xml"><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = 'https://hm.baidu.com/hm.js?' + '6fd5e8499a34d43e06b6e62e27c90106';
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
  })();
  </script></head><body><div class="body_container"><div id="header"><div class="site-name"><h1 class="hidden">byzjz</h1><a id="logo" href="/.">byzjz</a><p class="description">天道酬勤</p></div><div id="nav-menu"><a class="current" href="/."><i class="fa fa-home"> 首页</i></a><a href="/archives/"><i class="fa fa-archive"> 归档</i></a><a href="/about/"><i class="fa fa-user"> 关于</i></a><a href="/atom.xml"><i class="fa fa-rss"> 订阅</i></a></div></div><div class="pure-g" id="layout"><div class="pure-u-1 pure-u-md-3-4"><div class="content_container"><div class="post"><h1 class="post-title"><a href="/2018/05/25/Altium-Design-18中英文对照/">Altium Design 18中英文对照</a></h1><div class="post-meta">2018-05-25</div><div class="post-content"><p>%s - No SI model for part@%s - 没有部件的SI模型<br>%s Degrees@%s 度<br>%s mm@%s 毫米<br>%s object selected in %s document@在%s个文档有%s个对象被选中<br>%s Objects Displayed (%s Selected)@%s 对象显示 (%s 被选择)<br>%s objects selected@%s 对象被选择<br>(custom)@(自定义)<br>(pixels)@(像素)<br>+12 Power Port@+12 电源端口<br>+5 Power Port@+5 电源端口<br>-5 Power Port@-5 电源端口<br>0 Hidden comment strings@0 隐藏注释行<br>0.01uF <a href="mailto:Capacitor@0.01uF" target="_blank" rel="noopener">Capacitor@0.01uF</a> 电容<br>0.1uF <a href="mailto:Capacitor@0.1uF" target="_blank" rel="noopener">Capacitor@0.1uF</a> 电容<br>1 Locked components@1 锁定元件<br>1 By Ascending X Then Ascending Y@根据 X递增量决定 Y递增量<br>1.0uF <a href="mailto:Capacitor@1.0uF" target="_blank" rel="noopener">Capacitor@1.0uF</a> 电容<br>100K Hertz Pulse@100KHz 脉冲<br>100K Hertz Sine Wave@100KHz 正弦波<br>100K Resistor@100K 电阻<br>10K Hertz Pulse@10KHz 脉冲<br>10K Hertz Sine Wave@10KHz 正弦波<br>10K Resistor@10K 电阻<br>10uF Capacitor@10uF 电容<br>1K Hertz Pulse@1KHz 脉冲<br>1K Hertz Sine Wave@1KHz 正弦波<br>1K Resistor@1K 电阻<br>1M Hertz Pulse@1MHz 脉冲<br>1M Hertz Sine Wave@1MHz 正弦波<br>2 Pads and vias with a hole size between 15and 30@2 焊盘和过孔的孔大小在15-30之间<br>2.2uF <a href="mailto:Capacitor@2.2uF" target="_blank" rel="noopener">Capacitor@2.2uF</a> 电容<br>4 All testpoints@4 全部测试点<br>4 Port Serial Interface@4 端口串行接口<br>4.7K <a href="mailto:Resistor@4.7K" target="_blank" rel="noopener">Resistor@4.7K</a> 电阻<br>47K Resistor@47K 电阻<br>5 Component track and arc silkscreenprimitives@5 元件丝印层的基本线和弧线<br>A Keyword@A关键字<br>Abort Simulation@终止仿真<br>About Design Explorer@关于设计浏览器<br>Absolute@绝对<br>Absolute Layer@绝对层<br>Absolute Origin@绝对原点<br>AC Small Signal Analysis Setup@交流小信号分析配置<br>Accept Changes (Create ECO)@承认改变 (建立 ECO)<br>Access Code@验证码<br>Accuracy@精度<br>Activates open documents@激活显示文本<br>Active Low Input@激活低电平输入<br>Active Low Output@激活低电平输出<br>Active project@当前激活项目<br>Active sheet@当前激活图纸<br>Active Signals@激活的信号<br>Add All@添加全部<br>Add All Waveforms@添加全部波形<br>Add as Rule@作为规则添加<br>Add Assembly Outputs@增加装配输出<br>Add Class@添加分类<br>Add Component Part@添加元件部件<br>Add Document@增加文本<br>Add Document to Focused Project@添加文档到当前项目<br>Add Documentation Outputs@增加文本输出<br>Add Existing Project@添加已存在的项目<br>Add Fabrication Outputs@增加生产输出<br>Add first condition@添加首要条件<br>Add From To@添加From To<br>Add Internal Plane@增加内电层<br>Add Layer@添加层<br>Add Library@添加库<br>Add License@添加许可证<br>Add Net@添加网络<br>Add Net Class@添加网络分类<br>Add Netlist Outputs@增加网表输出<br>Add New Cursor@增加新光标<br>Add New Model@添加新模式<br>Add New Project@添加新项目<br>Add One@添加一个<br>Add or Remove Libraries@添加或移出库文件<br>Add Other Outputs@添加其他输出<br>Add Plane@添加内电层<br>Add Plot@增加图表<br>Add Project To Version Control@将项目添加到版本控制<br>Add Remove Component Libraries@添加移出元件库<br>Add Remove Libraries@添加/移出库文件<br>Add Reports@增加报告<br>Add Selected@添加选择的<br>Add Selected Primitives to Component@添加所选基本元素到元件<br>Add Sheet Entry@添加图纸入口<br>Add Signal Layer@增加信号层<br>Add Suffix@加后缀<br>Add Template to Clipboard@添加模板到剪贴板<br>Add To Current Sheet@添加到当前图纸<br>Add to Custom Colors@添加到自定义颜色<br>Add To Design@添加到设计<br>Add To Entire Project@添加到整个项目<br>Add to new Y axis@增加到新Y轴<br>Add to Project@添加到项目<br>Add To Sheet@添加到图纸<br>Add To Version Control@添加到版本控制<br>Add top level signals to waveform@给波形增加顶层信号<br>Add Variant@添加变量<br>Add Watch@增加监视<br>Add Wave@增加波形<br>Add Wave To Plot@给图表增加波形<br>Add Waveform@增加波形<br>Add waveforms to the new plot@给新图表增加波形<br>Add Y Axis@增加 Y 轴<br>Add/Edit Model@增加/编辑模型<br>Add/Remove Libraries@装载/移出库文件<br>Add/Remove Library@装载/移出库<br>AddAlias@添加别名<br>Advanced (Query)@高级 (查询)<br>Advanced Mode@高级模式<br>Affected Document@所影响的文本<br>Affected Object@所影响的对象<br>Aggregate@合计<br>Align Bottom@底部对齐<br>Align Components@对齐元件<br>Align Components by Bottom Edges@根据元件下缘对齐<br>Align Components by Horizontal Centers@元件居中对齐<br>Align Components by Left Edges@元件左边对齐<br>Align Components by Right Edges@元件右边对齐<br>Align Components by Top Edges@元件对齐顶部边缘<br>Align Components by Vertical Centers@根据垂直中心对其元件<br>Align Left@左对齐<br>Align Right@右对齐<br>Align Top@顶部对齐<br>Aligned - Bottom@对齐 - 底部<br>Aligned - Center@对齐 - 中心<br>Aligned - Inside Left@对齐 - 内部左边<br>Aligned - Inside Right@对齐 - 内部右边<br>Aligned - Left@对齐 - 左边<br>Aligned - Right@对齐 - 右边<br>Aligned - Top@对齐 - 顶部<br>all@全部<br>All Components@全部元件<br>All Draft@全部草图<br>All Final@全部最终<br>All Hidden@全部隐藏<br>All Locked@全部锁定<br>All Nets@全部网络<br>All Off@全部关闭<br>All On@全部打开<br>All On Current Document@全部当前文档<br>All on Layer@全部打开层<br>All open schematic documents@所有打开原理图文档<br>All Orientations@所有方向<br>All schematic documents in the currentproject@当前项目中所有原理图文档<br>All Text Docs@全部文本文件<br>Allow Dock@允许停放<br>Allow multiple testpoints on same net@允许同一网络多个测试点<br>Allow Ports to Name Nets@允许端口到网络名<br>Allow Sheet Entries to Name Nets@允许图纸入口到网络名<br>Allow Short Circuit@允许电路短路<br>Allow Synchronization With Database@允许和数据库同步<br>Allow Synchronization With Library@允许和库同步<br>Allow testpoint under component@元件下允许测试点<br>Allow Vias under SMD Pads@SMD焊盘下允许过孔<br>Allowed Orientations@允许方向<br>Allowed Side and Order@允许边和定制<br>Alpha@字母<br>Alpha Numeric@字母数字<br>Alpha Numeric Suffix@字母数字下标<br>Alphabetically@字母顺序<br>Alternate 1@另一选择 1<br>Alternative@其他选择<br>Always load error file@总是加载错误文件<br>Amplitude@振幅<br>Analog@模拟<br>Analog +12V (+12V)@模拟 +12V (+12V)<br>Analog +5V (+5V)@模拟 +5V (+5V)<br>Analog Ground (AGND)@模拟地 (AGND)<br>Analog Routing 1@模拟布线层1<br>Analog Routing 2@模拟布线层2<br>Analog Routing 3@模拟布线层3<br>Analog Signal In@模拟信号输入<br>Analyse@分析<br>Analyses Setup@分析配置<br>Analyses/Options@分析/选项<br>Analysis@分析<br>Analysis Errors@分析错误<br>Analyze Design@分析设计<br>Analyze Document@分析文档<br>And Gate@与门<br>And to wrap long lines@增加到可交换长行<br>Angular@角形<br>Angular Dimension@角度<br>Angular Step@角幅<br>Animation speed@动画速度<br>Annotate@标注<br>Annotation@注释<br>Anode@正极<br>ANSI@ANSI<br>Any@任何<br>Aperture File (using Wizard formats)@光圈文件 (利用向导格式)<br>Aperture Library@光圈库<br>Aperture List@光圈列表<br>Aperture Matching Tolerances@D码表匹配公差<br>Append Sheet Numbers to Local Nets@附加图纸编号到本地网络<br>Applicable Binary Rules@适用的二元规则<br>Applicable Rules@适用的规则<br>Applicable Unary Rules@适用的一元规则<br>Apply Filter@应用过滤器<br>Apply to Active Chart Only@仅适用于激活图表<br>Apply to Entire Document@适用于整个文本<br>Arc@弧线<br>Arc (Any Angle)@弧形 (任何角度)<br>Arc (Center)@弧形 (定中心)<br>Arc (Edge)@弧形 (边限)<br>Arc Line Width@弧线宽度<br>Arc Radius@圆弧半径<br>Architecture@结构<br>Archive project document@存档项目文件<br>Arcs@弧形<br>Arithmetic@算法<br>Around Point@附近的点<br>Arrange All Windows Horizontally@水平排列所有窗口<br>Arrange All Windows Vertically@垂直排列所有窗口<br>Arrange Components Inside Area@在区域内排列元件<br>Arrange Components Within Room@在布局空间内排列元件<br>Arrange Outside Board@在底边界外排列<br>Arrange Within Rectangle@在矩形里排列<br>Arrange Within Room@在布局空间里排列<br>Arrow Length@箭头长度<br>Arrow Line Width@箭头线宽度<br>Arrow Position@箭头位置<br>Arrow Size@箭头大小<br>Arrow Style Power Port@发射型电源端口<br>Arrow Width@箭头宽度<br>Articles and Tutorials@文章和教程<br>Assembly %s@装配 %s<br>Assembly Drawings@装配制图<br>Assembly Outputs@装配输出<br>At Margin@在页边距<br>At Window@在窗口<br>Attributes on Layer@层上属性<br>Auto Create Composite@自动创建合成<br>Auto indent mode@自动缩进模式<br>Auto Pan Fixed Jump@自动平移固定范围<br>Auto Pan Off@自动平移关闭<br>Auto Pan Options@自动平移选项<br>Auto Pan ReCenter@自动平移至中心<br>Auto Placement@自动布局<br>Auto Placer@自动放置<br>Auto Route@自动布线<br>Auto save every@自动保存间隔<br>Auto Zoom@自动缩放<br>Auto-Increment During Placement@在布局时自动增加<br>Auto-Junction@自动加节点<br>Auto-Position Sheet@自动定位图纸<br>Automatic (Based on project contents)@自动（基于项目内容）<br>Automatically crossprobe first error@自动交叉检索第一个错误<br>Automatically Remove Loops@自动清除回路<br>Autopan Options@自动位移选项<br>Autoposition@自动定位<br>Autosave desktop@自动保存桌面设置<br>Available Libraries@当前库<br>Available Routing Strategies@可用的布线策略<br>Available Signals@可用的信号<br>Average Track Length (mil)@平均铜线长度（mil）<br>Avg@平均<br>Avoid Obstacle@避开障碍物<br>Back Annotate@反向标注<br>Background@背景<br>Backspace unindents@回车取消缩进<br>Backup Files@备份文件<br>Backup Options@备份选项<br>Ball Grid Arrays (BGA)@BGA<br>Ballistic@可变速度移动<br>Bank1@组列1<br>Bank2@组列2<br>Bar Style Power Port@条型电源端口<br>Bar to use as Main Menu@栏作为主菜单使用<br>Bar Type@栏类型<br>Bars@栏<br>Base Value@低电平<br>Baseline@基线<br>Baseline Dimension@基线尺度<br>Basic DC@基本直流<br>Batch@批处理<br>Batch Mode@批命令模式<br>Begin Group@开始分组<br>Below is a list of all the processesprovided by this server@以下列表是此服务提供的所有处理模块<br>Beta Deg@Beta降级<br>Bezier@曲线<br>BGA Options@BGA 选项<br>Bidirectional Signal Flow@双向信号流向<br>Bill of Materials@材料清单<br>Bill of Materials (By PartType) For Project[%]@项目[%s]物料清单(元件类型)<br>Bill of Materials For PCB%s@PCB %s材料清单<br>Bill of Materials For Project %s@项目材料清单%s<br>Bitmap File@位图文件<br>Blank Project (Embedded)@空白项目 (嵌入式)<br>Blank Project (FPGA)@空白项目 (FPGA)<br>Blank Project (Library Package)@空白项目 (库包)<br>Blank Project (PCB)@空白项目 (PCB)<br>Block Indent@块缩进<br>Block Name@块名称<br>Block Name : %s@块名称 : %s<br>Board@板<br>Board Area Color@板区域颜色<br>Board Dimensions@板尺寸<br>Board in 3D@3D 板视图<br>Board Information@板信息<br>Board La&amp;yers &amp; Colors@板层和颜色<br>Board La&amp;yers &amp;&amp; Colors@板层和颜色<br>Board Layers Colors@板层颜色<br>Board Layers &amp; Colors@板层和颜色<br>Board Layers and Colors@板层和颜色<br>Board Line Color@板层线颜色<br>Board Options@板选项<br>Board Shape@板形<br>Board Specifications@板技术参数<br>Bold Waveforms@实线波形<br>BOOLEAN@布尔数学体系<br>Border (Auto-Detect)@边界 (自动探测)<br>Border Color@边框颜色<br>Border On@边框显示<br>Border Width@边框宽度<br>Bottom@底层<br>Bottom Dielectric@底部绝缘层<br>Bottom Layer@底层<br>Bottom Layer Annular Ring Size@底层圆环尺寸<br>Bottom Overlay@底层丝印层<br>Bottom Paste@底层焊锡层<br>Bottom Solder@底层阻焊层<br>Bottom Solder Mask@底层阻焊层<br>BottomLayer@底层<br>BottomOverlay@底层丝印层<br>Brackets@支架<br>Break All Component Unions@从单元中分离出所有元件<br>Break Component from Union@从单元中分离出元件<br>Break Track@断开轨迹<br>Breakpoints@断点<br>Brightness@亮度<br>Bring To Front Of@带到某对象前面<br>Browse@浏览<br>Browse Component Libraries@浏览元件库<br>Browse Components@浏览元件<br>Browse Libraries@浏览库<br>Browse Library@浏览库文件<br>Bubble Help Advisor (Shift+F1)@浮动帮助顾问 (Shift+F1)<br>Build Composite@构造合成<br>Build Later@后来再建<br>Build PCB Project@构造 PCB 项目<br>Build Project@构造项目<br>Build Query@构造智能语句<br>Build Sooner@立即创建<br>Build-Up@绝缘层对<br>Building Query from Board@从板构造查询<br>Bus@总线<br>Bus Entry@总线入口<br>Bus indices out of range@总线超出范围<br>Bus range syntax errors@总线范围语法错误<br>Bus Width@总线线宽<br>By class@通过类<br>By document type@通过文本类型<br>C Menu@C 菜单<br>C Standard@C 标准<br>Calc. Copper Area@计算.铜面积<br>Calculated Impedance =@计算阻抗=<br>Calculated Trace Width =@计算线宽=<br>CAM Document@CAM 文档<br>CAM Editor@CAM 编辑器<br>Cannot Locate Document %s@无法找到%s文档信息<br>Capacitance@电容<br>Capacitor@电容<br>Capacitors@电容<br>Categories@类别<br>Cathode@负极<br>Center Dimension@中心点尺度<br>Center Horizontal@水平居中<br>Center of Object@对象中心<br>Center Vertical@垂直居中<br>Change Language@更换语言<br>Change Order@改变顺序<br>Change System Font@改变系统字体<br>Change Technology@改变封装技术<br>Channel Offset@通道偏移<br>Characteristic Impedance Driven Width@特性阻抗驱动线宽<br>Chart@制图<br>Chart name is blank@图表名称为空<br>Chart Options@图表选项<br>Check All Components@检查所有元件<br>Check In@签入<br>Check Mode@校验模式<br>Check Out@签出<br>Check Syntax@校验语法<br>Choose a snap grid size@选择捕获网格尺寸<br>Choose Color@选择颜色<br>Choose cursor to delete@选择要光标删除<br>Choose cursor to jump to@选择要跳转到的光标<br>Choose Default Backup Folder@选择缺省的备份文件夹<br>Choose Default Document Folder@选择缺省文档文件夹<br>Choose Design Rule Type@选择设计规则类型<br>Choose Document@选择文档<br>Choose Document Scope@选择文档范围<br>Choose Document to Open@选择要打开的文档<br>Choose Document to Place@选择文档放置<br>Choose Documents@选择文档<br>Choose Documents to Add to Project %s@选择文档加到项目%s<br>Choose Documents To Compare@选择比较文档<br>Choose documents to compare - one from theleft list and one from the right list@选择比较文档 - 一个从左面列表另一个从右面列表选择<br>Choose Project@选择项目<br>Choose Project Group to Open@选择要打开的项目组<br>Choose Project to Open@选择要打开的项目<br>Choose second corner@选择第二角<br>Choose the document to compare against thedesign hierarchy of %s@选择与设计层次%s进行比较的文本<br>Choose the document to compare against thedesign hierarchy of Documents.PRJPCB@选择与项目文本的层次设计进行比较的文本<br>Choose Top Level@选择顶层<br>Choose WAS-IS File for Back-Annotation fromPCB@从PCB选择 WAS-IS文件作为反向注释<br>Circle Style Power Port@循环型电源端口<br>Circuit@电路<br>Circuit Simulation@电路仿真<br>CKT@CKT<br>Clamping@箝位<br>Class I@分类 I<br>Class II@分类 II<br>Class Type@类型<br>Classes@分类<br>Classic Color Set@典型颜色设置<br>Clean All Nets@清除全部网络<br>Clean Single Nets@清除单一网络<br>Clear All Nets@清除全部网络<br>Clear All Test points@清除全部检测点<br>Clear All Testpoints@清除全部测试点<br>Clear Browser Marks@清除浏览器标记<br>Clear Class@清除类别<br>Clear Current Filter@清除当前过滤器<br>Clear Current Filter (Shift+C)@清除当前过滤器(Shift+C)<br>Clear Existing@清除已存在<br>Clear Filter@清除过滤器<br>Clear History@清除历史<br>Clear Memory@清除存储器<br>Clear non-numerical values@清除非数字的值<br>Clear Selected@清除已选<br>Clear Status@清除状态<br>Clear workspace compile messages oncompile@编译时清除工作空间编译信息<br>Clearance@间距<br>Click Clears Selection@单击清除选择<br>Click on the finish button to complete thetask@在结束按钮上点击完成任务<br>Client@客户端<br>Client License Usage@客户端许可证用法<br>Client Setup@客户端设置<br>Clip to Area@显示框内文本<br>Clipboard Reference@剪贴板属性<br>clock@时钟<br>Close ‘Compile Errors‘@关闭‘编译错误’面板<br>Close ‘Compiled Object Debugger‘@关闭‘编译对象调试器’面板<br>Close ‘Differences‘@关闭‘差异’面板<br>Close ‘Files‘@关闭‘文件’面板<br>Close ‘Help Advisor‘@关闭‘帮助顾问’面板<br>Close ‘Inspector‘@关闭 ‘检视器’<br>Close ‘Libraries‘@关闭 ‘库’<br>Close ‘List‘@关闭 ‘列表’<br>Close ‘Messages‘@关闭‘消息’面板<br>Close ‘navigator‘@关闭‘浏览器’面板<br>Close ‘Projects‘@关闭‘项目’面板<br>Close All Documents@关闭全部文件<br>Close Composite@关闭合成<br>Close Documents@关闭文档<br>Close Focused Project@关闭当前项目<br>Close Project@关闭项目<br>Close Project Documents@关闭项目文档<br>Collapse Row@折叠行<br>Collect Data For@数据收集类型<br>Collector@集电极<br>Color Options@颜色选项<br>Color Set@颜色设置<br>Colors &amp;&amp; Gray Scales@色彩/灰度级<br>Colours@颜色<br>Column Best Fit@适应列宽<br>Command Reference@命令参考<br>Command Status@命令状态栏<br>Comment type@注释类型<br>Comp Drag@拖动比较<br>Comparator@比较器<br>Comparison Type Description@比较类型描述<br>Compile Active Document@编译当前文档<br>Compile Active Project@编译当前项目<br>Compile All@编译全部<br>Compile All Open Projects@编译全部已打开的项目<br>Compile All Projects@编译所有项目<br>Compile Current Project@编译当前项目<br>Compile Document@编译文档<br>Compile Errors@编译错误<br>Compile FPGA Project@编译 FPGA 项目<br>Compile Later@后来再编译<br>Compile Library@编译库<br>Compile only if modified@仅编译修改之后<br>Compile PCB Project@编译 PCB 项目<br>Compile Project@编译项目<br>Compile Sooner@立即编译<br>Compiled@编译<br>Compiled Object Debugger@编译对象调试器<br>Compiler Options@编译选项<br>Compiling %s@正在编译 %s<br>Compiling Flattened Project@编译平行项目<br>Complex Data@复杂数据<br>component@元件<br>Component %s@元件%s<br>Component Actions@元件操作<br>Component Class Generator@元件分类发生器<br>Component Classes@元件分类<br>Component Comment@元件注释<br>Component Connections@元件连接<br>Component Cross Reference@元件互相参照<br>Component Cross Reference Report ForProject %s@项目元件交叉参考报告%s<br>Component Designator%s@元件标识符%s<br>Component Grid@元件网格<br>Component Links@元件链接<br>Component Name@部件名<br>Component Names@元件名称<br>Component Naming@元件命名<br>Component Nets@元件网络<br>Component Parameter@元件参数<br>Component Pin Designator@元件引脚标识符<br>Component Pin Editor@元件引脚编辑器<br>Component Pins@元件引脚<br>Component Placement@元件布局<br>Component Primitives@元件基本元素<br>Component Properties@元件属性<br>Component Report@元件报告<br>Component Rule Check@元件规则检查<br>Component scope for filtering andselection@过滤及选择元件的范围<br>Component Side@元件层<br>Component Type@元件类型<br>Component Types@元件类型<br>Component Wizard@元件向导<br>Component Wizard - Pin Grid Arrays (PGA)@元件向导 - PGA<br>Components@元件<br>Components Cut Wires@元件切线<br>Composite Drill Guide@合成钻孔向导<br>Composite Layers@合并层<br>Composite Properties@合成特性<br>Condition Type / Operator@类型/操作状态<br>Condition Value@条件值<br>Conductor Width@导体宽度<br>Conductors@导体<br>Configure Drill Pairs@配置钻孔层对<br>Configure Licenses@配置软件许可证<br>Configure PLD Compiler@配置PLD编译<br>Configure Project Options for ActiveProject@为当前项目配置项目选项<br>Confirm Delete Parameter@确认删除参数<br>Confirm Global Edit@确定全局编辑<br>Confirm Remove %s@确认删除%s<br>Confirm remove the layer %s@确认是删除层 %s<br>Confirm Selection Memory Clear@选择存储器清除时确认<br>Connect Layer@连接层<br>Connect Style@连接样式<br>Connect To@连接到<br>Connect to Net@连接到网络<br>Connect Wire Check@接线检查<br>Connect Wire Extractor@接线数据<br>Connected Copper@连接铜线<br>Connected Tracks@连接铜线<br>Connection Color@连接颜色<br>Connection Matrix@连接矩阵<br>Connector@连接器<br>Connector Type@连接器类型<br>Constant Level@常数等级<br>Constraints@约束限制<br>Contract All@全部压缩<br>Convert Part To Sheet Symbol@转换元件为图纸符号<br>Convert Selected Free Pads to Vias@将所选自由焊盘转换为过孔<br>Convert Selected Vias to Free Pads@将所选过孔转换为自由焊盘<br>Convert Special Strings@转换特殊字符串<br>Convert to DXP Plane Mode@转换为 DXP内电层模式<br>Coordinate@坐标<br>Coordinate Positions@坐标位置<br>Copper thickness@铜厚度<br>Copy (Ctrl+C)@复制 (Ctrl+C)<br>Copy Component@复制元件<br>Copy Footprint From/To@复制封装 从/到<br>Copy on Field@复制域<br>Copy preexisting edif models whenavailable@当可访问到时拷贝已经存在的EDIF模型<br>Copy Room Formats@复制布局空间格式<br>Copy to Layers@复制到层<br>Copyright ?Altium Limited 2002@ Altium 版权所有 2002<br>Core (%s)@核心 (%s)<br>Corner@角<br>Corner 1@角 1<br>Corner 2@角 2<br>Corrections@校正<br>Coupling@耦合<br>Create a new Board Level Design Project@创建新的板级设计项目<br>Create a new FPGA Design Project@创建新的FPGA设计项目<br>Create a new Integrated Library Package@创建新的集成库包<br>Create backup files@创建备份文件<br>Create compiled SimCode output file@创建编译SimCode输出文件<br>Create Component@创建元件<br>Create Engineering Change Order@创建工程改变顺序(ECO)<br>Create Expression@创建表达式<br>Create FFT Chart@新建FFT图表<br>Create Library@创建库<br>Create List From PCB@从PCB建表<br>Create Netlist From Connected Copper@从连接的铜板创建网表<br>Create New Chart@新建图表<br>Create New Database@新建数据库<br>Create Non-Orthoganal Room from selectedcomponents@根据所选元件创建非正交布局空间<br>Create Non-Orthogonal Room from Components@根据元件创建非正交布局空间<br>Create Orthogonal Room from Components@根据元件创建正交布局空间<br>Create Orthogonal Room from selectedcomponents@根据所选元件创建正交布局空间<br>Create Pairs From Layer Stack@从层堆栈中创建层对<br>Create Pairs From Used Vias@从所用过孔中创建层对<br>Create Projects from Path@从指定路径创建项目<br>Create Rectangle Room from selectedcomponents@根据所选元件创建矩形布局空间<br>Create Rectangular Room from Components@根据元件创建矩形布局空间<br>Create Report@建立报告<br>Create Report File@创建报告文件<br>Create Rule@创建规则<br>Create Sheet From Symbol@从符号创建图纸<br>Create Symbol From Sheet@从图纸创建符号<br>Create Union from Components@从元件创建单元<br>Create Union from Selected Components@根据所选元件创建单元<br>Create VHDL File From Symbol@从符号创建 VHDL 文件<br>Create VHDL from FPGA-Part@从 FPGA 零件创建 VHDL<br>Create VHDL Testbench@创建 VHDL 测试平台<br>Create Violations@创建违规信息<br>Cross Probe@插入探针<br>Cross Probe to Documents@文档中插入探针<br>Cross Probe to Schematic@交叉检索到原理图<br>Crossing Window@交叉窗口<br>Crossprobe schematic@交叉检索原理图<br>Crosstalk@串扰<br>Crosstalk Analysis@串扰分析<br>Crosstalk Waveforms@串扰分析<br>CTRL+Double Click Opens Sheet@CTRL+双击打开图纸<br>Current Component@当前元件<br>Current Document@当前文档<br>Current Font@当前字体<br>Current Layer@当前层<br>Current Origin@当前原点<br>Current Page@当前页<br>Cursor A@光标 A<br>Cursor B@光标 B<br>Cursor beyond EOF@EOF的光标<br>Cursor beyond EOL@EOL的光标<br>Cursor Grid Options@指针网格选项<br>Cursor through tabs@通过Tab移动光标<br>Cursor Type@光标类型<br>Curve Width@曲线宽度<br>Custom Aperture Library File (<em>.LIB)@自定义光圈库文件 (</em>.LIB)<br>Custom Height@自定义高<br>Custom Size@自定义大小<br>Custom Step@定制调试<br>Custom Style@自定义风格<br>Custom Width@自定义宽<br>Customize Resources@自定义资源<br>Customizing DefaultEditor Editor@用户缺省自定义编辑器<br>Customizing PCB Editor@自定义 PCB 编辑器<br>Customizing PCBLib Editor@自定义PCBLib编辑器<br>Customizing Sch Editor@自定义原理图编辑器<br>Customizing SchLib Editor@定制原理图库编辑器<br>Customizing VHDL Editor@自定义VHDL编辑器<br>Cut (Ctrl+X)@剪切 (Ctrl+X)<br>Cutout@挖除部分<br>Darken@调暗<br>Data Process@接线数据处理<br>Database Connection@数据库连接<br>Database key field@数据库关键字段<br>Database Link File@数据库链接文件<br>Database Link Options@数据库链接选项<br>Database Linking@数据库链接<br>Database Linking Menu@数据库链接菜单<br>Database Links@数据库链接<br>DatabaseLink@数据库链接<br>Datasheet@数据表<br>Datum@数据<br>Datum Dimension@数据尺度<br>DC Analysis@DC分析<br>DC Sweep Analysis Setup@直流扫描分析配置<br>Debugging Options@调试选项<br>Decision@判定<br>Declare Component At Cursor@在指针指向元件显示说明<br>Decrease@减少<br>Decrease Horizontal Spacing of Components@减小元件水平间距<br>Decrease Priority@降低优先级<br>Decrease Vertical Spacing of Components@减小元件的垂直间距<br>default@默认<br>Default Background@默认背景<br>Default Bars@缺省面板<br>Default Color Set@默认颜色设置<br>Default Designator@缺省名称<br>Default File Name@缺省文件名<br>Default Locations@默认位置<br>Default Power Object Names@默认电源对象名称<br>Default Primitives@默认基本元素<br>Default Prints@默认打印<br>Default Shortcuts@默认快捷方式<br>Default Stimulus@默认激励<br>Default Template Name@缺省模板名<br>Default time units@默认时间单位<br>Default Value@默认值<br>Default Vendor Family@默认厂家芯片系列<br>DefaultEditor@默认编辑<br>DefaultRowHeight@默认行高<br>Define from selected objects@从所选对象定义<br>Define the layout of the PGA footprint byselecting the proper values@选择适当的值定义PGA封装引脚布局<br>degrees@度数<br>Delete All@全部删除<br>Delete All Cursors@删除全部光标<br>Delete All Waveforms@删除全部波形<br>Delete Chart@删除图表<br>Delete Class@删除分类<br>Delete Current Cursor@删除当前光标<br>Delete Cursor@删除光标<br>Delete generated files before compile@编译之前删除生成的文件<br>Delete Net@删除网络<br>Delete Net Class@删除网络分类<br>Delete Plot@删除坐标图<br>Delete Watch@删除监视<br>Delete Waveform@删除波形<br>Delta Step@增量调试<br>Demote@降级<br>Density Map@密度图<br>Deselect All@取消全部选择<br>DeSelect All On Current Document@取消选择当前的全部文档<br>Design@设计<br>Design Documents@设计文本<br>Design Explorer DXP@ DXP 设计浏览器<br>Design Explorer DXP - %s@设计浏览器 DXP - %s<br>Design Explorer Error@设计浏览器错误<br>Design Explorer Information@设计浏览器信息<br>Design Explorer Preferences@设计浏览器属性<br>Design Explorer Project Manager@设计浏览器项目管理器<br>Design Explorer Version 7.1.70@设计浏览器 版本 7.1.70<br>Design Explorer Version 7.2.92@设计浏览器版本 7.2.92<br>Design Explorer Warning@设计浏览器告警<br>Design Rule Check@设计规则检查<br>Design Rule Checker@设计规则检查<br>Design Rules@设计规则<br>Designator@标识符<br>Designator Display@标识符显示<br>Designator Format@标识符格式<br>Designator Index Control@标识符指针控制<br>Designators@标识符<br>Destination Library@目标库<br>Device Family@器件系列<br>Dielectric constant@绝缘材料常数<br>Dielectric Properties@绝缘体属性<br>Differences@差异<br>Different@不同<br>Digital Ground (GND)@数字地层(GND)<br>Digital Objects@数字对象<br>Digital Power (VCC)@数字电源层(VCC)<br>Digital Routing 1@数字布线层1<br>Digital Routing 2@数字布线层2<br>Digital Routing 3@数字布线层3<br>Digital Routing 4@数字布线层4<br>Digital Routing 5@数字布线层5<br>Digital Routing 6@数字布线层6<br>Digital Signal In@数字信号输入<br>Digital supply VCC@数字电源VCC<br>Digital Supply VDD@数字电源VDD<br>Dimension@标注线<br>Dimensions@标注线<br>Diode@二极管<br>Diodes@二极管<br>Direction From Pad@出焊盘方向<br>Directive Options@提示选项<br>Directives@指令<br>Disable@不激活<br>Disable All@全部禁用<br>Disable All Watches@禁用全部监视<br>Disable dragging@取消拖动<br>Disable Update All@取消修改全部<br>Disable Update Selected@取消修改选择的<br>Disable Watch@禁用监视<br>Display Cross Sheet Connectors@显示图纸间连接符<br>Display FFT Charts@显示FFT图表<br>Display Full Hierarchy@显示全部层次<br>Display Graphical Lines@显示图形线条<br>Display Logical Designators@显示逻辑标识符<br>Display Mode@显示模式<br>Display Name@显示名称<br>Display Net Labels@显示网络标志<br>Display No Hierarchy@显示没有层次图<br>Display Options@显示选项<br>Display Physical Designators@显示物理标识符<br>Display Pins@显示引脚<br>Display Ports@显示端口<br>Display Printer Fonts@显示打印字体<br>Display Report@显示报告<br>Display shadows around menus, toolbars andpanels@显示菜单, 工具栏, 面板的阴影<br>Display Sheet@显示图纸<br>Display Sheet Entries@显示图纸入口<br>Display Sheet Symbols@显示图纸符号<br>Display Symbols@显示符号<br>Display System Information@显示系统信息<br>Distance factor@距离因素<br>Distribute Horizontally@水平居中分布<br>Distribute Vertically@垂直居中分布<br>Division Size@分割尺度<br>Do not group@不分组<br>Do you wish to delete the Parameter@你希望删除这个参数<br>Documen@文本<br>Document Editors@文档编辑器<br>Document Name@文档名称<br>Document Options@文档选项<br>Document Order@文档顺序<br>Document Parameters@文本参数<br>Document Path@文档路径<br>Document scope for filtering and selection@过滤选择文档范围<br>Documentation %s@文本 %s<br>Documentation Output@文本输出<br>Documents for %s@%s 文档<br>Documents for Free Documents@文档为自由文档<br>Does nothing@无任何操作<br>Don’t Annotate Component@不注释元件<br>Don’t care@不关注<br>dot@点<br>Dot Grid@网格点<br>Dotted@点<br>Double click line@双击行<br>Double Click Runs Inspector@鼠标双击则运行检视器<br>Double Sided@双面<br>Draft Thresholds@草图起点<br>Drag@拖动<br>Drag a column header here to group by thatcolumn@拖动一列标头到这列用于分组<br>Drag Orthogonal@直角拖动<br>Drag Selection@拖动选择内容<br>Drag Track End@拖动轨迹末端<br>Draw Solid@画实线<br>Draw to Custom Aperture@自定义光圈绘图<br>Drawing@制图<br>Drawing Tools@制图工具<br>DRC Error Markers@DRC 错误标记<br>DRC Report Options@DRC报告选项<br>DRC Violations@DRC违规数<br>Drill@钻孔机<br>Drill Drawing@钻孔图<br>Drill Drawing Plots@钻孔绘制图<br>Drill Drawing Symbols@钻孔绘制符号<br>Drill Drawings@钻孔图<br>Drill Guide@钻孔向导<br>Drill Guide Plots@钻孔导向图<br>Drill Pair Properties@钻孔层对属性<br>Drill Pairs@钻孔配对层<br>Drill-Pair Manager@钻孔层对管理器<br>Drill-Pair Properties@钻孔对属性<br>DrillDrawing@钻孔图<br>DrillGuide@钻孔向导<br>Dual in-line Package (DIP)@DIP<br>Duplicate Selected@复制被选<br>DXP Help Advisor@DXP 帮助指导<br>DXP Knowledge Base@DXP 知识库<br>DXP Learning Guides@DXP 学习指南<br>DXP Online help@DXP 在线帮助<br>Dynamic@动态<br>Dynamic transparency@动态透明效果<br>Earth@接地<br>Earth Power Port@接地电源端口<br>ECO Generation@ECO 启动<br>EDA Servers@EDA 服务<br>Edge Connectors@边缘连接器<br>EDIF Macro@EDIF宏<br>EDIF Menu@EDIF 菜单<br>EDIF Standard@EDIF 标准<br>Edit Buffer@编辑缓冲<br>Edit Command@编辑命令<br>Edit Comment@编辑注释<br>Edit Full Pad Layer Definition@编辑完整的焊盘层<br>Edit Keyword Properties@编辑关键字属性<br>Edit Language Syntax@编辑语言语法<br>Edit Layer@编辑层<br>Edit Library@编辑库<br>Edit Net@编辑网络<br>Edit Net Class@编辑网络分类<br>Edit Nets@编辑网络<br>Edit Number@编辑编号<br>Edit Pins@编辑引脚<br>Edit Polygonal Room Vertices@编辑多边形空间的顶点<br>Edit Rule Priorities@编辑规则优先级<br>Edit Rule Values@编辑规则数值<br>Edit Selected@编辑被选<br>Edit Simulation Signals@编辑仿真信号<br>Edit String@编辑字符串<br>Edit Style@编辑风格<br>Edit Values@编辑值<br>Edit Variant@编辑变量<br>Edit Wave@编辑波形<br>Editing Options@编辑选项<br>Editor Preferences@参数选择编辑器<br>EditScript@编辑脚本<br>Eight Layer (5 x Signal, 3 x Plane)@八层（5信号层，3内电层）<br>Elaborate and generate on compile@编译时详细阐述和产生<br>Electrical Grid@电子网格<br>Electrical Type@电气类型<br>Ellipse@椭圆形<br>Elliptical Arc@椭圆的弧线<br>Embedded@嵌入<br>Embedded apertures (RS274X)@内嵌光圈表[RS274X]<br>Embedded Project@嵌入式项目<br>Embedded Projects@嵌入式项目<br>Emitter@发射极<br>Enable All@全部启用<br>Enable All Watches@启用全部监视<br>Enable Font Substitution@允许字型替换<br>Enable In-Place Editing@启用位置编辑<br>Enable Update All@使能修改全部<br>Enable Update Selected@使能修改选择的<br>Enable Version Control@允许版本控制<br>Enable Watch@启用监视<br>Enabled@激活<br>End Angle@结束角度<br>End Layer@结束层<br>Enforce layer pairs settings@执行层对设置<br>Engineering Change Order@工程改变单<br>Entity/Configuration@实体/配置<br>Equalize Net Lengths@补偿网络长度<br>Error Marker@错误标记<br>Error Reporting@错误报告<br>Errors Detected@监测到错误<br>Errors or warnings found@发现错误或告警<br>Esc@取消<br>Example Layer Stacks@层堆栈举例<br>Examples@范例<br>Excel Template Filename@Excel 模板文件名<br>Exclude IEEE Directory@不包括IEEE目录<br>Exclude System Parameters@拒绝系统参数<br>Execute Changes@执行改变<br>Expand Row@扩展行<br>Expansion@扩展<br>Expansion value from rules@从规则扩展值<br>Expiry Date@有效期限<br>Explode@拆解<br>Explode Component to Free Primitives@将元件拆解为自由的基本元素<br>Explode Composite@拆解合成<br>Explode Coordinate to Free Primitives@将坐标拆解为自由的基本元素<br>Explode Dimension to Free Primitives@将尺度标注拆解为自由的基本元素<br>Explode Polygon to Free Primitives@将多边形敷铜拆解为自由的基本元素<br>Explore@浏览<br>Explore Differences@探测差异<br>ExplorerFramePanel@管理器框架面板<br>Exponential/Logarithmic@指数/对数<br>Export Grid Contents@导出内容<br>Export Netlist From PCB@从 PCB 导出网表<br>Export Selected Waveforms@导出选择的波形<br>Export to PCB@导出到 PCB<br>Export Using Template@导出使用模板<br>Expression@表达式<br>Extension Width@延伸宽度<br>Fabrication %s@生产 %s<br>Fabrication Outputs@生产输出<br>Falling Edge Flight Time@下降沿延迟时间<br>Falling Edge Overshoot@下降沿过冲<br>Falling Edge Slope@下降沿斜率<br>Falling Edge Undershoot@下降沿下冲<br>False@错误<br>Fanout@扇出<br>Fanout Direction@Fanout 方向<br>Fanout Options@Fanout 选项<br>Fanout Style@Fanout 风格<br>faster@快<br>Fatal Error@严重错误<br>File Mask@文件过滤<br>Files Found on All Search Paths@在全部路径上查找到的文件<br>Fill Color@填充颜色<br>Fills@填充<br>Film Box@胶片盒<br>Film Size@胶片尺寸<br>Film Wizard@胶片向导<br>Filter@过滤<br>Filter browsed objects@过滤浏览对象<br>Filter For@过滤<br>Filtered Objects@过滤对象<br>Final@最终<br>Final Properties@最终属性<br>Find and Replace Text@查找并替换文本<br>Find and Set Testpoints@选择和设置测试点<br>Find Component@查找部件<br>Find Coupled Nets@发现耦合网络<br>Find Selections@查找选择内容<br>Find Similar Objects@找出相似对象<br>Find text at cursor@光标位置查找文本<br>First Component@第一个元件<br>First Layer@首层<br>First Page@首页<br>First Transition@首次转换<br>Fit All Objects@适合全部对象<br>Fit Board@适合底板<br>Fit Document@适合大小文档<br>Fit Document (Ctrl+PgDn)@适合大小文档 (Ctrl+PgDn)<br>Fit Filtered Objects@适合过滤对象<br>Fit Selected@适合选择<br>Fit Selected Objects@适合选中对象<br>Fit Sheet@适合图纸<br>Fit Specified Area@适合指定区域<br>Fit Waveforms@适合波形<br>Fixed Size Jump@固定步长跳转<br>Flat (Only ports global)@平面（只对全局端口）<br>Flip Selection@翻转被选<br>FLOAT@浮点<br>Focus Wave@主波形<br>Font Substitutions@字型置换<br>Footprint@封装<br>Footprint Model@封装模型<br>Footprint not found@没有发现封装<br>Footprints@封装<br>For a parallel gap of@平行线间距<br>Force Columns Into View@所有列显示<br>Force complete tenting on bottom@在底部强制完全伸展<br>Force complete tenting on top@在顶部强制完全伸展<br>Foreground@前景<br>Formal Type@格式类型<br>Format and Radix@格式和基数<br>Format Axis@格式化轴<br>Format Wave@格式化波形<br>Format Y Axis@格式化 Y 轴<br>Formats@格式<br>Formatting@格式化<br>Found in@发现于<br>Four Layer (2 x Signal, 2 x Plane)@四层（2信号层，2内电层）<br>FPGA Options@FPGA 选项<br>FPGA Preferences@FPGA 参数选择<br>FPGA Project@FPGA项目<br>FPGA Projects@FPGA项目<br>Free Documents@自由文档<br>Free Objects@自由对象<br>From To Display Settings@飞线显示设置<br>From Tos@飞线<br>From-To Editor@飞线编辑器<br>Full Circle@圆环<br>Full line comment@全行注释<br>Full Query@完全查询<br>Full Results@全部结果<br>Full Stack@完全层叠<br>Function Definitions@函数定义<br>Gap@间隙<br>Gear 2@齿轮 2<br>Gear 3@齿轮 3<br>Gear 4@齿轮 4<br>Gear 5@齿轮 5<br>Gear 6@齿轮 6<br>Gear’s Method 1st Order@齿轮方法第1命令<br>Gear’s Method 2nd Order@齿轮方法第2命令<br>Gear’s Method 3rd Order@齿轮方法第3命令<br>Generate Change Orders@产生改变命令<br>Generate DRC Rules@产生DRC规则<br>Generate implicit modules for LPM, XBLOX orLogicB@为LPM, XBLOX orLogicB产生隐含模块<br>Generate Print Preview of Active Document@生成激活文档的打印预览<br>Generate Report@生成报告<br>Generate XSPICE Netlist@生成 XSPICE 连线表<br>Generates pick and place files@生成拾取和摆放文件<br>Gerber Files@Gerber文件<br>Gerber Setup@Gerber设置<br>Get Latest Version@得到最后的版本<br>Global (Netlabels and ports global)@全局（网络标号和全局端口）<br>GND Power Port@接地电源端口<br>Goto Line Number@转到连线编号<br>Graph@图表<br>Graphic@图形<br>Graphical@图形<br>Graphical Editing@图形编辑<br>Greater Equal@大于等于<br>Grid@栅格<br>Grid 1@网格1<br>Grid 2@网格2<br>Grid Color@网格颜色<br>Grid Range@网格范围<br>Grid Size@网格尺寸<br>Grid Type@栅格类型<br>Grids@网格<br>Ground Plane 1 (GND)@地平面层1(GND)<br>Ground Plane 2 (GND)@地平面层2(GND)<br>GroundPlane@地层<br>Group Binary@分组二进制<br>Group Line@分组线<br>Group undo@组取消操作<br>Grouped Columns@分组列<br>Guessed Model@高斯模型<br>Hatching Style@阴影样式<br>Help Advisor@帮助指导<br>Helper@助手<br>Hex@十进制<br>Hide All@全部隐藏<br>Hide All In Project@隐藏全部项目<br>Hide Component Nets@隐藏元件网络<br>Hide Connections@隐藏连接<br>Hide delay@隐藏延迟<br>Hide Net@隐藏网络<br>Hide panel after displaying waveforms@显示波形之后隐藏面板<br>Hierarchial Scopes@层次范围<br>Hierarchical (Sheet entry <-> portconnections)@层次（图纸入口<->端口连接）<br>Hierarchical Path@层次路径<br>High Confidence@非常匹配<br>High Current@高电流<br>High Level@高等级<br>Highest transparency@最高透明度<br>Highlight@高亮显示<br>Highlight by Graph@根据图形高亮<br>Highlight by Masking@根据遮蔽高亮<br>Highlight by Selecting@根据选择高亮<br>Highlight by Zooming@根据缩放高亮<br>Highlight Comments@高亮注释<br>Highlight Directives@高亮提示<br>Highlight in Full@完全高亮<br>Highlight Keywords@高亮关键字<br>Highlight Memory contents@高亮显示存储器内容<br>Highlight Numbers@高亮编号<br>Highlight Similar Waves@高亮类似波形<br>Highlight Strings@高亮字符<br>HiZ@高阻<br>Hole Size@孔大小<br>Hole Size Editor@孔大小编辑器<br>Hole Sizes@孔大小<br>Holes@孔<br>HoleSize@孔大小<br>Horizon@水平<br>horizontal@水平<br>Horizontal Spacing@水平间距<br>Horizontally@水平居中<br>How should the pads be relativelypositionned ?@如何相应的放置这些焊盘？<br>How should this plot appear?@本图表如何显示外观？<br>How wide should the outline be ?@需要多宽的外形尺寸？<br>How would you like the pads to be named ?@你希望如何命名这些焊盘？<br>I/O Type@I/O 类型<br>Idle state - ready for command@静止状态 - 准备执行命令<br>IEEE Symbol@IEEE 符号<br>IEEE Symbols@IEEE符号<br>ignore@忽略<br>Ignore Differences@忽略不同<br>Ignore Obstacle@忽略障碍物<br>Ignore Stubs (mil)@忽略分支（mil）<br>Illegal bus definitions@不合规定的总线定义<br>Illegal bus range values@不合规定的总线范围值<br>Impedance@阻抗<br>Impedance Calculation@阻抗计算<br>Impedance Formula Editor@阻抗公式编辑<br>Imperial@英制<br>Imperial (mil)@英制(mil)<br>Import Changes@导入更改<br>Import Changes From %s@从%s导入更改<br>Import FPGA Pin Data@导入FPGA引脚数据<br>Import FPGA Pin-Data to Part@导入FPGA引脚数据到元件<br>Import FPGA Pin-Data to Sheet@导入FPGA引脚数据到图纸<br>Import IBIS@输入 IBIS<br>Import Waveforms@导入波形<br>Import/Export@导入/导出<br>Include Bottom-Side@包含底部<br>Include Components@包括元件<br>Include Double-Sided@包含两侧<br>Include IEEE numeric_std Library@包括 IEEE numeric_std库<br>Include on New Printouts@包括在新打印输出<br>Include Parameters Owned By@包括自身参数归属<br>Include Power Parts@包括电源元件<br>Include Subdirectories@包括子目录<br>Include Synopsys Library@包括Synopsys库<br>Include Top-Side@包含顶部<br>Include unconnected mid-layer pads@包括未连接的中间层焊盘<br>Include with Clipboard and Prints@包括剪贴板和打印<br>Included Nets@包括网络<br>Increase@增加<br>Increase Horizontal Spacing of Components@增大元件水平间距<br>Increase Priority@提升优先级<br>Increase Vertical Spacing of Components@增大元件垂直间距<br>Increment Part Number@增加零件数<br>Inductance@电感<br>Inductor@电感<br>Inner Layer 1@中间层1<br>Inner Layer 2@中间层2<br>Inner Layer 3@中间层3<br>Inner Layer 4@中间层4<br>Inner Layer 5@中间层5<br>Inner Layer 6@中间层6<br>Input Output@输入输出<br>Insert All Wave Views@插入全部波形视图<br>Insert Duplicate@插入副本<br>Insert Line@插入线路<br>Insert Link@插入连接<br>Insert mode@插入模式<br>Insert Wave View@插入波形视图<br>Inside@内部<br>Inside Area@内部区域<br>Inside Edge@内部边沿<br>Inspect@检查<br>Inspector@检视器<br>Install Library@加载库<br>Installed@安装<br>Installed Libraries@已加载的库<br>Instance@实例<br>integer@整数<br>Integrated@集成<br>Integrated Library@集成库<br>Integration@综合<br>Integration method@集成方法<br>Interactive Placement@交互布局<br>Interactive Routing@交互式布线<br>Interactively Route Connections@交互式连接布线<br>Internal Layer Pairs@内部层对<br>Internal Plane %s@内电层 %s<br>Internal Planes@内电层<br>Internal Planes (P)@内电层 (P)<br>InternalPlane1@内电层1<br>InternalPlane1 ((%s))@内电层1((%s))<br>InternalPlane10@内电层10<br>InternalPlane10 ((%s))@内电层10 ((%s))<br>InternalPlane11@内电层11<br>InternalPlane11 ((%s))@内电层11 ((%s))<br>InternalPlane12@内电层12<br>InternalPlane12 ((%s))@内电层12 ((%s))<br>InternalPlane13@内电层13<br>InternalPlane13 ((%s))@内电层13 ((%s))<br>InternalPlane14@内电层14<br>InternalPlane14 ((%s))@内电层14 ((%s))<br>InternalPlane15@内电层15<br>InternalPlane15 ((%s))@内电层15 ((%s))<br>InternalPlane16@内电层16<br>InternalPlane16 ((%s))@内电层16 ((%s))<br>InternalPlane2@内电层2<br>InternalPlane2 ((%s))@内电层2 ((%s))<br>InternalPlane3@内电层3<br>InternalPlane3 ((%s))@内电层3 ((%s))<br>InternalPlane4@内电层4<br>InternalPlane4 ((%s))@内电层4 ((%s))<br>InternalPlane5@内电层5<br>InternalPlane5 ((%s))@内电层5 ((%s))<br>InternalPlane6@内电层6<br>InternalPlane6 ((%s))@内电层6 ((%s))<br>InternalPlane7@内电层7<br>InternalPlane7 ((%s))@内电层7 ((%s))<br>InternalPlane8@内电层8<br>InternalPlane8 ((%s))@内电层8 ((%s))<br>InternalPlane9@内电层9<br>InternalPlane9 ((%s))@内电层9 ((%s))<br>Invertor@反向器<br>IPC-D-356A Options@IPC-D-356A选项<br>Is Active@激活<br>Item Count@条目计数<br>Job Files@工作文件<br>Job Manager Menu@工作管理菜单<br>Job Manager Toolbar@工作管理工具栏<br>Jump@跳转<br>Jump To Current Cursor@跳转到当前光标<br>Jump To Cursor@跳转到光标<br>Jump to First Group Object in Selection@转移到被选中的第一个组对象<br>Jump to First Primitive Object inSelection@转移到被选中的第一个原始对象<br>Jump to Last Group Object in Selection@转移到被选中的最后一个组对象<br>Jump to Last Primitive Object in Selection@转移到被选中的最后一个原始对象<br>Jump To Location@转移到位置<br>Jump to Next Group Object in Selection@转移到被选中的下一个组对象<br>Jump to Next Primitive Object in Selection@转移到被选中的下一个原始对象<br>Jump to Previous Group Object in Selection@转移到被选中的前一级组对象<br>Jump to Previous Primitive Object inSelection@转移到被选中的前一级原始对象<br>Jump To Time@跳转到时间<br>Junction@结点<br>Junction Cap@节点电容<br>Junction DC@节点直流<br>Just this document@只这个文档<br>Keep last setup@保持以前配置<br>Keep Out Layer@禁止布线层<br>Keep-Out Layer@禁止布线层<br>Keepout@禁止布线<br>KeepOutLayer@禁止布线层<br>Key Mapping@关键映射<br>Keyword@关键字<br>Keyword Sets@关键字集<br>Kind@类型<br>Landscape@横向<br>Language Name@语言名称<br>Language Reference@语言参考<br>Language Setup@语言设置<br>large@大<br>Large 90@大于 90<br>Large Cursor 90@大光标 90<br>Large Icon@大图标<br>Last Component@最后的元件<br>Last Modified@最后修改<br>Last Page@末页<br>Last Transition@最后一次转换<br>Last Value@最后数值<br>Layer Checking@层校验<br>Layer Drawing Order@图层图纸顺序<br>Layer Information@层信息<br>Layer Name@图层名称<br>Layer No@图层编号<br>Layer Pair@层对信息<br>Layer Pairs@层配对<br>Layer Properties@图层属性<br>Layer Stack Manager@层堆栈管理器<br>Layer Stack Reference@层堆栈参考<br>Layer Stackup Legend@层堆栈图表<br>Layers@图层<br>Layers in layerstack only@仅在层堆栈中的层<br>LCD Cont@LCD 控制器<br>LCD Controller@LCD 控制器<br>Leader@引线<br>Leader Dimension@引线尺寸<br>Leading/Trailing Zeroes@前/后导零<br>Left Delimeter@左分隔符<br>Left Right Signal Flow@左右信号流向<br>Less Equal@小于等于<br>Level Seperator for Paths@根据路径分离层次<br>Lib Ref@库参考标号<br>Libraries@库<br>Libraries on Path@指定路径的库<br>Library Component Parameters@库元件参数<br>Library Component Properties@库元件属性<br>Library Component Rule Check@库元件规则检查<br>Library Description@库描述<br>Library Editor Workspace@库编辑器工作区<br>Library Layers@库图层<br>Library name@库名称<br>Library Options@库选项<br>Library path@库路径<br>Library Ref@库参考名<br>Library Reference@库参考名称<br>LibRef@库参考符号<br>License Type@许可证类型<br>Licensing@许可协议<br>Lighten@调亮<br>Line Grid@网格线<br>Line Number@线编号<br>Line Style@线类型<br>Line Width@线宽<br>linear@线性<br>Linear Diameter@线性直径<br>Linear Diameter Dimension@线性直径尺寸<br>Linear Dimension@线性尺寸<br>Linked To Sheet@链接到图纸<br>Literal@文字的<br>Loading Resources@载入资源<br>Local Colors@本地颜色<br>Local Signals@本地信号<br>Location@位置<br>Location  X1@位置 X1<br>Location  X2@位置 X2<br>Location X@位置 X<br>Location Y@位置 Y<br>Location Marks@位置标记<br>Location of Part@元件位置<br>Lock All Pre-routes@锁定全部预布线<br>Lock Designator@锁定标志符<br>Lock Pins@锁定引脚<br>Lock Primitives@锁定原始<br>Lock Sheet Primitive@锁定原始图<br>locked@锁定<br>Logarithmic@对数<br>Logic@对数<br>Logical@逻辑<br>Logical Designator@逻辑标志符<br>Low Confidence@低度匹配<br>Low Level@低等级<br>Lowest transparency@最低透明度<br>Lumped Elements@集中元素<br>Lumped Elements Pin Model@集中元素管脚模型<br>Make Equal@使相等<br>Make Horizontal Spacing of ComponentsEqual@使元件水平等间距<br>Make PCB Library@生成 PCB 库<br>Make Project Library@生成项目库<br>Make Vertical Spacing of Components Equal@使元件垂直等间距<br>Make VHDL Library@产生 VHDL 库<br>Manual@手动<br>Manufacturer@生产商<br>Map built-in libraries@映射内置库<br>Margin Width@边界宽度<br>Mark Manual Parameters@标记手控参数<br>Markers@标记<br>Mask@遮蔽<br>Mask Layers@遮蔽层<br>Mask Layers (A)@遮蔽层 (A)<br>Mask Level@遮蔽层次<br>Mask Matching@遮蔽匹配<br>Mask Set@遮蔽设置<br>Match By Parameters@按参数匹配<br>Material@材料<br>Max Dist. (mil)@最大距离（mil）<br>Max Width@最大线宽<br>Maximum (Ohms)@最大[欧姆]<br>Maximum (seconds)@最大[秒]<br>Maximum (Volts)@最大[伏特]<br>Maximum Stub Length@最大Stub长度<br>Maximum Via Count@最大过孔数量<br>Measure Distance@位距度量<br>Measure Primitives@基本度量<br>Measure Selected Objects@选定对象度量<br>Measure time@时间度量<br>Measurement@测量<br>Measurement Cursors@测量光标<br>Measurement Method@测量方法<br>Measurement Unit@度量单位<br>Measurement Units@度量单位<br>Mechanical@机械的<br>Mechanical 1@机械层1<br>Mechanical 10@机械层10<br>Mechanical 11@机械层11<br>Mechanical 12@机械层12<br>Mechanical 13@机械层13<br>Mechanical 14@机械层14<br>Mechanical 15@机械层15<br>Mechanical 16@机械层16<br>Mechanical 2@机械层2<br>Mechanical 3@机械层3<br>Mechanical 4@机械层4<br>Mechanical 5@机械层5<br>Mechanical 6@机械层6<br>Mechanical 7@机械层7<br>Mechanical 8@机械层8<br>Mechanical 9@机械层9<br>Mechanical Layer %s@机械层 %s<br>Mechanical Layer Pair@机械层配对<br>Mechanical Layer Pairs@机械层配对<br>Mechanical Layer(s) to Add to All Plots@机械层加到所有绘制图<br>Mechanical Layers@机械层<br>Mechanical Layers(M)@机械层 (M)<br>Mechanical Pair Properties@机械层配对属性<br>Mechanical1@机械层1<br>Mechanical16@机械层16<br>Mechanical2@机械层2<br>Mechanical3@机械层3<br>Mechanical4@机械层4<br>Mechanical5@机械层5<br>medium@中等的<br>Medium Confidence@中度匹配<br>Membership Checks@隶属关系校验<br>Merge All@全部合并<br>metric@公制<br>Microstrip@微波传输带<br>Mid Layer %s@中间层 %s<br>MidLayer1@中间层1<br>MidLayer10@中间层10<br>MidLayer11@中间层11<br>MidLayer12@中间层12<br>MidLayer13@中间层13<br>MidLayer14@中间层14<br>MidLayer15@中间层15<br>MidLayer16@中间层16<br>MidLayer17@中间层17<br>MidLayer18@中间层18<br>MidLayer19@中间层19<br>MidLayer2@中间层2<br>MidLayer20@中间层20<br>MidLayer21@中间层21<br>MidLayer22@中间层22<br>MidLayer23@中间层23<br>MidLayer24@中间层24<br>MidLayer25@中间层25<br>MidLayer26@中间层26<br>MidLayer27@中间层27<br>MidLayer28@中间层28<br>MidLayer29@中间层29<br>MidLayer3@中间层3<br>MidLayer30@中间层30<br>MidLayer4@中间层4<br>MidLayer5@中间层5<br>MidLayer6@中间层6<br>MidLayer7@中间层7<br>MidLayer8@中间层8<br>MidLayer9@中间层9<br>Mils/Sec@mils/秒<br>Mimic Orcad Ports@模拟的Orcad端口<br>Min Length (mil)@最小长度（mil）<br>Min Prim Length@最小基本长度<br>Min Width@最小线宽<br>Minimum (Ohms)@最小[欧姆]<br>Minimum (Volts)@最小[伏特]<br>Minimum Angle@最小角度<br>Minimum Annular Ring (x - y)@最小环孔 (x - y)<br>Minimum Clearance@最小间隙<br>Minimum Primitive Size@最小的原始尺寸<br>Mirror@镜像<br>Mirror Layers@镜像层<br>Mirrored@镜像<br>Mirrored Component@镜像元件<br>Miscellaneous Styles@附加风格<br>Mismatched bus label ordering@总线标记次序不匹配<br>Mismatched bus widths@总线宽度不匹配<br>Mismatched Bus-Section index ordering@总线部分索引次序不匹配<br>Missing@遗漏部分<br>Missing Pad Names@遗漏焊盘名称<br>Missing Pins in Sequence@序列中遗漏管脚<br>Mix Sim Menu@混合仿真菜单<br>Mix Sim Standard@混合仿真标准<br>Mixed Sim@混合仿真<br>Model@模型<br>Model Assignments@模型分配<br>Model Found@发现模型<br>Model Map@模型连接信息<br>Model Name@模型名<br>Model Name not found in project librariesor installed libraries@在项目库及已加载库中没有发现模型名<br>Model Path@模型路径<br>Model Pin Designator@模型引脚标识符<br>Model Type@模块类型<br>Models@模型<br>Models for %s@%s 模型<br>Modification Type Description@修改类型描述<br>Modifications@更改<br>Modify Composite@修改合成<br>Modify Wave Colors@修改波形颜色<br>Mono@单色<br>Monte Carlo Analysis Setup@Monte Carlo分析配置<br>More Buttons@其他工具按钮<br>More Documents@更多文档<br>More Projects@更多项目<br>More Recent Documents@更多最近打开的文档<br>More Recent Projects@更多最近打开的项目<br>More Windows@更多窗口<br>Most recent document - %s@最近打开的文档 - %s<br>Most recent project - %s@最近打开的项目 - %s<br>Move Board Shape@移动板形<br>Move Board Vertices@移动般板顶层<br>Move Component@移动元件<br>Move Components To Grid@移动元件到网格<br>Move Room@移动布局空间<br>Move Rooms To Grid@移动布局空间到网格<br>Move Selected Components to Grid@移动选中元件到网格<br>Move Selected Objects@移动选中对象<br>Move Selection@移动选择部分<br>Move To Front@向前移动<br>Multi Layer@多层<br>Multi line comment@多行注释<br>Multi line string@多行字符串<br>Multi-Chann@多通道<br>Multi-Channel@多通道<br>Multi-Channel Mixer@多通道混频器<br>Multi-Layer@多层<br>MultiLayer@多层<br>MultiLayer Default Print@多层默认打印<br>Name Display@名称显示<br>Navigate@导航<br>Navigation Options@导航选项<br>NC Drill Files@NC 钻孔文件<br>NC Drill Format@NC Drill格式<br>NC Drill Setup@NC Drill设置<br>NC Editor@NC 编辑器<br>Net@网络<br>Net / Bus@网络/总线<br>Net and Layer@网络和层<br>Net Class@网络分类<br>Net Classes@网络种类<br>Net Identifier Scope@网络标识范围<br>Net Items@网络条目<br>Net Label@网络标记<br>Net Labels@网络标签<br>Net Name@网络名称<br>Net Options@网络选项<br>Net Tie@网络连接<br>Net Tie in BOM@在BOM中的网络连接<br>Net Track Width@网络线宽<br>Net Via Size@网络孔尺寸<br>NetLength@网络线长<br>Netlist@网表<br>Netlist For Document@文档网表<br>Netlist For Project@项目网表<br>Netlist Manager@网表管理<br>Netlist Menu@网表菜单<br>Netlist Options@网表选项<br>Netlist Status@网表状态<br>NetPinCount &gt; 5@网络引脚数量 &gt; 5<br>Nets@网络<br>Nets (Parameters Sets)@网络 (参数设置)<br>Nets In Class@网络分类<br>Nets/Layers@网络/层<br>New Chart@新建图表<br>New Command@新命令<br>New Component@新建元件<br>New Component Name@新元件名称<br>New from existing file@由已存在的文件来创建新文件<br>New from template@由模板来创建新文件<br>New Keyword Properties@新关键字属性<br>New Keyword Set Properties@新关键字集属性<br>New Location@新位置<br>New Part@新部分<br>New Plot@新键坐标图<br>New Rule Wizard@新规则导向器<br>New Time@新时间<br>New ToolBar@新工具栏<br>New waveform for each simulation@为每次仿真建立新波形<br>Next Component@下一个元件<br>Next Part@下一个部分<br>Next Tab@下一个标记<br>Next Transition@下一次转换<br>NO@否<br>No change@不改变<br>No Component Selected@无选中元件<br>No Configure@无配置<br>No current layer@没有当前层<br>No Default Template File@没有默认模板文件<br>No Document Menu@无文档菜单<br>No Document Shortcuts@无文档快捷方式<br>No Document Tools@无文档工具<br>No ERC@不进行错误规则检查标志<br>No Footprint Available@没有可用的封装<br>No items are selected for updating@没有选择用于修改的项<br>No Match@不匹配<br>No Model Selected@没有模型选中<br>No Net@无网络<br>No objects selected@无对象选中<br>No Output@无输出<br>No Page Setup@无页面设置<br>No Preview Available@无可用预览<br>No Report@无报告<br>No Schematic Component@没有原理图元件<br>No Setup Printer@无打印机设置<br>No signal or plane layer has been selected@没有选择信号层或内电层<br>No Symbol@无符号<br>No Updates@不改变<br>No Warnings@无警告<br>No-ERC Markers@无ERC标记<br>Node Count@节点数<br>Node Voltage and Supply Current@节电电压和电源电流<br>Node Voltage, Supply and Device Current@节电电压、电源和器件电流<br>Node Voltage, Supply Current and SubcircuitVARs@节电电压、电源电流、支路电流<br>Node Voltage, Supply Current, DeviceCurrent and Power@节电电压、电源电流、器件电流和器件功率<br>Nodes@节点<br>Noise@噪声<br>Noise Analysis Setup@噪声分析配置<br>Noise/Temp@噪声/温度<br>Non-Plated Hole Size@无铜过孔尺寸<br>Not all components have Signal Integritymodels set up@并非所有元件都有信号完整性分析模型<br>Not connected to network server. You arenot using any licenses@没有连接到网络服务器, 你没有使用任何软件许可证<br>Not connected to network server. You areusing one license@没有联接到网络服务器，你正在使用相应授权。<br>Not Logic Connection@反向逻辑连接<br>Nothing to Redo@无操作可重做<br>Nothing to Undo@无操作可撤销<br>Nothing to Undo (Ctrl+Z)@无操作可取消<br>NSX@NSX<br>Number of backups to keep@保存备份的数目<br>Number of copies@拷贝数量<br>Number of Plots Visible@可见图表数目<br>Number of versions to keep@保存版本的数目<br>Number Options@编号选项<br>Object Class Explorer@浏览对象分类<br>Object Kind@对象类型<br>Object Specific@对象特性<br>Object Type Checks@对象类型校验<br>Object’s Electrical Hot Spot@对象电气热点定位<br>Octagonal@八边形<br>Octagons@八边形<br>ODB Steps@ODB 调试<br>ODB++ Files@ODB++ 文件<br>ODB++ Setup@ODB++设置<br>Off Grid Pads@关闭网格焊盘<br>Off Sheet Connector@关闭图纸间连接器<br>Offset Component Reference@偏移元件参考<br>On Demand@开启请求<br>OnBottom@在底层<br>Online@在线<br>Online DRC@在线DRC<br>Only show enabled mechanical Layers@仅显示使能的机械图层<br>Only show layers in layer stack@层堆栈中只显示信号层<br>Only show planes in layer stack@层堆栈中只显示内电层<br>OnMechanical@在机械层<br>OnMultiLayer@在多层<br>OnSignal@在信号层<br>OnSilkscreen@在丝印层<br>OnTop@在顶层<br>Open a document@打开一个文档<br>Open a project@打开一个项目<br>Open a project or document@打开项目或文档<br>Open Any Document@打开任何文档<br>Open Any Document (Ctrl+N)@打开任何文档 (Ctrl+N)<br>Open Any Existing Document (Ctrl+O)@打开任何已经存在的文档 (Ctrl+O)<br>Open Collector@开集电极<br>Open Collector Pull Up@开集电极上拉电阻<br>Open Collector PullUp@开集电极上拉电阻<br>Open Composite for editing@打开合成编辑<br>Open default primitive file@打开默认属性文件<br>Open Documents@打开文档<br>Open Emitter@开发射极<br>Open Emitter Pull Up@开发射极上拉电阻<br>Open Emitter PullUp@开发射极上拉电阻<br>Open Existing Project@打开存在的项目<br>Open Exported@打开输出文本<br>Open FPGA Vendor PIN File@打开FPGA 厂商 PIN文件<br>Open IBIS File@打开IBIS文件<br>Open In New Window@在新窗口打开</-></-></p></div><p class="readmore"><a href="/2018/05/25/Altium-Design-18中英文对照/">阅读全文</a></p></div><div class="post"><h1 class="post-title"><a href="/2018/04/11/解决方案-未知2136143处的非法输入序列/">[解决方案]未知2136143处的非法输入序列</a></h1><div class="post-meta">2018-04-11</div><div class="post-content"><h3 id="今天学习利用hive分析搜狗实验室数据，因为8859格式在Linux上会产生乱码，所以用iconv命令进行转码，转码时候遇到这样一个错误导致转换停止，“未知2106143处的非法输入序列”，可能文件有非法字符，这里用-c-参数可以忽略掉无效字符"><a href="#今天学习利用hive分析搜狗实验室数据，因为8859格式在Linux上会产生乱码，所以用iconv命令进行转码，转码时候遇到这样一个错误导致转换停止，“未知2106143处的非法输入序列”，可能文件有非法字符，这里用-c-参数可以忽略掉无效字符" class="headerlink" title="今天学习利用hive分析搜狗实验室数据，因为8859格式在Linux上会产生乱码，所以用iconv命令进行转码，转码时候遇到这样一个错误导致转换停止，“未知2106143处的非法输入序列”，可能文件有非法字符，这里用 -c 参数可以忽略掉无效字符"></a>今天学习利用hive分析搜狗实验室数据，因为8859格式在Linux上会产生乱码，所以用iconv命令进行转码，转码时候遇到这样一个错误导致转换停止，“未知2106143处的非法输入序列”，可能文件有非法字符，这里用 -c 参数可以忽略掉无效字符</h3><h3 id="iconv-c-f-gbk-t-utf8-SogouLabDic-dic"><a href="#iconv-c-f-gbk-t-utf8-SogouLabDic-dic" class="headerlink" title="iconv -c -f gbk -t utf8 SogouLabDic.dic"></a>iconv -c -f gbk -t utf8 SogouLabDic.dic</h3></div><p class="readmore"><a href="/2018/04/11/解决方案-未知2136143处的非法输入序列/">阅读全文</a></p></div><div class="post"><h1 class="post-title"><a href="/2018/04/11/教程-centos6-3从python2-6升级到python2-7/">[教程]centos6.3从python2.6升级到python2.7</a></h1><div class="post-meta">2018-04-11</div><div class="post-content"><ul>
<li><strong> 因为centos 6.3中的python 2.6已被深度依赖，所以不能采取卸载2.6或者从2.6直接升级2.7的方法，只能另行全新安装2.7</strong><br>1.下载Pyhon，选择下载Gzipped source tar ball (2.7.8) (sig)，网址为<a href="https://www.python.org/download/releases/2.7.8" target="_blank" rel="noopener">https://www.python.org/download/releases/2.7.8</a><br>2.解压安装，命令如下：</li></div><p class="readmore"><a href="/2018/04/11/教程-centos6-3从python2-6升级到python2-7/">阅读全文</a></p></div><div class="post"><h1 class="post-title"><a href="/2018/04/11/解决方案-VMWare-Workstation-12-Pro磁盘占用率百分之百/">[解决方案]VMWare Workstation 12 Pro磁盘占用率百分之百</a></h1><div class="post-meta">2018-04-11</div><div class="post-content"><h2 id="最近因为课程关系需要同时运行多个虚拟机，明明没有IO操作磁盘占用率却经常100-，经过查询以后才发现，vm9以后的虚拟机在运行时都会在硬盘上生成内存的镜像文件，这导致笔记本虚拟机经常出现读硬盘的时间多，影响虚拟机的运行速度，如果你内存够大，可以把虚拟机-设置-选项-高级里面的禁用内存页面修整选中，同时在每一个虚拟机工程文件里在-vmx中加上"><a href="#最近因为课程关系需要同时运行多个虚拟机，明明没有IO操作磁盘占用率却经常100-，经过查询以后才发现，vm9以后的虚拟机在运行时都会在硬盘上生成内存的镜像文件，这导致笔记本虚拟机经常出现读硬盘的时间多，影响虚拟机的运行速度，如果你内存够大，可以把虚拟机-设置-选项-高级里面的禁用内存页面修整选中，同时在每一个虚拟机工程文件里在-vmx中加上" class="headerlink" title="最近因为课程关系需要同时运行多个虚拟机，明明没有IO操作磁盘占用率却经常100%，经过查询以后才发现，vm9以后的虚拟机在运行时都会在硬盘上生成内存的镜像文件，这导致笔记本虚拟机经常出现读硬盘的时间多，影响虚拟机的运行速度，如果你内存够大，可以把虚拟机/设置/选项/高级里面的禁用内存页面修整选中，同时在每一个虚拟机工程文件里在***.vmx中加上"></a>最近因为课程关系需要同时运行多个虚拟机，明明没有IO操作磁盘占用率却经常100%，经过查询以后才发现，vm9以后的虚拟机在运行时都会在硬盘上生成内存的镜像文件，这导致笔记本虚拟机经常出现读硬盘的时间多，影响虚拟机的运行速度，如果你内存够大，可以把虚拟机/设置/选项/高级里面的禁用内存页面修整选中，同时在每一个虚拟机工程文件里在***.vmx中加上</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">mainMem.useNamedFile = &quot;FALSE&quot;</span><br></pre></td></tr></table></figure></div><p class="readmore"><a href="/2018/04/11/解决方案-VMWare-Workstation-12-Pro磁盘占用率百分之百/">阅读全文</a></p></div></div></div><div class="pure-u-1-4 hidden_mid_and_down"><div id="sidebar"><div class="widget"><div class="search-form"><input id="local-search-input" placeholder="Search" type="text" name="q" results="0"/><div id="local-search-result"></div></div></div><div class="widget"><div class="widget-title"><i class="fa fa-folder-o"> 分类</i></div><ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/嵌入式/">嵌入式</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/日常/">日常</a></li></ul></div><div class="widget"><div class="widget-title"><i class="fa fa-star-o"> 标签</i></div><div class="tagcloud"><a href="/tags/linux/" style="font-size: 15px;">linux</a> <a href="/tags/备忘/" style="font-size: 15px;">备忘</a> <a href="/tags/Hadoop/" style="font-size: 15px;">Hadoop</a></div></div><div class="widget"><div class="widget-title"><i class="fa fa-file-o"> 最近文章</i></div><ul class="post-list"><li class="post-list-item"><a class="post-list-link" href="/2018/05/25/Altium-Design-18中英文对照/">Altium Design 18中英文对照</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/04/11/解决方案-未知2136143处的非法输入序列/">[解决方案]未知2136143处的非法输入序列</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/04/11/教程-centos6-3从python2-6升级到python2-7/">[教程]centos6.3从python2.6升级到python2.7</a></li><li class="post-list-item"><a class="post-list-link" href="/2018/04/11/解决方案-VMWare-Workstation-12-Pro磁盘占用率百分之百/">[解决方案]VMWare Workstation 12 Pro磁盘占用率百分之百</a></li></ul></div><div class="widget"><div class="widget-title"><i class="fa fa-external-link"> 友情链接</i></div><ul></ul><a href="https://blog.csdn.net/Man_sean" title="byzjz的CSDN" target="_blank">byzjz的CSDN</a></div></div></div><div class="pure-u-1 pure-u-md-3-4"><div id="footer">Copyright © 2018 <a href="/." rel="nofollow">byzjz.</a> <a rel="nofollow" target="_blank" href="http://www.miitbeian.gov.cn/"> 鲁ICP备16015569号.</a></div></div></div><a class="show" id="rocket" href="#top"></a><script type="text/javascript" src="/js/totop.js?v=0.0.0" async></script><script type="text/javascript" src="//cdn.bootcss.com/fancybox/3.2.5/jquery.fancybox.min.js" async></script><script type="text/javascript" src="/js/fancybox.js?v=0.0.0" async></script><link rel="stylesheet" type="text/css" href="//cdn.bootcss.com/fancybox/3.2.5/jquery.fancybox.min.css"><script type="text/javascript" src="/js/search.js?v=0.0.0"></script><script>var search_path = 'search.xml';
if (search_path.length == 0) {
   search_path = 'search.xml';
}
var path = '/' + search_path;
searchFunc(path, 'local-search-input', 'local-search-result');
</script><script type="text/javascript" color="0,0,0" opacity="0.5" zIndex="-2" count="50" src="//cdn.bootcss.com/canvas-nest.js/1.0.1/canvas-nest.min.js"></script><script type="text/javascript" src="/js/codeblock-resizer.js?v=0.0.0"></script><script type="text/javascript" src="/js/smartresize.js?v=0.0.0"></script></div></body></html>