	component top_level is
		port (
			clk_clk                         : in  std_logic                    := 'X';             -- clk
			ledr_external_connection_export : out std_logic_vector(7 downto 0);                    -- export
			sw_external_connection_export   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			vga_conduit_CLK                 : out std_logic;                                       -- CLK
			vga_conduit_HS                  : out std_logic;                                       -- HS
			vga_conduit_VS                  : out std_logic;                                       -- VS
			vga_conduit_BLANK               : out std_logic;                                       -- BLANK
			vga_conduit_SYNC                : out std_logic;                                       -- SYNC
			vga_conduit_R                   : out std_logic_vector(3 downto 0);                    -- R
			vga_conduit_G                   : out std_logic_vector(3 downto 0);                    -- G
			vga_conduit_B                   : out std_logic_vector(3 downto 0)                     -- B
		);
	end component top_level;

