// Seed: 2977575396
`timescale 1 ps / 1ps
module module_0;
  always @(posedge id_0) begin
    id_0 <= id_0;
  end
  type_4(
      1, id_1, 1
  );
  logic id_2;
  reg   id_3;
  always @(id_0 or posedge 1'b0) begin
    id_3 <= 1;
  end
endmodule
