<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>AIC: Interrupt Controller<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Advanced interrupt controller registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for AIC: Interrupt Controller:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_aic.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__aic_map">
<map name="group____xg__nut__arch__arm__at91__aic_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Mode Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891">AIC_SMR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source mode register array.  <a href="#geb7a154ccc076c9a13fab657c32ee891"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gd73e995e704d97580c54ba5a0e7e2b8c">AIC_PRIOR</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Priority mask.  <a href="#gd73e995e704d97580c54ba5a0e7e2b8c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494">AIC_SRCTYPE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt source type mask.  <a href="#g33c30367121f29028677c52d3eb04494"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g9c1b2c46a137d03362d790b50485f6e8">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal level sensitive.  <a href="#g9c1b2c46a137d03362d790b50485f6e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g2d91ee1adc1ef33a042d6d022e980fb8">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal edge triggered.  <a href="#g2d91ee1adc1ef33a042d6d022e980fb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc33ecf783039b17c9f707cdbf09f4680">AIC_SRCTYPE_EXT_LOW_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External low level.  <a href="#gc33ecf783039b17c9f707cdbf09f4680"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6637e75b3f1276b1b7ac067755b795ec">AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External falling edge.  <a href="#g6637e75b3f1276b1b7ac067755b795ec"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g514afa7a56a0967ccd2b592b2bcf5f0e">AIC_SRCTYPE_EXT_HIGH_LEVEL</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External high level.  <a href="#g514afa7a56a0967ccd2b592b2bcf5f0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga442dd130bec33333549192013c85ea9">AIC_SRCTYPE_EXT_POSITIVE_EDGE</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External rising edge.  <a href="#ga442dd130bec33333549192013c85ea9"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Source Vector Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gddd72d70adf6f3093b99bc2ad3a0f2a2">AIC_SVR</a>(i)&nbsp;&nbsp;&nbsp;(AIC_BASE + 0x80 + i * 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Source vector register array.  <a href="#gddd72d70adf6f3093b99bc2ad3a0f2a2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g0742acf085e5937b4d1540d97d325462">AIC_IVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register offset.  <a href="#g0742acf085e5937b4d1540d97d325462"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gb650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ vector register address.  <a href="#gb650257f5a8740b4ec26fb65b22c0c17"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g92c14ed56493ebca6bfc0ec55610c44b">AIC_FVR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register offset.  <a href="#g92c14ed56493ebca6bfc0ec55610c44b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FVR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIQ vector register address.  <a href="#g6c1ca8f6ae7ca2a91893c1533f7d7347"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g7dd700db0ddfa74f1dc782437bd0d179">AIC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset.  <a href="#g7dd700db0ddfa74f1dc782437bd0d179"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address.  <a href="#g39fe93f6dd0b6797d5c47329435a4999"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gcdf6ab14dc076363eafbaab58cecd228">AIC_IRQID</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Current interrupt identifier mask.  <a href="#gcdf6ab14dc076363eafbaab58cecd228"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Pending Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g033c6fecafffbfc033adc4cfba0aeb03">AIC_IPR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register offset.  <a href="#g033c6fecafffbfc033adc4cfba0aeb03"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IPR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt pending register address.  <a href="#g6d7df54774110459746b8e9b7abfed2e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Mask Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g3d5678d511d42b1c039820c488028377">AIC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#g3d5678d511d42b1c039820c488028377"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="#gc49687b0cec8fa2f5648a43dc59e88f4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Core Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g13b831735d5ce1ee98ac05cb4aed041d">AIC_CISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register offset.  <a href="#g13b831735d5ce1ee98ac05cb4aed041d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_CISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core interrupt status register address.  <a href="#g4554ba127bfbad0ea59e51efe70b0d30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gb3627fac08ff8b3c3b5158e209e495a8">AIC_NFIQ</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core FIQ Status.  <a href="#gb3627fac08ff8b3c3b5158e209e495a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g37e88088cef8814aa1ec1884cb4dcd45">AIC_NIRQ</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core IRQ Status.  <a href="#g37e88088cef8814aa1ec1884cb4dcd45"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Enable Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g5824b5b8be0b47b3e7c46c6e90e2aa2a">AIC_IECR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register offset.  <a href="#g5824b5b8be0b47b3e7c46c6e90e2aa2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g45352b181aa207c667ae1a30c878044f">AIC_IECR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IECR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable command register address.  <a href="#g45352b181aa207c667ae1a30c878044f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Disable Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g851fe5156516ec1bd09e645c6a0d4a73">AIC_IDCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register offset.  <a href="#g851fe5156516ec1bd09e645c6a0d4a73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IDCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable command register address.  <a href="#g164b0cc4ded4b92ebe5c285948a832f8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Clear Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g7b59f422859e81236fd96af070c3bfd9">AIC_ICCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000128</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register offset.  <a href="#g7b59f422859e81236fd96af070c3bfd9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g379915bd20d308c1816315977452c4f1">AIC_ICCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ICCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt clear command register address.  <a href="#g379915bd20d308c1816315977452c4f1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Set Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g61eedf2bbaed330e8cab14ddaade2da2">AIC_ISCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000012C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register offset.  <a href="#g61eedf2bbaed330e8cab14ddaade2da2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt set command register address.  <a href="#gef7e5c9a1b130e21ac07c9d1694cff3e"></a><br></td></tr>
<tr><td colspan="2"><br><h2>End Of Interrupt Command Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g0273fea6ae5efabe811c41236fcc14d6">AIC_EOICR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000130</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register offset.  <a href="#g0273fea6ae5efabe811c41236fcc14d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_EOICR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of interrupt command register address.  <a href="#ga2e41fc2a881cdeab65a204875cad3e7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Spurious Interrupt Vector Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g26498f4b67f42b4c375afac81b42abd7">AIC_SPU_OFF</a>&nbsp;&nbsp;&nbsp;0x00000134</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register offset.  <a href="#g26498f4b67f42b4c375afac81b42abd7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc4b15505018f451345232495ca1520ec">AIC_SPU</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_SPU_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Spurious vector register address.  <a href="#gc4b15505018f451345232495ca1520ec"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Debug Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gf011123eb2af3b74459d0b558cb1ee32">AIC_DCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000138</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register offset.  <a href="#gf011123eb2af3b74459d0b558cb1ee32"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_DCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug control register address.  <a href="#g30b900047cabdf6176fbd1dd07c3dc7f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Enable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g72c0fcad9190fc1695657eba6e16a7ef">AIC_FFER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000140</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register offset.  <a href="#g72c0fcad9190fc1695657eba6e16a7ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#ga8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing enable register address.  <a href="#ga8c42b852c8745eef4c1ceddd4bd27a5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Disable Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#gc63312a6e2d132f1a210a0d0e3b3339b">AIC_FFDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000144</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address.  <a href="#gc63312a6e2d132f1a210a0d0e3b3339b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g733262f228672999eed8a7f556e518c0">AIC_FFDR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing disable register address.  <a href="#g733262f228672999eed8a7f556e518c0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Fast Forcing Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g405791187b96f04b5d5e859007ecacd1">AIC_FFSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000148</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address.  <a href="#g405791187b96f04b5d5e859007ecacd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_aic.html#g77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast forcing status register address.  <a href="#g77d7d1e58543c17abbf38503849b58b4"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Advanced interrupt controller registers. 
<p>
The AT91 series provides an 8-level priority, individually maskable, vectored interrupt controller. <hr><h2>Define Documentation</h2>
<a class="anchor" name="geb7a154ccc076c9a13fab657c32ee891"></a><!-- doxytag: member="at91_aic.h::AIC_SMR" ref="geb7a154ccc076c9a13fab657c32ee891" args="(i)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SMR          </td>
          <td>(</td>
          <td class="paramtype">i&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(AIC_BASE + i * 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source mode register array. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00062">62</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>, and <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd73e995e704d97580c54ba5a0e7e2b8c"></a><!-- doxytag: member="at91_aic.h::AIC_PRIOR" ref="gd73e995e704d97580c54ba5a0e7e2b8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_PRIOR&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Priority mask. 
<p>
Priority levels can be between 0 (lowest) and 7 (highest). 
<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00068">68</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g33c30367121f29028677c52d3eb04494"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE" ref="g33c30367121f29028677c52d3eb04494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt source type mask. 
<p>
Internal interrupts can level sensitive or edge triggered.<p>
External interrupts can triggered on positive or negative levels or on rising or falling edges. 
<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00077">77</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9c1b2c46a137d03362d790b50485f6e8"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_LEVEL_SENSITIVE" ref="g9c1b2c46a137d03362d790b50485f6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_INT_LEVEL_SENSITIVE&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal level sensitive. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00079">79</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2d91ee1adc1ef33a042d6d022e980fb8"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_EDGE_TRIGGERED" ref="g2d91ee1adc1ef33a042d6d022e980fb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_INT_EDGE_TRIGGERED&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal edge triggered. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00080">80</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc33ecf783039b17c9f707cdbf09f4680"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_LOW_LEVEL" ref="gc33ecf783039b17c9f707cdbf09f4680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_EXT_LOW_LEVEL&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External low level. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00081">81</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6637e75b3f1276b1b7ac067755b795ec"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_NEGATIVE_EDGE" ref="g6637e75b3f1276b1b7ac067755b795ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_EXT_NEGATIVE_EDGE&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External falling edge. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00082">82</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g514afa7a56a0967ccd2b592b2bcf5f0e"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_HIGH_LEVEL" ref="g514afa7a56a0967ccd2b592b2bcf5f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_EXT_HIGH_LEVEL&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External high level. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00083">83</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga442dd130bec33333549192013c85ea9"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_POSITIVE_EDGE" ref="ga442dd130bec33333549192013c85ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_EXT_POSITIVE_EDGE&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External rising edge. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00084">84</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gddd72d70adf6f3093b99bc2ad3a0f2a2"></a><!-- doxytag: member="at91_aic.h::AIC_SVR" ref="gddd72d70adf6f3093b99bc2ad3a0f2a2" args="(i)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SVR          </td>
          <td>(</td>
          <td class="paramtype">i&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(AIC_BASE + 0x80 + i * 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source vector register array. 
<p>
Stores the addresses of the corresponding interrupt handlers. 
<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00093">93</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>, and <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0742acf085e5937b4d1540d97d325462"></a><!-- doxytag: member="at91_aic.h::AIC_IVR_OFF" ref="g0742acf085e5937b4d1540d97d325462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IVR_OFF&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IRQ vector register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00098">98</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb650257f5a8740b4ec26fb65b22c0c17"></a><!-- doxytag: member="at91_aic.h::AIC_IVR" ref="gb650257f5a8740b4ec26fb65b22c0c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IVR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IVR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IRQ vector register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00099">99</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g92c14ed56493ebca6bfc0ec55610c44b"></a><!-- doxytag: member="at91_aic.h::AIC_FVR_OFF" ref="g92c14ed56493ebca6bfc0ec55610c44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FVR_OFF&nbsp;&nbsp;&nbsp;0x00000104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FIQ vector register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00104">104</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6c1ca8f6ae7ca2a91893c1533f7d7347"></a><!-- doxytag: member="at91_aic.h::AIC_FVR" ref="g6c1ca8f6ae7ca2a91893c1533f7d7347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FVR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FVR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FIQ vector register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00105">105</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7dd700db0ddfa74f1dc782437bd0d179"></a><!-- doxytag: member="at91_aic.h::AIC_ISR_OFF" ref="g7dd700db0ddfa74f1dc782437bd0d179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISR_OFF&nbsp;&nbsp;&nbsp;0x00000108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00110">110</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39fe93f6dd0b6797d5c47329435a4999"></a><!-- doxytag: member="at91_aic.h::AIC_ISR" ref="g39fe93f6dd0b6797d5c47329435a4999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt status register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00111">111</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcdf6ab14dc076363eafbaab58cecd228"></a><!-- doxytag: member="at91_aic.h::AIC_IRQID" ref="gcdf6ab14dc076363eafbaab58cecd228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IRQID&nbsp;&nbsp;&nbsp;0x0000001F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current interrupt identifier mask. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00112">112</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g033c6fecafffbfc033adc4cfba0aeb03"></a><!-- doxytag: member="at91_aic.h::AIC_IPR_OFF" ref="g033c6fecafffbfc033adc4cfba0aeb03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IPR_OFF&nbsp;&nbsp;&nbsp;0x0000010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt pending register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00117">117</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6d7df54774110459746b8e9b7abfed2e"></a><!-- doxytag: member="at91_aic.h::AIC_IPR" ref="g6d7df54774110459746b8e9b7abfed2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IPR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IPR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt pending register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00118">118</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3d5678d511d42b1c039820c488028377"></a><!-- doxytag: member="at91_aic.h::AIC_IMR_OFF" ref="g3d5678d511d42b1c039820c488028377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IMR_OFF&nbsp;&nbsp;&nbsp;0x00000110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00123">123</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc49687b0cec8fa2f5648a43dc59e88f4"></a><!-- doxytag: member="at91_aic.h::AIC_IMR" ref="gc49687b0cec8fa2f5648a43dc59e88f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IMR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00124">124</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g13b831735d5ce1ee98ac05cb4aed041d"></a><!-- doxytag: member="at91_aic.h::AIC_CISR_OFF" ref="g13b831735d5ce1ee98ac05cb4aed041d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_CISR_OFF&nbsp;&nbsp;&nbsp;0x00000114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core interrupt status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00129">129</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4554ba127bfbad0ea59e51efe70b0d30"></a><!-- doxytag: member="at91_aic.h::AIC_CISR" ref="g4554ba127bfbad0ea59e51efe70b0d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_CISR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_CISR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core interrupt status register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00130">130</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb3627fac08ff8b3c3b5158e209e495a8"></a><!-- doxytag: member="at91_aic.h::AIC_NFIQ" ref="gb3627fac08ff8b3c3b5158e209e495a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_NFIQ&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core FIQ Status. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00131">131</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g37e88088cef8814aa1ec1884cb4dcd45"></a><!-- doxytag: member="at91_aic.h::AIC_NIRQ" ref="g37e88088cef8814aa1ec1884cb4dcd45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_NIRQ&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core IRQ Status. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00132">132</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5824b5b8be0b47b3e7c46c6e90e2aa2a"></a><!-- doxytag: member="at91_aic.h::AIC_IECR_OFF" ref="g5824b5b8be0b47b3e7c46c6e90e2aa2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IECR_OFF&nbsp;&nbsp;&nbsp;0x00000120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable command register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00137">137</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g45352b181aa207c667ae1a30c878044f"></a><!-- doxytag: member="at91_aic.h::AIC_IECR" ref="g45352b181aa207c667ae1a30c878044f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IECR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IECR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable command register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00138">138</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>, and <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g851fe5156516ec1bd09e645c6a0d4a73"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR_OFF" ref="g851fe5156516ec1bd09e645c6a0d4a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IDCR_OFF&nbsp;&nbsp;&nbsp;0x00000124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable command register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00143">143</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g164b0cc4ded4b92ebe5c285948a832f8"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR" ref="g164b0cc4ded4b92ebe5c285948a832f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IDCR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_IDCR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt disable command register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00144">144</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>, and <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7b59f422859e81236fd96af070c3bfd9"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR_OFF" ref="g7b59f422859e81236fd96af070c3bfd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ICCR_OFF&nbsp;&nbsp;&nbsp;0x00000128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt clear command register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00149">149</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g379915bd20d308c1816315977452c4f1"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR" ref="g379915bd20d308c1816315977452c4f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ICCR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ICCR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt clear command register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00150">150</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="ax88796_8c-source.html#l00961">AsixInit()</a>, and <a class="el" href="ostimer__s3c4510b_8c-source.html#l00146">NutRegisterTimer()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g61eedf2bbaed330e8cab14ddaade2da2"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR_OFF" ref="g61eedf2bbaed330e8cab14ddaade2da2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISCR_OFF&nbsp;&nbsp;&nbsp;0x0000012C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt set command register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00155">155</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gef7e5c9a1b130e21ac07c9d1694cff3e"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR" ref="gef7e5c9a1b130e21ac07c9d1694cff3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISCR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_ISCR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt set command register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00156">156</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0273fea6ae5efabe811c41236fcc14d6"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR_OFF" ref="g0273fea6ae5efabe811c41236fcc14d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_EOICR_OFF&nbsp;&nbsp;&nbsp;0x00000130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of interrupt command register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00161">161</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2e41fc2a881cdeab65a204875cad3e7"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR" ref="ga2e41fc2a881cdeab65a204875cad3e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_EOICR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_EOICR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of interrupt command register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00162">162</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g26498f4b67f42b4c375afac81b42abd7"></a><!-- doxytag: member="at91_aic.h::AIC_SPU_OFF" ref="g26498f4b67f42b4c375afac81b42abd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SPU_OFF&nbsp;&nbsp;&nbsp;0x00000134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Spurious vector register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00167">167</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc4b15505018f451345232495ca1520ec"></a><!-- doxytag: member="at91_aic.h::AIC_SPU" ref="gc4b15505018f451345232495ca1520ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SPU&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_SPU_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Spurious vector register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00168">168</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

<p>Referenced by <a class="el" href="at91init_8c-source.html#l00063">McuInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf011123eb2af3b74459d0b558cb1ee32"></a><!-- doxytag: member="at91_aic.h::AIC_DCR_OFF" ref="gf011123eb2af3b74459d0b558cb1ee32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_DCR_OFF&nbsp;&nbsp;&nbsp;0x0000138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Debug control register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00173">173</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g30b900047cabdf6176fbd1dd07c3dc7f"></a><!-- doxytag: member="at91_aic.h::AIC_DCR" ref="g30b900047cabdf6176fbd1dd07c3dc7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_DCR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_DCR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Debug control register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00174">174</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g72c0fcad9190fc1695657eba6e16a7ef"></a><!-- doxytag: member="at91_aic.h::AIC_FFER_OFF" ref="g72c0fcad9190fc1695657eba6e16a7ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFER_OFF&nbsp;&nbsp;&nbsp;0x00000140          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00179">179</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga8c42b852c8745eef4c1ceddd4bd27a5"></a><!-- doxytag: member="at91_aic.h::AIC_FFER" ref="ga8c42b852c8745eef4c1ceddd4bd27a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFER&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00180">180</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc63312a6e2d132f1a210a0d0e3b3339b"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR_OFF" ref="gc63312a6e2d132f1a210a0d0e3b3339b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFDR_OFF&nbsp;&nbsp;&nbsp;0x00000144          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00185">185</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g733262f228672999eed8a7f556e518c0"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR" ref="g733262f228672999eed8a7f556e518c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFDR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00186">186</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g405791187b96f04b5d5e859007ecacd1"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR_OFF" ref="g405791187b96f04b5d5e859007ecacd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFSR_OFF&nbsp;&nbsp;&nbsp;0x00000148          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing status register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00191">191</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77d7d1e58543c17abbf38503849b58b4"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR" ref="g77d7d1e58543c17abbf38503849b58b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFSR&nbsp;&nbsp;&nbsp;(AIC_BASE + AIC_FFSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast forcing status register address. 
<p>

<p>Definition at line <a class="el" href="at91__aic_8h-source.html#l00192">192</a> of file <a class="el" href="at91__aic_8h-source.html">at91_aic.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
