
‚
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12default:default2
XDC2default:defaultZ1-11
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
132default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
˜
Loading clock regions from %s
13*device2a
M/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
™
Loading clock buffers from %s
11*device2b
N/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
E/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
A/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
•
Loading package from %s
16*device2d
P/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
B/opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
Ç
$Parsing XDC File [%s] for cell '%s'
848*designutils2Á
¬/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_processing_system7_0_0/design_Lab1_2_1_processing_system7_0_0.xdc2default:default2?
+design_Lab1_2_1_i/processing_system7_0/inst2default:defaultZ20-848
Ð
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Á
¬/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_processing_system7_0_0/design_Lab1_2_1_processing_system7_0_0.xdc2default:default2?
+design_Lab1_2_1_i/processing_system7_0/inst2default:defaultZ20-847
¦
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0.xdc2default:default22
design_Lab1_2_1_i/SWs_8bits/U02default:defaultZ20-848
¯
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0.xdc2default:default22
design_Lab1_2_1_i/SWs_8bits/U02default:defaultZ20-847
¬
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0_board.xdc2default:default22
design_Lab1_2_1_i/SWs_8bits/U02default:defaultZ20-848
µ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0_board.xdc2default:default22
design_Lab1_2_1_i/SWs_8bits/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ó
¾/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0.xdc2default:default2F
2design_Lab1_2_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
é
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ó
¾/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0.xdc2default:default2F
2design_Lab1_2_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
æ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ù
Ä/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0_board.xdc2default:default2F
2design_Lab1_2_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
ï
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ù
Ä/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0_board.xdc2default:default2F
2design_Lab1_2_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
§
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1.xdc2default:default23
design_Lab1_2_1_i/BTNs_5Bits/U02default:defaultZ20-848
°
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1.xdc2default:default23
design_Lab1_2_1_i/BTNs_5Bits/U02default:defaultZ20-847
­
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1_board.xdc2default:default23
design_Lab1_2_1_i/BTNs_5Bits/U02default:defaultZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1_board.xdc2default:default23
design_Lab1_2_1_i/BTNs_5Bits/U02default:defaultZ20-847
§
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2.xdc2default:default23
design_Lab1_2_1_i/LEDs_8Bits/U02default:defaultZ20-848
°
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2.xdc2default:default23
design_Lab1_2_1_i/LEDs_8Bits/U02default:defaultZ20-847
­
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2_board.xdc2default:default23
design_Lab1_2_1_i/LEDs_8Bits/U02default:defaultZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
ž/home/xyin/Embedded_System_Lab/project2/project_1_2_1.srcs/sources_1/bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2_board.xdc2default:default23
design_Lab1_2_1_i/LEDs_8Bits/U02default:defaultZ20-847
Ñ
Parsing XDC File [%s]
179*designutils2š
…/home/xyin/Embedded_System_Lab/project2/project_1_2_1.runs/impl_1/.Xil/Vivado-3336-xyin-ThinkPad-X200/dcp/design_Lab1_2_1_wrapper.xdc2default:defaultZ20-179
Ú
Finished Parsing XDC File [%s]
178*designutils2š
…/home/xyin/Embedded_System_Lab/project2/project_1_2_1.runs/impl_1/.Xil/Vivado-3336-xyin-ThinkPad-X200/dcp/design_Lab1_2_1_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:242default:default2
00:00:252default:default2
1359.2812default:default2
653.7622default:defaultZ17-268


End Record