Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 26 04:55:21 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_timing_summary_init.rpt -pb fir_timing_summary_init.pb -rpx fir_timing_summary_init.rpx
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                  473        0.142        0.000                      0                  473        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
FIR_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FIR_clk             0.168        0.000                      0                  272        0.142        0.000                      0                  272        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FIR_clk            FIR_clk                  6.910        0.000                      0                  201        1.979        0.000                      0                  201  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FIR_clk
  To Clock:  FIR_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 cnt_y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 4.283ns (51.359%)  route 4.057ns (48.641%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=4 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  cnt_y_reg[0]/Q
                         net (fo=8, unplaced)         0.844     3.778    cnt_y[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.073 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=74, unplaced)        0.541     4.614    sm_tvalid_OBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     4.738 r  tlast_cnt[9]_i_2/O
                         net (fo=5, unplaced)         0.477     5.215    tlast_cnt[9]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.788    rdata_OBUF[1]_inst_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     5.912    rdata_OBUF[1]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.292 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         0.946     7.238    rdata_OBUF[1]_inst_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.162    rdata_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634    10.797 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.797    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 cnt_y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 4.275ns (51.313%)  route 4.057ns (48.687%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  cnt_y_reg[0]/Q
                         net (fo=8, unplaced)         0.844     3.778    cnt_y[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.073 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=74, unplaced)        0.541     4.614    sm_tvalid_OBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     4.738 r  tlast_cnt[9]_i_2/O
                         net (fo=5, unplaced)         0.477     5.215    tlast_cnt[9]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.788    rdata_OBUF[1]_inst_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     5.912    rdata_OBUF[1]_inst_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.292 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         0.946     7.238    rdata_OBUF[1]_inst_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.116     7.354 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.154    sm_tlast_OBUF
                         OBUF (Prop_obuf_I_O)         2.634    10.789 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    10.789    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 1.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 7.435ns (81.717%)  route 1.663ns (18.283%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.555 r  m_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.555    m_reg[31]_i_1_n_6
                         FDCE                                         r  m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 7.429ns (81.705%)  route 1.663ns (18.295%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.549 r  m_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.549    m_reg[31]_i_1_n_4
                         FDCE                                         r  m_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 7.354ns (81.553%)  route 1.663ns (18.447%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.474 r  m_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.474    m_reg[31]_i_1_n_5
                         FDCE                                         r  m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 7.330ns (81.504%)  route 1.663ns (18.496%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.218 r  m_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.218    m_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.450 r  m_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.450    m_reg[31]_i_1_n_7
                         FDCE                                         r  m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 7.318ns (81.479%)  route 1.663ns (18.521%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.438 r  m_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.438    m_reg[27]_i_1_n_6
                         FDCE                                         r  m_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 7.312ns (81.467%)  route 1.663ns (18.533%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  m_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.432    m_reg[27]_i_1_n_4
                         FDCE                                         r  m_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 7.237ns (81.311%)  route 1.663ns (18.689%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.357 r  m_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.357    m_reg[27]_i_1_n_5
                         FDCE                                         r  m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[26]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 h_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 7.213ns (81.260%)  route 1.663ns (18.740%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  h_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  h_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    h[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  m_tmp/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    m_tmp_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  m_tmp__0/P[0]
                         net (fo=1, unplaced)         0.800    10.318    m_tmp__0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.124    10.442 r  m[19]_i_7/O
                         net (fo=1, unplaced)         0.000    10.442    m[19]_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  m_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    m_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  m_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    m_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.333 r  m_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.333    m_reg[27]_i_1_n_7
                         FDCE                                         r  m_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  m_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.076    12.352    m_reg[24]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  1.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_addr_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[4]/Q
                         net (fo=4, unplaced)         0.141     0.966    init_addr_reg[4]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  init_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[4]
                         FDPE                                         r  init_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 init_addr_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[5]/Q
                         net (fo=3, unplaced)         0.139     0.963    init_addr_reg[5]
                         LUT4 (Prop_lut4_I3_O)        0.101     1.064 r  init_addr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[5]
                         FDPE                                         r  init_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_addr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  init_addr_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_addr_reg[2]
                         LUT1 (Prop_lut1_I0_O)        0.098     1.067 r  init_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[2]
                         FDPE                                         r  init_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_addr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  init_addr_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    init_addr_reg[3]
                         LUT2 (Prop_lut2_I1_O)        0.101     1.068 r  init_addr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[3]
                         FDPE                                         r  init_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cnt_y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  cnt_y_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    cnt_y[0]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  tlast_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    tlast_cnt_tmp[0]
                         FDCE                                         r  tlast_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[9]/Q
                         net (fo=3, unplaced)         0.206     1.030    tlast_cnt_reg[9]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  tlast_cnt[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.128    tlast_cnt_tmp[9]
                         FDCE                                         r  tlast_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.957%)  route 0.210ns (46.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[8]/Q
                         net (fo=5, unplaced)         0.210     1.034    tlast_cnt_reg[8]
                         LUT5 (Prop_lut5_I4_O)        0.099     1.133 r  tlast_cnt[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.133    tlast_cnt_tmp[8]
                         FDCE                                         r  tlast_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[8]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 tlast_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlast_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tlast_cnt_reg[4]/Q
                         net (fo=6, unplaced)         0.212     1.036    tlast_cnt_reg[4]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.134 r  tlast_cnt[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.134    tlast_cnt_tmp[4]
                         FDCE                                         r  tlast_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tlast_cnt_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tlast_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cnt_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.245ns (53.509%)  route 0.213ns (46.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_y_reg[3]/Q
                         net (fo=7, unplaced)         0.213     1.037    cnt_y[3]
                         LUT6 (Prop_lut6_I4_O)        0.098     1.135 r  cnt_y[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    cnt_y[0]_i_1_n_0
                         FDPE                                         r  cnt_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    cnt_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 cnt_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FIR_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.245ns (53.509%)  route 0.213ns (46.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_y_reg[3]/Q
                         net (fo=7, unplaced)         0.213     1.037    cnt_y[3]
                         LUT6 (Prop_lut6_I4_O)        0.098     1.135 r  cnt_y[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    cnt_y[4]_i_1_n_0
                         FDPE                                         r  cnt_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    cnt_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FIR_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                FSM_sequential_ap_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                cnt_x_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                cnt_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                cnt_x_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                cnt_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                cnt_y_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                cnt_y_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                cnt_y_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                cnt_x_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                cnt_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                FSM_sequential_ap_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                cnt_x_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                cnt_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                cnt_x_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FIR_clk
  To Clock:  FIR_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_x_reg[1]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  cnt_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_x_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    cnt_x_reg[1]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_x_reg[3]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  cnt_x_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_x_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    cnt_x_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[0]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  cnt_y_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    cnt_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[4]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  cnt_y_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  cnt_y_reg[4]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    cnt_y_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[2]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[2]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[3]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[4]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[4]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[5]/PRE
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDPE                                         f  init_addr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  init_addr_reg[5]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (recovery check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (FIR_clk rise@10.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.096ns (39.294%)  route 1.693ns (60.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.893     4.788    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  6.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[0]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ap_state_reg[1]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_ap_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_ap_state_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_ap_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_x_reg[0]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  cnt_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_x_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    cnt_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_x_reg[2]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  cnt_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_x_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    cnt_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[1]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  cnt_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_y_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    cnt_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[2]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  cnt_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_y_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    cnt_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_y_reg[3]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  cnt_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_y_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    cnt_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[0]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[10]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ff_reg[11]/CLR
                            (removal check against rising-edge clock FIR_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FIR_clk rise@0.000ns - FIR_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.245ns (25.595%)  route 0.714ns (74.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FIR_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_ap_state[1]_i_2/O
                         net (fo=201, unplaced)       0.376     2.959    FSM_sequential_ap_state[1]_i_2_n_0
                         FDCE                                         f  data_ff_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FIR_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=201, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_ff_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    data_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.979    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I3_O)        0.124     5.714 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I3_O)        0.124     5.714 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT6 (Prop_lut6_I3_O)        0.124     5.714 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.714 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    data_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.149    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT3 (Prop_lut3_I2_O)        0.124     5.714 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    rdata_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT4 (Prop_lut4_I2_O)        0.124     5.714 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I0_O)        0.124     5.714 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I0_O)        0.124     5.714 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I0_O)        0.124     5.714 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[4]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.102ns (57.384%)  route 3.046ns (42.616%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    awaddr_IBUF[10]
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  data_length[9]_i_3/O
                         net (fo=2, unplaced)         0.460     4.355    data_length[9]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.479 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=4, unplaced)         0.443     4.922    ap_next_state30_in
                         LUT5 (Prop_lut5_I2_O)        0.124     5.046 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=84, unplaced)        0.544     5.590    p_1_in
                         LUT5 (Prop_lut5_I0_O)        0.124     5.714 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.514    tap_A_OBUF[5]
                         OBUF (Prop_obuf_I_O)         2.634     9.149 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.149    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[0]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[10]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[11]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[12]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[13]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[14]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[15]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[16]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[16]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[17]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[17]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           -1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     2.000    ss_tdata[18]
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    data_Di_OBUF[18]
                         OBUF (Prop_obuf_I_O)         1.151     3.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





