

================================================================
== Synthesis Summary Report of 'matvec'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 23:51:58 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        matvec
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ matvec                           |     -|  0.05|      482|  2.410e+03|         -|      483|     -|        no|     -|  90 (25%)|  2461 (1%)|  2576 (3%)|    -|
    | + matvec_Pipeline_VITIS_LOOP_7_1  |     -|  0.05|      466|  2.330e+03|         -|      466|     -|        no|     -|  90 (25%)|  1483 (1%)|  2357 (3%)|    -|
    |  o VITIS_LOOP_7_1                 |    II|  3.65|      464|  2.320e+03|        18|       15|    30|       yes|     -|         -|          -|          -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| M_address0     | 10       |
| M_address1     | 10       |
| M_q0           | 32       |
| M_q1           | 32       |
| Out_r_address0 | 5        |
| Out_r_d0       | 32       |
| V_address0     | 5        |
| V_address1     | 5        |
| V_q0           | 32       |
| V_q1           | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| M        | in        | int*     |
| V        | in        | int*     |
| Out      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| M        | M_address0     | port    | offset   |
| M        | M_ce0          | port    |          |
| M        | M_q0           | port    |          |
| M        | M_address1     | port    | offset   |
| M        | M_ce1          | port    |          |
| M        | M_q1           | port    |          |
| V        | V_address0     | port    | offset   |
| V        | V_ce0          | port    |          |
| V        | V_q0           | port    |          |
| V        | V_address1     | port    | offset   |
| V        | V_ce1          | port    |          |
| V        | V_q1           | port    |          |
| Out      | Out_r_address0 | port    | offset   |
| Out      | Out_r_ce0      | port    |          |
| Out      | Out_r_we0      | port    |          |
| Out      | Out_r_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| + matvec                          | 90  |        |             |     |        |         |
|  + matvec_Pipeline_VITIS_LOOP_7_1 | 90  |        |             |     |        |         |
|    add_ln7_fu_1107_p2             | -   |        | add_ln7     | add | fabric | 0       |
|    sub_ln11_fu_650_p2             | -   |        | sub_ln11    | sub | fabric | 0       |
|    add_ln11_29_fu_858_p2          | -   |        | add_ln11_29 | add | fabric | 0       |
|    add_ln11_30_fu_868_p2          | -   |        | add_ln11_30 | add | fabric | 0       |
|    add_ln11_31_fu_892_p2          | -   |        | add_ln11_31 | add | fabric | 0       |
|    add_ln11_32_fu_656_p2          | -   |        | add_ln11_32 | add | fabric | 0       |
|    add_ln11_33_fu_667_p2          | -   |        | add_ln11_33 | add | fabric | 0       |
|    add_ln11_34_fu_902_p2          | -   |        | add_ln11_34 | add | fabric | 0       |
|    add_ln11_35_fu_926_p2          | -   |        | add_ln11_35 | add | fabric | 0       |
|    add_ln11_36_fu_936_p2          | -   |        | add_ln11_36 | add | fabric | 0       |
|    add_ln11_37_fu_956_p2          | -   |        | add_ln11_37 | add | fabric | 0       |
|    add_ln11_38_fu_966_p2          | -   |        | add_ln11_38 | add | fabric | 0       |
|    add_ln11_39_fu_990_p2          | -   |        | add_ln11_39 | add | fabric | 0       |
|    add_ln11_40_fu_678_p2          | -   |        | add_ln11_40 | add | fabric | 0       |
|    add_ln11_41_fu_688_p2          | -   |        | add_ln11_41 | add | fabric | 0       |
|    add_ln11_42_fu_1000_p2         | -   |        | add_ln11_42 | add | fabric | 0       |
|    add_ln11_43_fu_1039_p2         | -   |        | add_ln11_43 | add | fabric | 0       |
|    add_ln11_44_fu_1049_p2         | -   |        | add_ln11_44 | add | fabric | 0       |
|    add_ln11_45_fu_1073_p2         | -   |        | add_ln11_45 | add | fabric | 0       |
|    add_ln11_46_fu_1083_p2         | -   |        | add_ln11_46 | add | fabric | 0       |
|    add_ln11_47_fu_698_p2          | -   |        | add_ln11_47 | add | fabric | 0       |
|    add_ln11_48_fu_708_p2          | -   |        | add_ln11_48 | add | fabric | 0       |
|    add_ln11_49_fu_728_p2          | -   |        | add_ln11_49 | add | fabric | 0       |
|    add_ln11_50_fu_738_p2          | -   |        | add_ln11_50 | add | fabric | 0       |
|    add_ln11_51_fu_762_p2          | -   |        | add_ln11_51 | add | fabric | 0       |
|    add_ln11_52_fu_772_p2          | -   |        | add_ln11_52 | add | fabric | 0       |
|    add_ln11_53_fu_1112_p2         | -   |        | add_ln11_53 | add | fabric | 0       |
|    add_ln11_54_fu_1122_p2         | -   |        | add_ln11_54 | add | fabric | 0       |
|    add_ln11_55_fu_796_p2          | -   |        | add_ln11_55 | add | fabric | 0       |
|    add_ln11_56_fu_806_p2          | -   |        | add_ln11_56 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U13         | 3   |        | mul_ln11    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln11_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln11_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln11_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln11_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1          | 3   |        | mul_ln11_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2          | 3   |        | mul_ln11_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln11_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U19         | 3   |        | mul_ln11_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U20         | 3   |        | mul_ln11_9  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U21         | 3   |        | mul_ln11_10 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U22         | 3   |        | mul_ln11_11 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U23         | 3   |        | mul_ln11_12 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3          | 3   |        | mul_ln11_13 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4          | 3   |        | mul_ln11_14 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U24         | 3   |        | mul_ln11_15 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U25         | 3   |        | mul_ln11_16 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U26         | 3   |        | mul_ln11_17 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U27         | 3   |        | mul_ln11_18 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U28         | 3   |        | mul_ln11_19 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5          | 3   |        | mul_ln11_20 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6          | 3   |        | mul_ln11_21 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7          | 3   |        | mul_ln11_22 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U8          | 3   |        | mul_ln11_23 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U9          | 3   |        | mul_ln11_24 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U10         | 3   |        | mul_ln11_25 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U29         | 3   |        | mul_ln11_26 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U30         | 3   |        | mul_ln11_27 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U11         | 3   |        | mul_ln11_28 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U12         | 3   |        | mul_ln11_29 | mul | auto   | 0       |
|    add_ln11_fu_986_p2             | -   |        | add_ln11    | add | fabric | 0       |
|    add_ln11_3_fu_758_p2           | -   |        | add_ln11_3  | add | fabric | 0       |
|    add_ln11_6_fu_1069_p2          | -   |        | add_ln11_6  | add | fabric | 0       |
|    add_ln11_7_fu_1103_p2          | -   |        | add_ln11_7  | add | fabric | 0       |
|    add_ln11_10_fu_792_p2          | -   |        | add_ln11_10 | add | fabric | 0       |
|    add_ln11_17_fu_826_p2          | -   |        | add_ln11_17 | add | fabric | 0       |
|    add_ln11_20_fu_854_p2          | -   |        | add_ln11_20 | add | fabric | 0       |
|    add_ln11_21_fu_888_p2          | -   |        | add_ln11_21 | add | fabric | 0       |
|    add_ln11_24_fu_922_p2          | -   |        | add_ln11_24 | add | fabric | 0       |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

