// Seed: 3679771470
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps `default_nettype wire
`define pp_11 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5
);
  reg id_6 = id_3 / 1;
  logic id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_2[1] = 1;
  always @(*) begin
    id_6 = ~id_8;
  end
  assign id_0 = id_6;
  always @(*) id_6 <= 1;
endmodule
