FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * ulpi.c - DesignWare USB3 Controller's ULPI PHY interface
 *
 * Copyright (C) 2015 Intel Corporation
 *
 * Author: Heikki Krogerus <heikki.krogerus@linux.intel.com>
/* bench 2150.2.0 6eaa399e0a16 */
/* bench 2150.2.1 6d8c89c02203 */
/* bench 2150.2.2 8c8338b6494a */
/* bench 2150.2.3 2d4c3a6dd3d1 */
/* bench 2150.2.4 e042d5db3657 */
/* bench 2150.2.5 2a304c251274 */
/* bench 2150.2.6 4797ca51c949 */
/* bench 2150.2.7 a2b1546407bf */

#include <linux/delay.h>
#include <linux/time64.h>
#include <linux/ulpi/regs.h>

#include "core.h"
#include "io.h"

#define DWC3_ULPI_ADDR(a) \
		((a >= ULPI_EXT_VENDOR_SPECIFIC) ? \
		DWC3_GUSB2PHYACC_ADDR(ULPI_ACCESS_EXTENDED) | \
		DWC3_GUSB2PHYACC_EXTEND_ADDR(a) : DWC3_GUSB2PHYACC_ADDR(a))

#define DWC3_ULPI_BASE_DELAY	DIV_ROUND_UP(NSEC_PER_SEC, 60000000L)

static int dwc3_ulpi_busyloop(struct dwc3 *dwc, u8 addr, bool read)
{
	unsigned long ns = 5L * DWC3_ULPI_BASE_DELAY;
/* bench 5251.4.0 248228719a77 */
/* bench 5251.4.1 e77f12cf8b60 */
/* bench 5251.4.2 fcb5348cc0fa */
/* bench 5251.4.3 1cce31e2e717 */
/* bench 5251.4.4 5aee4664e2b8 */
/* bench 5251.4.5 6d259c22a012 */
/* bench 5251.4.6 ed19286c7240 */
/* bench 5251.4.7 65db55ab8cd0 */
/* bench 5251.4.8 90671cc8c54f */
/* bench 5251.4.9 42000275d0fb */
/* bench 5251.4.10 ab55f3ad481a */
/* bench 5251.4.11 abc08816a219 */

	if (addr >= ULPI_EXT_VENDOR_SPECIFIC)
		ns += DWC3_ULPI_BASE_DELAY;

	if (read)
		ns += DWC3_ULPI_BASE_DELAY;

	reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYCFG(0));
	if (reg & DWC3_GUSB2PHYCFG_SUSPHY)
		usleep_range(1000, 1200);

	while (count--) {
		ndelay(ns);
		reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYACC(0));
		if (reg & DWC3_GUSB2PHYACC_DONE)
			return 0;
		cpu_relax();
	}

	return -ETIMEDOUT;
}

static int dwc3_ulpi_read(struct device *dev, u8 addr)
{
	struct dwc3 *dwc = dev_get_drvdata(dev);
	u32 reg;
	int ret;

	reg = DWC3_GUSB2PHYACC_NEWREGREQ | DWC3_ULPI_ADDR(addr);
	dwc3_writel(dwc->regs, DWC3_GUSB2PHYACC(0), reg);

	ret = dwc3_ulpi_busyloop(dwc, addr, true);
	if (ret)
		return ret;

	reg = dwc3_readl(dwc->regs, DWC3_GUSB2PHYACC(0));

	return DWC3_GUSB2PHYACC_DATA(reg);
}

static int dwc3_ulpi_write(struct device *dev, u8 addr, u8 val)
{
	struct dwc3 *dwc = dev_get_drvdata(dev);
	u32 reg;

	reg = DWC3_GUSB2PHYACC_NEWREGREQ | DWC3_ULPI_ADDR(addr);
	reg |= DWC3_GUSB2PHYACC_WRITE | val;
	dwc3_writel(dwc->regs, DWC3_GUSB2PHYACC(0), reg);

	return dwc3_ulpi_busyloop(dwc, addr, false);
}

static const struct ulpi_ops dwc3_ulpi_ops = {
	.read = dwc3_ulpi_read,
	.write = dwc3_ulpi_write,
};

/* bench 686.5.0 934014266caf */
/* bench 686.5.1 02a17ab7035c */
/* bench 686.5.2 50971a4b4aa4 */
/* bench 686.5.3 cb1ebac622d5 */
/* bench 686.5.4 673c75df38e9 */
/* bench 686.5.5 fd4f2484339d */
/* bench 686.5.6 2b600d9eb2d3 */
/* bench 686.5.7 887118e9cbec */
/* bench 686.5.8 b7c16690e2cc */
/* bench 686.5.9 a99bb5242be5 */
/* bench 686.5.10 3dd1e7f08760 */
/* bench 686.5.11 49193bab628d */
/* bench 686.5.12 41469e01ec62 */
/* bench 686.5.13 cccd0eb0bbfd */
/* bench 686.5.14 6b45621be817 */
{
	/* Register the interface */
	dwc->ulpi = ulpi_register_interface(dwc->dev, &dwc3_ulpi_ops);
	if (IS_ERR(dwc->ulpi)) {
		dev_err(dwc->dev, "failed to register ULPI interface");
		return PTR_ERR(dwc->ulpi);
	}

	return 0;
}

void dwc3_ulpi_exit(struct dwc3 *dwc)
{
	if (dwc->ulpi) {
		ulpi_unregister_interface(dwc->ulpi);
		dwc->ulpi = NULL;
	}
}
