<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 24 15:09:09 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Electric_Piano
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_200hz]
            48 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u1/key_i0  (from clk_200hz +)
   Destination:    FD1P3AY    D              \u1/key_out_i0  (to clk_200hz -)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \u1/key_i0 to \u1/key_out_i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.764ns

 Path Details: \u1/key_i0 to \u1/key_out_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_i0 (from clk_200hz)
Route         2   e 1.198                                  \u1/key[0]
LUT4        ---     0.493              B to Z              \u1/or_21_i1_2_lut
Route         1   e 0.941                                  \u1/key_out_15__N_137[0]
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 996.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u1/key_i15  (from clk_200hz +)
   Destination:    FD1P3AY    D              \u1/key_out_i15  (to clk_200hz -)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \u1/key_i15 to \u1/key_out_i15 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.764ns

 Path Details: \u1/key_i15 to \u1/key_out_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_i15 (from clk_200hz)
Route         2   e 1.198                                  \u1/key[15]
LUT4        ---     0.493              B to Z              \u1/or_24_i4_2_lut
Route         1   e 0.941                                  \u1/key_out_15__N_125[3]
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 996.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AY    CK             \u1/key_i14  (from clk_200hz +)
   Destination:    FD1P3AY    D              \u1/key_out_i14  (to clk_200hz -)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \u1/key_i14 to \u1/key_out_i14 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.764ns

 Path Details: \u1/key_i14 to \u1/key_out_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/key_i14 (from clk_200hz)
Route         2   e 1.198                                  \u1/key[14]
LUT4        ---     0.493              B to Z              \u1/or_24_i3_2_lut
Route         1   e 0.941                                  \u1/key_out_15__N_125[2]
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            956 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 987.989ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_109_110__i1  (from clk_c +)
   Destination:    FD1P3AX    SP             \u1/row_i0_i1  (to clk_c +)

   Delay:                  11.726ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     11.726ns data_path \u1/cnt_109_110__i1 to \u1/row_i0_i1 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.989ns

 Path Details: \u1/cnt_109_110__i1 to \u1/row_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_109_110__i1 (from clk_c)
Route         2   e 1.198                                  \u1/cnt[0]
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_5
Route         1   e 0.941                                  \u1/n1136
LUT4        ---     0.493              A to Z              \u1/i161_3_lut
Route         1   e 0.941                                  \u1/n12
LUT4        ---     0.493              D to Z              \u1/i170_4_lut
Route         1   e 0.941                                  \u1/n18
LUT4        ---     0.493              A to Z              \u1/i157_4_lut
Route         1   e 0.941                                  \u1/n24
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_7
Route        18   e 1.822                                  clk_200hz_N_42
LUT4        ---     0.493              B to Z              i1006_2_lut_rep_19
Route         8   e 1.540                                  clk_c_enable_8
                  --------
                   11.726  (29.0% logic, 71.0% route), 7 logic levels.


Passed:  The following path meets requirements by 987.989ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_109_110__i1  (from clk_c +)
   Destination:    FD1P3AY    SP             \u1/c_state_FSM_i0_i0  (to clk_c +)

   Delay:                  11.726ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     11.726ns data_path \u1/cnt_109_110__i1 to \u1/c_state_FSM_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.989ns

 Path Details: \u1/cnt_109_110__i1 to \u1/c_state_FSM_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_109_110__i1 (from clk_c)
Route         2   e 1.198                                  \u1/cnt[0]
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_5
Route         1   e 0.941                                  \u1/n1136
LUT4        ---     0.493              A to Z              \u1/i161_3_lut
Route         1   e 0.941                                  \u1/n12
LUT4        ---     0.493              D to Z              \u1/i170_4_lut
Route         1   e 0.941                                  \u1/n18
LUT4        ---     0.493              A to Z              \u1/i157_4_lut
Route         1   e 0.941                                  \u1/n24
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_7
Route        18   e 1.822                                  clk_200hz_N_42
LUT4        ---     0.493              B to Z              i1006_2_lut_rep_19
Route         8   e 1.540                                  clk_c_enable_8
                  --------
                   11.726  (29.0% logic, 71.0% route), 7 logic levels.


Passed:  The following path meets requirements by 987.989ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u1/cnt_109_110__i1  (from clk_c +)
   Destination:    FD1P3JX    SP             \u1/row_i0_i2  (to clk_c +)

   Delay:                  11.726ns  (29.0% logic, 71.0% route), 7 logic levels.

 Constraint Details:

     11.726ns data_path \u1/cnt_109_110__i1 to \u1/row_i0_i2 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.989ns

 Path Details: \u1/cnt_109_110__i1 to \u1/row_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_109_110__i1 (from clk_c)
Route         2   e 1.198                                  \u1/cnt[0]
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_5
Route         1   e 0.941                                  \u1/n1136
LUT4        ---     0.493              A to Z              \u1/i161_3_lut
Route         1   e 0.941                                  \u1/n12
LUT4        ---     0.493              D to Z              \u1/i170_4_lut
Route         1   e 0.941                                  \u1/n18
LUT4        ---     0.493              A to Z              \u1/i157_4_lut
Route         1   e 0.941                                  \u1/n24
LUT4        ---     0.493              A to Z              \u1/i3_4_lut_adj_7
Route        18   e 1.822                                  clk_200hz_N_42
LUT4        ---     0.493              B to Z              i1006_2_lut_rep_19
Route         8   e 1.540                                  clk_c_enable_8
                  --------
                   11.726  (29.0% logic, 71.0% route), 7 logic levels.

Report: 12.011 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_200hz]               |  1000.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|    12.011 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  1004 paths, 162 nets, and 362 connections (36.8% coverage)


Peak memory: 63066112 bytes, TRCE: 2686976 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
